
oled_v1.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08009858  08009858  00019858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c6c  08009c6c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009c6c  08009c6c  00019c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c74  08009c74  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c74  08009c74  00019c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c78  08009c78  00019c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009c7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          0000410c  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200042f0  200042f0  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014331  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034d2  00000000  00000000  00034545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  00037a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010d8  00000000  00000000  00038c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258d1  00000000  00000000  00039d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000177f3  00000000  00000000  0005f621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd619  00000000  00000000  00076e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000be  00000000  00000000  0015442d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c58  00000000  00000000  001544ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800983c 	.word	0x0800983c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800983c 	.word	0x0800983c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f52:	463b      	mov	r3, r7
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f5e:	4b22      	ldr	r3, [pc, #136]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f60:	4a22      	ldr	r2, [pc, #136]	; (8000fec <MX_ADC1_Init+0xa0>)
 8000f62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f64:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f6a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f72:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000f8e:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f90:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000f94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fb2:	f001 ffc3 	bl	8002f3c <HAL_ADC_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000fbc:	f000 fd52 	bl	8001a64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_ADC1_Init+0x9c>)
 8000fd2:	f002 f91b 	bl	800320c <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000fdc:	f000 fd42 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000200 	.word	0x20000200
 8000fec:	40012000 	.word	0x40012000

08000ff0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	; 0x28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a2f      	ldr	r2, [pc, #188]	; (80010cc <HAL_ADC_MspInit+0xdc>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d157      	bne.n	80010c2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	4b2e      	ldr	r3, [pc, #184]	; (80010d0 <HAL_ADC_MspInit+0xe0>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101a:	4a2d      	ldr	r2, [pc, #180]	; (80010d0 <HAL_ADC_MspInit+0xe0>)
 800101c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001020:	6453      	str	r3, [r2, #68]	; 0x44
 8001022:	4b2b      	ldr	r3, [pc, #172]	; (80010d0 <HAL_ADC_MspInit+0xe0>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <HAL_ADC_MspInit+0xe0>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a26      	ldr	r2, [pc, #152]	; (80010d0 <HAL_ADC_MspInit+0xe0>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <HAL_ADC_MspInit+0xe0>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800104a:	2302      	movs	r3, #2
 800104c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104e:	2303      	movs	r3, #3
 8001050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	4619      	mov	r1, r3
 800105c:	481d      	ldr	r0, [pc, #116]	; (80010d4 <HAL_ADC_MspInit+0xe4>)
 800105e:	f003 f813 	bl	8004088 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001062:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 8001064:	4a1d      	ldr	r2, [pc, #116]	; (80010dc <HAL_ADC_MspInit+0xec>)
 8001066:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001068:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 800106a:	2200      	movs	r2, #0
 800106c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800107a:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 800107c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001080:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 8001084:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001088:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 800108c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001090:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 8001094:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001098:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800109a:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010a0:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010a6:	480c      	ldr	r0, [pc, #48]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 80010a8:	f002 fc7e 	bl	80039a8 <HAL_DMA_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010b2:	f000 fcd7 	bl	8001a64 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 80010ba:	639a      	str	r2, [r3, #56]	; 0x38
 80010bc:	4a06      	ldr	r2, [pc, #24]	; (80010d8 <HAL_ADC_MspInit+0xe8>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010c2:	bf00      	nop
 80010c4:	3728      	adds	r7, #40	; 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40012000 	.word	0x40012000
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40020000 	.word	0x40020000
 80010d8:	20000248 	.word	0x20000248
 80010dc:	40026410 	.word	0x40026410

080010e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	607b      	str	r3, [r7, #4]
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <MX_DMA_Init+0x3c>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a0b      	ldr	r2, [pc, #44]	; (800111c <MX_DMA_Init+0x3c>)
 80010f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <MX_DMA_Init+0x3c>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	2100      	movs	r1, #0
 8001106:	2038      	movs	r0, #56	; 0x38
 8001108:	f002 fbfb 	bl	8003902 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800110c:	2038      	movs	r0, #56	; 0x38
 800110e:	f002 fc14 	bl	800393a <HAL_NVIC_EnableIRQ>

}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800

08001120 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08e      	sub	sp, #56	; 0x38
 8001124:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
 8001134:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	623b      	str	r3, [r7, #32]
 800113a:	4b87      	ldr	r3, [pc, #540]	; (8001358 <MX_GPIO_Init+0x238>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a86      	ldr	r2, [pc, #536]	; (8001358 <MX_GPIO_Init+0x238>)
 8001140:	f043 0310 	orr.w	r3, r3, #16
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b84      	ldr	r3, [pc, #528]	; (8001358 <MX_GPIO_Init+0x238>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f003 0310 	and.w	r3, r3, #16
 800114e:	623b      	str	r3, [r7, #32]
 8001150:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
 8001156:	4b80      	ldr	r3, [pc, #512]	; (8001358 <MX_GPIO_Init+0x238>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	4a7f      	ldr	r2, [pc, #508]	; (8001358 <MX_GPIO_Init+0x238>)
 800115c:	f043 0304 	orr.w	r3, r3, #4
 8001160:	6313      	str	r3, [r2, #48]	; 0x30
 8001162:	4b7d      	ldr	r3, [pc, #500]	; (8001358 <MX_GPIO_Init+0x238>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	61fb      	str	r3, [r7, #28]
 800116c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
 8001172:	4b79      	ldr	r3, [pc, #484]	; (8001358 <MX_GPIO_Init+0x238>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a78      	ldr	r2, [pc, #480]	; (8001358 <MX_GPIO_Init+0x238>)
 8001178:	f043 0320 	orr.w	r3, r3, #32
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b76      	ldr	r3, [pc, #472]	; (8001358 <MX_GPIO_Init+0x238>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0320 	and.w	r3, r3, #32
 8001186:	61bb      	str	r3, [r7, #24]
 8001188:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	4b72      	ldr	r3, [pc, #456]	; (8001358 <MX_GPIO_Init+0x238>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a71      	ldr	r2, [pc, #452]	; (8001358 <MX_GPIO_Init+0x238>)
 8001194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b6f      	ldr	r3, [pc, #444]	; (8001358 <MX_GPIO_Init+0x238>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
 80011aa:	4b6b      	ldr	r3, [pc, #428]	; (8001358 <MX_GPIO_Init+0x238>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	4a6a      	ldr	r2, [pc, #424]	; (8001358 <MX_GPIO_Init+0x238>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6313      	str	r3, [r2, #48]	; 0x30
 80011b6:	4b68      	ldr	r3, [pc, #416]	; (8001358 <MX_GPIO_Init+0x238>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	4b64      	ldr	r3, [pc, #400]	; (8001358 <MX_GPIO_Init+0x238>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	4a63      	ldr	r2, [pc, #396]	; (8001358 <MX_GPIO_Init+0x238>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6313      	str	r3, [r2, #48]	; 0x30
 80011d2:	4b61      	ldr	r3, [pc, #388]	; (8001358 <MX_GPIO_Init+0x238>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	4b5d      	ldr	r3, [pc, #372]	; (8001358 <MX_GPIO_Init+0x238>)
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	4a5c      	ldr	r2, [pc, #368]	; (8001358 <MX_GPIO_Init+0x238>)
 80011e8:	f043 0308 	orr.w	r3, r3, #8
 80011ec:	6313      	str	r3, [r2, #48]	; 0x30
 80011ee:	4b5a      	ldr	r3, [pc, #360]	; (8001358 <MX_GPIO_Init+0x238>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	4b56      	ldr	r3, [pc, #344]	; (8001358 <MX_GPIO_Init+0x238>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4a55      	ldr	r2, [pc, #340]	; (8001358 <MX_GPIO_Init+0x238>)
 8001204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
 800120a:	4b53      	ldr	r3, [pc, #332]	; (8001358 <MX_GPIO_Init+0x238>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KEY_col3_Pin|KEY_col2_Pin|KEY_col1_Pin, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	2154      	movs	r1, #84	; 0x54
 800121a:	4850      	ldr	r0, [pc, #320]	; (800135c <MX_GPIO_Init+0x23c>)
 800121c:	f003 f8e8 	bl	80043f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KEY_col0_GPIO_Port, KEY_col0_Pin, GPIO_PIN_SET);
 8001220:	2201      	movs	r2, #1
 8001222:	2101      	movs	r1, #1
 8001224:	484e      	ldr	r0, [pc, #312]	; (8001360 <MX_GPIO_Init+0x240>)
 8001226:	f003 f8e3 	bl	80043f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ROM_IN_GPIO_Port, ROM_IN_Pin, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	2110      	movs	r1, #16
 800122e:	484d      	ldr	r0, [pc, #308]	; (8001364 <MX_GPIO_Init+0x244>)
 8001230:	f003 f8de 	bl	80043f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ROM_SCK_Pin|ROM_CS_Pin|LED0_Pin|SCLK_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	f44f 412a 	mov.w	r1, #43520	; 0xaa00
 800123a:	484b      	ldr	r0, [pc, #300]	; (8001368 <MX_GPIO_Init+0x248>)
 800123c:	f003 f8d8 	bl	80043f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SDA_Pin|RS_Pin|REST_Pin, GPIO_PIN_RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8001246:	4849      	ldr	r0, [pc, #292]	; (800136c <MX_GPIO_Init+0x24c>)
 8001248:	f003 f8d2 	bl	80043f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	2101      	movs	r1, #1
 8001250:	4842      	ldr	r0, [pc, #264]	; (800135c <MX_GPIO_Init+0x23c>)
 8001252:	f003 f8cd 	bl	80043f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY_col3_Pin|KEY_col2_Pin|KEY_col1_Pin;
 8001256:	2354      	movs	r3, #84	; 0x54
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125a:	2301      	movs	r3, #1
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	2300      	movs	r3, #0
 8001264:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001266:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126a:	4619      	mov	r1, r3
 800126c:	483b      	ldr	r0, [pc, #236]	; (800135c <MX_GPIO_Init+0x23c>)
 800126e:	f002 ff0b 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_col0_Pin;
 8001272:	2301      	movs	r3, #1
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001276:	2301      	movs	r3, #1
 8001278:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(KEY_col0_GPIO_Port, &GPIO_InitStruct);
 8001282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001286:	4619      	mov	r1, r3
 8001288:	4835      	ldr	r0, [pc, #212]	; (8001360 <MX_GPIO_Init+0x240>)
 800128a:	f002 fefd 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = KEY_row3_Pin|KEY_row2_Pin|KEY_row0_Pin|KEY_row1_Pin;
 800128e:	2374      	movs	r3, #116	; 0x74
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001296:	2302      	movs	r3, #2
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800129a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129e:	4619      	mov	r1, r3
 80012a0:	482f      	ldr	r0, [pc, #188]	; (8001360 <MX_GPIO_Init+0x240>)
 80012a2:	f002 fef1 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROM_IN_Pin;
 80012a6:	2310      	movs	r3, #16
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012aa:	2301      	movs	r3, #1
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80012b2:	2301      	movs	r3, #1
 80012b4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ROM_IN_GPIO_Port, &GPIO_InitStruct);
 80012b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ba:	4619      	mov	r1, r3
 80012bc:	4829      	ldr	r0, [pc, #164]	; (8001364 <MX_GPIO_Init+0x244>)
 80012be:	f002 fee3 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROM_OUT_Pin;
 80012c2:	2340      	movs	r3, #64	; 0x40
 80012c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c6:	2300      	movs	r3, #0
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ROM_OUT_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d2:	4619      	mov	r1, r3
 80012d4:	4823      	ldr	r0, [pc, #140]	; (8001364 <MX_GPIO_Init+0x244>)
 80012d6:	f002 fed7 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ROM_SCK_Pin|ROM_CS_Pin|SCLK_Pin;
 80012da:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80012e8:	2301      	movs	r3, #1
 80012ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f0:	4619      	mov	r1, r3
 80012f2:	481d      	ldr	r0, [pc, #116]	; (8001368 <MX_GPIO_Init+0x248>)
 80012f4:	f002 fec8 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80012f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fe:	2301      	movs	r3, #1
 8001300:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001302:	2301      	movs	r3, #1
 8001304:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 800130a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130e:	4619      	mov	r1, r3
 8001310:	4815      	ldr	r0, [pc, #84]	; (8001368 <MX_GPIO_Init+0x248>)
 8001312:	f002 feb9 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SDA_Pin|RS_Pin|REST_Pin;
 8001316:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
 800131e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001324:	2301      	movs	r3, #1
 8001326:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001328:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800132c:	4619      	mov	r1, r3
 800132e:	480f      	ldr	r0, [pc, #60]	; (800136c <MX_GPIO_Init+0x24c>)
 8001330:	f002 feaa 	bl	8004088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 8001334:	2301      	movs	r3, #1
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001338:	2301      	movs	r3, #1
 800133a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001340:	2301      	movs	r3, #1
 8001342:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001348:	4619      	mov	r1, r3
 800134a:	4804      	ldr	r0, [pc, #16]	; (800135c <MX_GPIO_Init+0x23c>)
 800134c:	f002 fe9c 	bl	8004088 <HAL_GPIO_Init>

}
 8001350:	bf00      	nop
 8001352:	3738      	adds	r7, #56	; 0x38
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40023800 	.word	0x40023800
 800135c:	40021000 	.word	0x40021000
 8001360:	40021400 	.word	0x40021400
 8001364:	40020c00 	.word	0x40020c00
 8001368:	40021800 	.word	0x40021800
 800136c:	40020400 	.word	0x40020400

08001370 <HAL_ADC_ConvCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*ADC-DMA*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);

	memcpy((void *)adc_raw_copy,(void *)adc_raw,sizeof(adc_raw));
 8001378:	4a07      	ldr	r2, [pc, #28]	; (8001398 <HAL_ADC_ConvCpltCallback+0x28>)
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <HAL_ADC_ConvCpltCallback+0x2c>)
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001384:	461a      	mov	r2, r3
 8001386:	f005 fb6f 	bl	8006a68 <memcpy>

	dma_cpl_flag = 1;
 800138a:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <HAL_ADC_ConvCpltCallback+0x30>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20002214 	.word	0x20002214
 800139c:	200002d4 	.word	0x200002d4
 80013a0:	200002d0 	.word	0x200002d0
 80013a4:	00000000 	.word	0x00000000

080013a8 <calVol>:

/*PWM*/
float calVol()
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b0a4      	sub	sp, #144	; 0x90
 80013ac:	af00      	add	r7, sp, #0
	char buf[128];
	int i;
	float res;
	float sum = 0;
 80013ae:	f04f 0300 	mov.w	r3, #0
 80013b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float tempVal;
	for(i=0;i<BUF_LEN;i++)
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80013bc:	e02b      	b.n	8001416 <calVol+0x6e>
	{
		tempVal=adc_raw_copy[i] * 3.3 / 4095;
 80013be:	4a30      	ldr	r2, [pc, #192]	; (8001480 <calVol+0xd8>)
 80013c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff f8ab 	bl	8000524 <__aeabi_i2d>
 80013ce:	a328      	add	r3, pc, #160	; (adr r3, 8001470 <calVol+0xc8>)
 80013d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d4:	f7ff f910 	bl	80005f8 <__aeabi_dmul>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4610      	mov	r0, r2
 80013de:	4619      	mov	r1, r3
 80013e0:	a325      	add	r3, pc, #148	; (adr r3, 8001478 <calVol+0xd0>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	f7ff fa31 	bl	800084c <__aeabi_ddiv>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	f7ff fbd9 	bl	8000ba8 <__aeabi_d2f>
 80013f6:	4603      	mov	r3, r0
 80013f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		sum+=tempVal;
 80013fc:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001400:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001404:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001408:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	for(i=0;i<BUF_LEN;i++)
 800140c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001410:	3301      	adds	r3, #1
 8001412:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001416:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800141a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800141e:	dbce      	blt.n	80013be <calVol+0x16>
	}

	res = sum / BUF_LEN;
 8001420:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001424:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001484 <calVol+0xdc>
 8001428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84

	cur_vol = res;
 8001430:	4a15      	ldr	r2, [pc, #84]	; (8001488 <calVol+0xe0>)
 8001432:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001436:	6013      	str	r3, [r2, #0]
	sprintf(buf,"%.3f",cur_vol);
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <calVol+0xe0>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f883 	bl	8000548 <__aeabi_f2d>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4638      	mov	r0, r7
 8001448:	4910      	ldr	r1, [pc, #64]	; (800148c <calVol+0xe4>)
 800144a:	f005 ff8d 	bl	8007368 <siprintf>
	display_GB2312_string(3,1,buf);
 800144e:	463b      	mov	r3, r7
 8001450:	461a      	mov	r2, r3
 8001452:	2101      	movs	r1, #1
 8001454:	2003      	movs	r0, #3
 8001456:	f001 fa29 	bl	80028ac <display_GB2312_string>

	return res;
 800145a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800145e:	ee07 3a90 	vmov	s15, r3
}
 8001462:	eeb0 0a67 	vmov.f32	s0, s15
 8001466:	3790      	adds	r7, #144	; 0x90
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	f3af 8000 	nop.w
 8001470:	66666666 	.word	0x66666666
 8001474:	400a6666 	.word	0x400a6666
 8001478:	00000000 	.word	0x00000000
 800147c:	40affe00 	.word	0x40affe00
 8001480:	20002214 	.word	0x20002214
 8001484:	457a0000 	.word	0x457a0000
 8001488:	20004154 	.word	0x20004154
 800148c:	08009858 	.word	0x08009858

08001490 <pidInit>:

/*PID*/
void pidInit()
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	pidCtrl.S.Kp=0.1;
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <pidInit+0x2c>)
 8001496:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <pidInit+0x30>)
 8001498:	619a      	str	r2, [r3, #24]
	pidCtrl.S.Ki=0.1;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <pidInit+0x2c>)
 800149c:	4a08      	ldr	r2, [pc, #32]	; (80014c0 <pidInit+0x30>)
 800149e:	61da      	str	r2, [r3, #28]
	pidCtrl.S.Kd=0.1;
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <pidInit+0x2c>)
 80014a2:	4a07      	ldr	r2, [pc, #28]	; (80014c0 <pidInit+0x30>)
 80014a4:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&pidCtrl.S, 1);
 80014a6:	2101      	movs	r1, #1
 80014a8:	4804      	ldr	r0, [pc, #16]	; (80014bc <pidInit+0x2c>)
 80014aa:	f005 fa97 	bl	80069dc <arm_pid_init_f32>

	pidCtrl.out=0;
 80014ae:	4b03      	ldr	r3, [pc, #12]	; (80014bc <pidInit+0x2c>)
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200002a8 	.word	0x200002a8
 80014c0:	3dcccccd 	.word	0x3dcccccd
 80014c4:	00000000 	.word	0x00000000

080014c8 <pidExecu>:

/*PID*/
static void pidExecu(float vol)
{
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b0a6      	sub	sp, #152	; 0x98
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	ed87 0a01 	vstr	s0, [r7, #4]
	float pidErr;
	char buf[128];
	pidErr = DES_VOL - vol;
 80014d2:	4b61      	ldr	r3, [pc, #388]	; (8001658 <pidExecu+0x190>)
 80014d4:	ed93 7a00 	vldr	s14, [r3]
 80014d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e0:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	//
	if(fabs(pidErr) > ERR_LIMIT)
 80014e4:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80014e8:	eef0 7ae7 	vabs.f32	s15, s15
 80014ec:	ee17 0a90 	vmov	r0, s15
 80014f0:	f7ff f82a 	bl	8000548 <__aeabi_f2d>
 80014f4:	a354      	add	r3, pc, #336	; (adr r3, 8001648 <pidExecu+0x180>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7ff fb0d 	bl	8000b18 <__aeabi_dcmpgt>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d100      	bne.n	8001506 <pidExecu+0x3e>
			htim3.Instance->CCR1 = (u32)(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol);
		}
		sprintf(buf,"%.3f",htim3.Instance->CCR1);
		display_GB2312_string(7,1,buf);
	}
}
 8001504:	e09c      	b.n	8001640 <pidExecu+0x178>
 8001506:	4b55      	ldr	r3, [pc, #340]	; (800165c <pidExecu+0x194>)
 8001508:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800150c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001510:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001514:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001518:	ed93 7a00 	vldr	s14, [r3]
 800151c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001520:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001524:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001528:	edd3 6a01 	vldr	s13, [r3, #4]
 800152c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001530:	edd3 7a03 	vldr	s15, [r3, #12]
 8001534:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001538:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800153c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001540:	edd3 6a02 	vldr	s13, [r3, #8]
 8001544:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001548:	edd3 7a04 	vldr	s15, [r3, #16]
 800154c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001550:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001554:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001558:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800155c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001560:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

    /* Update state */
    S->state[1] = S->state[0];
 8001564:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001568:	68da      	ldr	r2, [r3, #12]
 800156a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800156e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001570:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001574:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001578:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800157a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800157e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001582:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001584:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
		pidCtrl.out = arm_pid_f32(&pidCtrl.S, pidErr);
 8001588:	4a34      	ldr	r2, [pc, #208]	; (800165c <pidExecu+0x194>)
 800158a:	6253      	str	r3, [r2, #36]	; 0x24
		if(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol >= (htim3.Instance->ARR+1)*MAX_PWM)
 800158c:	4b33      	ldr	r3, [pc, #204]	; (800165c <pidExecu+0x194>)
 800158e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001592:	4b33      	ldr	r3, [pc, #204]	; (8001660 <pidExecu+0x198>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001598:	3301      	adds	r3, #1
 800159a:	ee07 3a90 	vmov	s15, r3
 800159e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80015aa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015ae:	ee16 0a90 	vmov	r0, s13
 80015b2:	f7fe ffc9 	bl	8000548 <__aeabi_f2d>
 80015b6:	4604      	mov	r4, r0
 80015b8:	460d      	mov	r5, r1
 80015ba:	4b29      	ldr	r3, [pc, #164]	; (8001660 <pidExecu+0x198>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015c0:	3301      	adds	r3, #1
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ff9e 	bl	8000504 <__aeabi_ui2d>
 80015c8:	a321      	add	r3, pc, #132	; (adr r3, 8001650 <pidExecu+0x188>)
 80015ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ce:	f7ff f813 	bl	80005f8 <__aeabi_dmul>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4620      	mov	r0, r4
 80015d8:	4629      	mov	r1, r5
 80015da:	f7ff fa93 	bl	8000b04 <__aeabi_dcmpge>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d005      	beq.n	80015f0 <pidExecu+0x128>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,PWM_PERIOD_CCR1*MAX_PWM);
 80015e4:	4b1e      	ldr	r3, [pc, #120]	; (8001660 <pidExecu+0x198>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 80015ec:	635a      	str	r2, [r3, #52]	; 0x34
 80015ee:	e017      	b.n	8001620 <pidExecu+0x158>
			htim3.Instance->CCR1 = (u32)(pidCtrl.out * (htim3.Instance->CCR1 + 1)/vol);
 80015f0:	4b1a      	ldr	r3, [pc, #104]	; (800165c <pidExecu+0x194>)
 80015f2:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80015f6:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <pidExecu+0x198>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015fc:	3301      	adds	r3, #1
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	ee67 6a27 	vmul.f32	s13, s14, s15
 800160a:	ed97 7a01 	vldr	s14, [r7, #4]
 800160e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <pidExecu+0x198>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800161a:	ee17 2a90 	vmov	r2, s15
 800161e:	635a      	str	r2, [r3, #52]	; 0x34
		sprintf(buf,"%.3f",htim3.Instance->CCR1);
 8001620:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <pidExecu+0x198>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001626:	f107 0308 	add.w	r3, r7, #8
 800162a:	490e      	ldr	r1, [pc, #56]	; (8001664 <pidExecu+0x19c>)
 800162c:	4618      	mov	r0, r3
 800162e:	f005 fe9b 	bl	8007368 <siprintf>
		display_GB2312_string(7,1,buf);
 8001632:	f107 0308 	add.w	r3, r7, #8
 8001636:	461a      	mov	r2, r3
 8001638:	2101      	movs	r1, #1
 800163a:	2007      	movs	r0, #7
 800163c:	f001 f936 	bl	80028ac <display_GB2312_string>
}
 8001640:	bf00      	nop
 8001642:	3798      	adds	r7, #152	; 0x98
 8001644:	46bd      	mov	sp, r7
 8001646:	bdb0      	pop	{r4, r5, r7, pc}
 8001648:	eb851eb8 	.word	0xeb851eb8
 800164c:	3f9eb851 	.word	0x3f9eb851
 8001650:	8f5c28f6 	.word	0x8f5c28f6
 8001654:	3fe8f5c2 	.word	0x3fe8f5c2
 8001658:	20000000 	.word	0x20000000
 800165c:	200002a8 	.word	0x200002a8
 8001660:	20004204 	.word	0x20004204
 8001664:	08009858 	.word	0x08009858

08001668 <blockade>:
/**/
void blockade()
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <blockade+0x18>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2200      	movs	r2, #0
 8001672:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	20004204 	.word	0x20004204

08001684 <dutyCycle>:

/**/
int compare = 1000;
void dutyCycle()
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b0a0      	sub	sp, #128	; 0x80
 8001688:	af00      	add	r7, sp, #0
	char buf[128];

	sprintf(buf,"%04d",compare);
 800168a:	4b08      	ldr	r3, [pc, #32]	; (80016ac <dutyCycle+0x28>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	463b      	mov	r3, r7
 8001690:	4907      	ldr	r1, [pc, #28]	; (80016b0 <dutyCycle+0x2c>)
 8001692:	4618      	mov	r0, r3
 8001694:	f005 fe68 	bl	8007368 <siprintf>
	display_GB2312_string(1,7,buf);
 8001698:	463b      	mov	r3, r7
 800169a:	461a      	mov	r2, r3
 800169c:	2107      	movs	r1, #7
 800169e:	2001      	movs	r0, #1
 80016a0:	f001 f904 	bl	80028ac <display_GB2312_string>
}
 80016a4:	bf00      	nop
 80016a6:	3780      	adds	r7, #128	; 0x80
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000004 	.word	0x20000004
 80016b0:	08009860 	.word	0x08009860

080016b4 <setPidState>:
}

/*pid*/
int autoPidFlag = 0;
void setPidState()
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
	if(autoPidFlag == 0){autoPidFlag = 1;}
 80016b8:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <setPidState+0x24>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d103      	bne.n	80016c8 <setPidState+0x14>
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <setPidState+0x24>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	601a      	str	r2, [r3, #0]
	else {autoPidFlag = 0;}
}
 80016c6:	e002      	b.n	80016ce <setPidState+0x1a>
	else {autoPidFlag = 0;}
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <setPidState+0x24>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	2000415c 	.word	0x2000415c
 80016dc:	00000000 	.word	0x00000000

080016e0 <keySwitch>:

/**/
void keySwitch()
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
	switch(KEY)
 80016e4:	4b52      	ldr	r3, [pc, #328]	; (8001830 <keySwitch+0x150>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	3b01      	subs	r3, #1
 80016ea:	2b0f      	cmp	r3, #15
 80016ec:	f200 8097 	bhi.w	800181e <keySwitch+0x13e>
 80016f0:	a201      	add	r2, pc, #4	; (adr r2, 80016f8 <keySwitch+0x18>)
 80016f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f6:	bf00      	nop
 80016f8:	08001739 	.word	0x08001739
 80016fc:	0800173f 	.word	0x0800173f
 8001700:	08001745 	.word	0x08001745
 8001704:	08001773 	.word	0x08001773
 8001708:	080017a1 	.word	0x080017a1
 800170c:	080017ad 	.word	0x080017ad
 8001710:	080017b9 	.word	0x080017b9
 8001714:	080017d5 	.word	0x080017d5
 8001718:	080017f1 	.word	0x080017f1
 800171c:	080017fd 	.word	0x080017fd
 8001720:	08001809 	.word	0x08001809
 8001724:	08001813 	.word	0x08001813
 8001728:	0800181f 	.word	0x0800181f
 800172c:	0800181f 	.word	0x0800181f
 8001730:	0800181f 	.word	0x0800181f
 8001734:	0800181f 	.word	0x0800181f
		 {
		 case 1:
		 {
			 blockade();
 8001738:	f7ff ff96 	bl	8001668 <blockade>
			 break;
 800173c:	e070      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 2:
		 {
			 setPidState();
 800173e:	f7ff ffb9 	bl	80016b4 <setPidState>
			 break;
 8001742:	e06d      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 3:
		 {
			 HAL_Delay(100);DES_VOL+=0.1;break;
 8001744:	2064      	movs	r0, #100	; 0x64
 8001746:	f001 fbd5 	bl	8002ef4 <HAL_Delay>
 800174a:	4b3a      	ldr	r3, [pc, #232]	; (8001834 <keySwitch+0x154>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f7fe fefa 	bl	8000548 <__aeabi_f2d>
 8001754:	a334      	add	r3, pc, #208	; (adr r3, 8001828 <keySwitch+0x148>)
 8001756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175a:	f7fe fd97 	bl	800028c <__adddf3>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4610      	mov	r0, r2
 8001764:	4619      	mov	r1, r3
 8001766:	f7ff fa1f 	bl	8000ba8 <__aeabi_d2f>
 800176a:	4603      	mov	r3, r0
 800176c:	4a31      	ldr	r2, [pc, #196]	; (8001834 <keySwitch+0x154>)
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	e056      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 4:
		 {
			 HAL_Delay(100);DES_VOL-=0.1;break;
 8001772:	2064      	movs	r0, #100	; 0x64
 8001774:	f001 fbbe 	bl	8002ef4 <HAL_Delay>
 8001778:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <keySwitch+0x154>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fee3 	bl	8000548 <__aeabi_f2d>
 8001782:	a329      	add	r3, pc, #164	; (adr r3, 8001828 <keySwitch+0x148>)
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	f7fe fd7e 	bl	8000288 <__aeabi_dsub>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fa08 	bl	8000ba8 <__aeabi_d2f>
 8001798:	4603      	mov	r3, r0
 800179a:	4a26      	ldr	r2, [pc, #152]	; (8001834 <keySwitch+0x154>)
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	e03f      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 5:
		 {
			 compare+=50;break;
 80017a0:	4b25      	ldr	r3, [pc, #148]	; (8001838 <keySwitch+0x158>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	3332      	adds	r3, #50	; 0x32
 80017a6:	4a24      	ldr	r2, [pc, #144]	; (8001838 <keySwitch+0x158>)
 80017a8:	6013      	str	r3, [r2, #0]
 80017aa:	e039      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 6:
		 {
			 compare-=50;break;
 80017ac:	4b22      	ldr	r3, [pc, #136]	; (8001838 <keySwitch+0x158>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	3b32      	subs	r3, #50	; 0x32
 80017b2:	4a21      	ldr	r2, [pc, #132]	; (8001838 <keySwitch+0x158>)
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e033      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 7:
		 {
			 HAL_Delay(100);DES_VOL+=1.0;break;
 80017b8:	2064      	movs	r0, #100	; 0x64
 80017ba:	f001 fb9b 	bl	8002ef4 <HAL_Delay>
 80017be:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <keySwitch+0x154>)
 80017c0:	edd3 7a00 	vldr	s15, [r3]
 80017c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017cc:	4b19      	ldr	r3, [pc, #100]	; (8001834 <keySwitch+0x154>)
 80017ce:	edc3 7a00 	vstr	s15, [r3]
 80017d2:	e025      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 8:
		 {
			 HAL_Delay(100);DES_VOL-=1.0;break;
 80017d4:	2064      	movs	r0, #100	; 0x64
 80017d6:	f001 fb8d 	bl	8002ef4 <HAL_Delay>
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <keySwitch+0x154>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <keySwitch+0x154>)
 80017ea:	edc3 7a00 	vstr	s15, [r3]
 80017ee:	e017      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 9:
		 {
			 compare+=100;break;
 80017f0:	4b11      	ldr	r3, [pc, #68]	; (8001838 <keySwitch+0x158>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	3364      	adds	r3, #100	; 0x64
 80017f6:	4a10      	ldr	r2, [pc, #64]	; (8001838 <keySwitch+0x158>)
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	e011      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 10:
		 {
			 compare-=100;break;
 80017fc:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <keySwitch+0x158>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3b64      	subs	r3, #100	; 0x64
 8001802:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <keySwitch+0x158>)
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	e00b      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 11:
		 {
			 compare=1000;break;
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <keySwitch+0x158>)
 800180a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	e006      	b.n	8001820 <keySwitch+0x140>
		 }
		 case 12:
		 {
			 __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,compare);break;
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <keySwitch+0x158>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <keySwitch+0x15c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	635a      	str	r2, [r3, #52]	; 0x34
 800181c:	e000      	b.n	8001820 <keySwitch+0x140>
		 case 16:
		 {

			 break;
		 }
		 default:break;
 800181e:	bf00      	nop
		 }
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	f3af 8000 	nop.w
 8001828:	9999999a 	.word	0x9999999a
 800182c:	3fb99999 	.word	0x3fb99999
 8001830:	20004158 	.word	0x20004158
 8001834:	20000000 	.word	0x20000000
 8001838:	20000004 	.word	0x20000004
 800183c:	20004204 	.word	0x20004204

08001840 <keyGet>:

/**/
void keyGet()
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
	char buf[20];
	 KEY=key_scan();
 8001846:	f001 f913 	bl	8002a70 <key_scan>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <keyGet+0x40>)
 8001850:	701a      	strb	r2, [r3, #0]
	 keySwitch();
 8001852:	f7ff ff45 	bl	80016e0 <keySwitch>
	 numError();
 8001856:	f000 f817 	bl	8001888 <numError>

//	 sprintf(buf,"%02.3f",DES_VOL);
//	 display_GB2312_string(5,1,buf);

	 sprintf(buf,"%02d",KEY);
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <keyGet+0x40>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	4908      	ldr	r1, [pc, #32]	; (8001884 <keyGet+0x44>)
 8001864:	4618      	mov	r0, r3
 8001866:	f005 fd7f 	bl	8007368 <siprintf>
	 display_GB2312_string(5,1,buf);
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	461a      	mov	r2, r3
 800186e:	2101      	movs	r1, #1
 8001870:	2005      	movs	r0, #5
 8001872:	f001 f81b 	bl	80028ac <display_GB2312_string>


}
 8001876:	bf00      	nop
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20004158 	.word	0x20004158
 8001884:	08009868 	.word	0x08009868

08001888 <numError>:

/**/
void numError()
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	if(DES_VOL <= 0)
 800188c:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <numError+0x50>)
 800188e:	edd3 7a00 	vldr	s15, [r3]
 8001892:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189a:	d803      	bhi.n	80018a4 <numError+0x1c>
	{
		DES_VOL=0;
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <numError+0x50>)
 800189e:	f04f 0200 	mov.w	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
	}
	if(DES_VOL >= 3.3)
 80018a4:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <numError+0x50>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe4d 	bl	8000548 <__aeabi_f2d>
 80018ae:	a308      	add	r3, pc, #32	; (adr r3, 80018d0 <numError+0x48>)
 80018b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b4:	f7ff f926 	bl	8000b04 <__aeabi_dcmpge>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d100      	bne.n	80018c0 <numError+0x38>
	{
		DES_VOL=3.3;
	}
}
 80018be:	e002      	b.n	80018c6 <numError+0x3e>
		DES_VOL=3.3;
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <numError+0x50>)
 80018c2:	4a06      	ldr	r2, [pc, #24]	; (80018dc <numError+0x54>)
 80018c4:	601a      	str	r2, [r3, #0]
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	f3af 8000 	nop.w
 80018d0:	66666666 	.word	0x66666666
 80018d4:	400a6666 	.word	0x400a6666
 80018d8:	20000000 	.word	0x20000000
 80018dc:	40533333 	.word	0x40533333

080018e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018e4:	f001 fa94 	bl	8002e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018e8:	f000 f852 	bl	8001990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ec:	f7ff fc18 	bl	8001120 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80018f0:	f000 fbc8 	bl	8002084 <MX_USART3_UART_Init>
  MX_DMA_Init();
 80018f4:	f7ff fbf4 	bl	80010e0 <MX_DMA_Init>
  MX_USART6_UART_Init();
 80018f8:	f000 fbee 	bl	80020d8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80018fc:	f7ff fb26 	bl	8000f4c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001900:	f000 fa68 	bl	8001dd4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001904:	f000 fad8 	bl	8001eb8 <MX_TIM3_Init>
  MX_SPI1_Init();
 8001908:	f000 f8b2 	bl	8001a70 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  delay_init(84);
 800190c:	2054      	movs	r0, #84	; 0x54
 800190e:	f004 fffb 	bl	8006908 <delay_init>
  JLX12864G_086_GPIOInit();					//
 8001912:	f000 fcd5 	bl	80022c0 <JLX12864G_086_GPIOInit>
  initial_lcd();							//lcd
 8001916:	f000 fe23 	bl	8002560 <initial_lcd>
  clear_screen();							//
 800191a:	f000 fe88 	bl	800262e <clear_screen>
  pidInit();								//pid
 800191e:	f7ff fdb7 	bl	8001490 <pidInit>
  HAL_TIM_Base_Start(&htim2);				//tim2
 8001922:	4815      	ldr	r0, [pc, #84]	; (8001978 <main+0x98>)
 8001924:	f003 fd5c 	bl	80053e0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	//PWM
 8001928:	2100      	movs	r1, #0
 800192a:	4814      	ldr	r0, [pc, #80]	; (800197c <main+0x9c>)
 800192c:	f003 fe72 	bl	8005614 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, (u32*)adc_raw, BUF_LEN);	//ADC-DMA
 8001930:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001934:	4912      	ldr	r1, [pc, #72]	; (8001980 <main+0xa0>)
 8001936:	4813      	ldr	r0, [pc, #76]	; (8001984 <main+0xa4>)
 8001938:	f001 fb44 	bl	8002fc4 <HAL_ADC_Start_DMA>
  W25QXX_Init();							//W25QXX
 800193c:	f004 ff7e 	bl	800683c <W25QXX_Init>
  delay_ms(50);
 8001940:	2032      	movs	r0, #50	; 0x32
 8001942:	f005 f833 	bl	80069ac <delay_ms>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  display_GB2312_string(1,1,"  ");
  while (1)
  {
	  keyGet();
 8001946:	f7ff ff7b 	bl	8001840 <keyGet>
	  dutyCycle();
 800194a:	f7ff fe9b 	bl	8001684 <dutyCycle>
	  if(dma_cpl_flag == 1 && autoPidFlag == 1)
 800194e:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <main+0xa8>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d1f6      	bne.n	8001946 <main+0x66>
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <main+0xac>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d1f2      	bne.n	8001946 <main+0x66>
	  {
		  dma_cpl_flag = 0 ;
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <main+0xa8>)
 8001962:	2200      	movs	r2, #0
 8001964:	701a      	strb	r2, [r3, #0]
		  pidExecu(calVol());
 8001966:	f7ff fd1f 	bl	80013a8 <calVol>
 800196a:	eef0 7a40 	vmov.f32	s15, s0
 800196e:	eeb0 0a67 	vmov.f32	s0, s15
 8001972:	f7ff fda9 	bl	80014c8 <pidExecu>
	  keyGet();
 8001976:	e7e6      	b.n	8001946 <main+0x66>
 8001978:	200041bc 	.word	0x200041bc
 800197c:	20004204 	.word	0x20004204
 8001980:	200002d4 	.word	0x200002d4
 8001984:	20000200 	.word	0x20000200
 8001988:	200002d0 	.word	0x200002d0
 800198c:	2000415c 	.word	0x2000415c

08001990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b094      	sub	sp, #80	; 0x50
 8001994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001996:	f107 0320 	add.w	r3, r7, #32
 800199a:	2230      	movs	r2, #48	; 0x30
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f005 f870 	bl	8006a84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <SystemClock_Config+0xcc>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019bc:	4a27      	ldr	r2, [pc, #156]	; (8001a5c <SystemClock_Config+0xcc>)
 80019be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c2:	6413      	str	r3, [r2, #64]	; 0x40
 80019c4:	4b25      	ldr	r3, [pc, #148]	; (8001a5c <SystemClock_Config+0xcc>)
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019d0:	2300      	movs	r3, #0
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	4b22      	ldr	r3, [pc, #136]	; (8001a60 <SystemClock_Config+0xd0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a21      	ldr	r2, [pc, #132]	; (8001a60 <SystemClock_Config+0xd0>)
 80019da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	4b1f      	ldr	r3, [pc, #124]	; (8001a60 <SystemClock_Config+0xd0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ec:	2301      	movs	r3, #1
 80019ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f6:	2302      	movs	r3, #2
 80019f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a00:	2304      	movs	r3, #4
 8001a02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a04:	23a8      	movs	r3, #168	; 0xa8
 8001a06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a10:	f107 0320 	add.w	r3, r7, #32
 8001a14:	4618      	mov	r0, r3
 8001a16:	f002 fd05 	bl	8004424 <HAL_RCC_OscConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a20:	f000 f820 	bl	8001a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a24:	230f      	movs	r3, #15
 8001a26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	2105      	movs	r1, #5
 8001a42:	4618      	mov	r0, r3
 8001a44:	f002 ff66 	bl	8004914 <HAL_RCC_ClockConfig>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a4e:	f000 f809 	bl	8001a64 <Error_Handler>
  }
}
 8001a52:	bf00      	nop
 8001a54:	3750      	adds	r7, #80	; 0x50
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40007000 	.word	0x40007000

08001a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a68:	b672      	cpsid	i
}
 8001a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a6c:	e7fe      	b.n	8001a6c <Error_Handler+0x8>
	...

08001a70 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a76:	4a18      	ldr	r2, [pc, #96]	; (8001ad8 <MX_SPI1_Init+0x68>)
 8001a78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a82:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001aa2:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aae:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001abc:	220a      	movs	r2, #10
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ac0:	4804      	ldr	r0, [pc, #16]	; (8001ad4 <MX_SPI1_Init+0x64>)
 8001ac2:	f003 f947 	bl	8004d54 <HAL_SPI_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001acc:	f7ff ffca 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20004160 	.word	0x20004160
 8001ad8:	40013000 	.word	0x40013000

08001adc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <HAL_SPI_MspInit+0x84>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d12b      	bne.n	8001b56 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b18      	ldr	r3, [pc, #96]	; (8001b64 <HAL_SPI_MspInit+0x88>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b06:	4a17      	ldr	r2, [pc, #92]	; (8001b64 <HAL_SPI_MspInit+0x88>)
 8001b08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b0e:	4b15      	ldr	r3, [pc, #84]	; (8001b64 <HAL_SPI_MspInit+0x88>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <HAL_SPI_MspInit+0x88>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a10      	ldr	r2, [pc, #64]	; (8001b64 <HAL_SPI_MspInit+0x88>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_SPI_MspInit+0x88>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b36:	23e0      	movs	r3, #224	; 0xe0
 8001b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b42:	2303      	movs	r3, #3
 8001b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b46:	2305      	movs	r3, #5
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	; (8001b68 <HAL_SPI_MspInit+0x8c>)
 8001b52:	f002 fa99 	bl	8004088 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b56:	bf00      	nop
 8001b58:	3728      	adds	r7, #40	; 0x28
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40013000 	.word	0x40013000
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40020000 	.word	0x40020000

08001b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	4a0f      	ldr	r2, [pc, #60]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b80:	6453      	str	r3, [r2, #68]	; 0x44
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	603b      	str	r3, [r7, #0]
 8001b92:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a08      	ldr	r2, [pc, #32]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800

08001bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <NMI_Handler+0x4>

08001bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc6:	e7fe      	b.n	8001bc6 <HardFault_Handler+0x4>

08001bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	e7fe      	b.n	8001bcc <MemManage_Handler+0x4>

08001bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd2:	e7fe      	b.n	8001bd2 <BusFault_Handler+0x4>

08001bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <UsageFault_Handler+0x4>

08001bda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c08:	f001 f954 	bl	8002eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c14:	4802      	ldr	r0, [pc, #8]	; (8001c20 <DMA2_Stream0_IRQHandler+0x10>)
 8001c16:	f001 ffcd 	bl	8003bb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000248 	.word	0x20000248

08001c24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
	return 1;
 8001c28:	2301      	movs	r3, #1
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <_kill>:

int _kill(int pid, int sig)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c3e:	f004 fee9 	bl	8006a14 <__errno>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2216      	movs	r2, #22
 8001c46:	601a      	str	r2, [r3, #0]
	return -1;
 8001c48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <_exit>:

void _exit (int status)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f7ff ffe7 	bl	8001c34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c66:	e7fe      	b.n	8001c66 <_exit+0x12>

08001c68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	e00a      	b.n	8001c90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c7a:	f3af 8000 	nop.w
 8001c7e:	4601      	mov	r1, r0
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	60ba      	str	r2, [r7, #8]
 8001c86:	b2ca      	uxtb	r2, r1
 8001c88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	dbf0      	blt.n	8001c7a <_read+0x12>
	}

return len;
 8001c98:	687b      	ldr	r3, [r7, #4]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b086      	sub	sp, #24
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	60f8      	str	r0, [r7, #12]
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	e009      	b.n	8001cc8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	60ba      	str	r2, [r7, #8]
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dbf1      	blt.n	8001cb4 <_write+0x12>
	}
	return len;
 8001cd0:	687b      	ldr	r3, [r7, #4]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <_close>:

int _close(int file)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
	return -1;
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d02:	605a      	str	r2, [r3, #4]
	return 0;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <_isatty>:

int _isatty(int file)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
	return 1;
 8001d1a:	2301      	movs	r3, #1
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
	return 0;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
	...

08001d44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d4c:	4a14      	ldr	r2, [pc, #80]	; (8001da0 <_sbrk+0x5c>)
 8001d4e:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <_sbrk+0x60>)
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d58:	4b13      	ldr	r3, [pc, #76]	; (8001da8 <_sbrk+0x64>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d102      	bne.n	8001d66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <_sbrk+0x64>)
 8001d62:	4a12      	ldr	r2, [pc, #72]	; (8001dac <_sbrk+0x68>)
 8001d64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d66:	4b10      	ldr	r3, [pc, #64]	; (8001da8 <_sbrk+0x64>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d207      	bcs.n	8001d84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d74:	f004 fe4e 	bl	8006a14 <__errno>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d82:	e009      	b.n	8001d98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <_sbrk+0x64>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d8a:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <_sbrk+0x64>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	4a05      	ldr	r2, [pc, #20]	; (8001da8 <_sbrk+0x64>)
 8001d94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d96:	68fb      	ldr	r3, [r7, #12]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3718      	adds	r7, #24
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20020000 	.word	0x20020000
 8001da4:	00000400 	.word	0x00000400
 8001da8:	200041b8 	.word	0x200041b8
 8001dac:	200042f0 	.word	0x200042f0

08001db0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001db4:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <SystemInit+0x20>)
 8001db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dba:	4a05      	ldr	r2, [pc, #20]	; (8001dd0 <SystemInit+0x20>)
 8001dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001dc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08e      	sub	sp, #56	; 0x38
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de8:	f107 0320 	add.w	r3, r7, #32
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001df2:	1d3b      	adds	r3, r7, #4
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
 8001e00:	615a      	str	r2, [r3, #20]
 8001e02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e04:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 21-1;
 8001e0c:	4b29      	ldr	r3, [pc, #164]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e0e:	2214      	movs	r2, #20
 8001e10:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e12:	4b28      	ldr	r3, [pc, #160]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20-1;
 8001e18:	4b26      	ldr	r3, [pc, #152]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e1a:	2213      	movs	r2, #19
 8001e1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1e:	4b25      	ldr	r3, [pc, #148]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e24:	4b23      	ldr	r3, [pc, #140]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e2a:	4822      	ldr	r0, [pc, #136]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e2c:	f003 fa88 	bl	8005340 <HAL_TIM_Base_Init>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001e36:	f7ff fe15 	bl	8001a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e44:	4619      	mov	r1, r3
 8001e46:	481b      	ldr	r0, [pc, #108]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e48:	f003 fdca 	bl	80059e0 <HAL_TIM_ConfigClockSource>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001e52:	f7ff fe07 	bl	8001a64 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001e56:	4817      	ldr	r0, [pc, #92]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e58:	f003 fb2a 	bl	80054b0 <HAL_TIM_OC_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001e62:	f7ff fdff 	bl	8001a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e66:	2320      	movs	r3, #32
 8001e68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e6e:	f107 0320 	add.w	r3, r7, #32
 8001e72:	4619      	mov	r1, r3
 8001e74:	480f      	ldr	r0, [pc, #60]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e76:	f004 f98b 	bl	8006190 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001e80:	f7ff fdf0 	bl	8001a64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e84:	2300      	movs	r3, #0
 8001e86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2200      	movs	r2, #0
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4806      	ldr	r0, [pc, #24]	; (8001eb4 <MX_TIM2_Init+0xe0>)
 8001e9c:	f003 fc82 	bl	80057a4 <HAL_TIM_OC_ConfigChannel>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001ea6:	f7ff fddd 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001eaa:	bf00      	nop
 8001eac:	3738      	adds	r7, #56	; 0x38
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	200041bc 	.word	0x200041bc

08001eb8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08e      	sub	sp, #56	; 0x38
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ebe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ecc:	f107 0320 	add.w	r3, r7, #32
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ed6:	1d3b      	adds	r3, r7, #4
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
 8001ee2:	611a      	str	r2, [r3, #16]
 8001ee4:	615a      	str	r2, [r3, #20]
 8001ee6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ee8:	4b2c      	ldr	r3, [pc, #176]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001eea:	4a2d      	ldr	r2, [pc, #180]	; (8001fa0 <MX_TIM3_Init+0xe8>)
 8001eec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 8001eee:	4b2b      	ldr	r3, [pc, #172]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef4:	4b29      	ldr	r3, [pc, #164]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8001efa:	4b28      	ldr	r3, [pc, #160]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001efc:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001f00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f02:	4b26      	ldr	r3, [pc, #152]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f08:	4b24      	ldr	r3, [pc, #144]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f0a:	2280      	movs	r2, #128	; 0x80
 8001f0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f0e:	4823      	ldr	r0, [pc, #140]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f10:	f003 fa16 	bl	8005340 <HAL_TIM_Base_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001f1a:	f7ff fda3 	bl	8001a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f22:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f28:	4619      	mov	r1, r3
 8001f2a:	481c      	ldr	r0, [pc, #112]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f2c:	f003 fd58 	bl	80059e0 <HAL_TIM_ConfigClockSource>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001f36:	f7ff fd95 	bl	8001a64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f3a:	4818      	ldr	r0, [pc, #96]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f3c:	f003 fb11 	bl	8005562 <HAL_TIM_PWM_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001f46:	f7ff fd8d 	bl	8001a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f52:	f107 0320 	add.w	r3, r7, #32
 8001f56:	4619      	mov	r1, r3
 8001f58:	4810      	ldr	r0, [pc, #64]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f5a:	f004 f919 	bl	8006190 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001f64:	f7ff fd7e 	bl	8001a64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f68:	2360      	movs	r3, #96	; 0x60
 8001f6a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f78:	1d3b      	adds	r3, r7, #4
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4807      	ldr	r0, [pc, #28]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f80:	f003 fc6c 	bl	800585c <HAL_TIM_PWM_ConfigChannel>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001f8a:	f7ff fd6b 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f8e:	4803      	ldr	r0, [pc, #12]	; (8001f9c <MX_TIM3_Init+0xe4>)
 8001f90:	f000 f83e 	bl	8002010 <HAL_TIM_MspPostInit>

}
 8001f94:	bf00      	nop
 8001f96:	3738      	adds	r7, #56	; 0x38
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20004204 	.word	0x20004204
 8001fa0:	40000400 	.word	0x40000400

08001fa4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb4:	d10e      	bne.n	8001fd4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b13      	ldr	r3, [pc, #76]	; (8002008 <HAL_TIM_Base_MspInit+0x64>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	4a12      	ldr	r2, [pc, #72]	; (8002008 <HAL_TIM_Base_MspInit+0x64>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <HAL_TIM_Base_MspInit+0x64>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001fd2:	e012      	b.n	8001ffa <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM3)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a0c      	ldr	r2, [pc, #48]	; (800200c <HAL_TIM_Base_MspInit+0x68>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d10d      	bne.n	8001ffa <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	4b09      	ldr	r3, [pc, #36]	; (8002008 <HAL_TIM_Base_MspInit+0x64>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	4a08      	ldr	r2, [pc, #32]	; (8002008 <HAL_TIM_Base_MspInit+0x64>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	6413      	str	r3, [r2, #64]	; 0x40
 8001fee:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_TIM_Base_MspInit+0x64>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
}
 8001ffa:	bf00      	nop
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800
 800200c:	40000400 	.word	0x40000400

08002010 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 030c 	add.w	r3, r7, #12
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a12      	ldr	r2, [pc, #72]	; (8002078 <HAL_TIM_MspPostInit+0x68>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d11d      	bne.n	800206e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <HAL_TIM_MspPostInit+0x6c>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	4a10      	ldr	r2, [pc, #64]	; (800207c <HAL_TIM_MspPostInit+0x6c>)
 800203c:	f043 0304 	orr.w	r3, r3, #4
 8002040:	6313      	str	r3, [r2, #48]	; 0x30
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <HAL_TIM_MspPostInit+0x6c>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	f003 0304 	and.w	r3, r3, #4
 800204a:	60bb      	str	r3, [r7, #8]
 800204c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800204e:	2340      	movs	r3, #64	; 0x40
 8002050:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	2302      	movs	r3, #2
 8002054:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2300      	movs	r3, #0
 800205c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800205e:	2302      	movs	r3, #2
 8002060:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002062:	f107 030c 	add.w	r3, r7, #12
 8002066:	4619      	mov	r1, r3
 8002068:	4805      	ldr	r0, [pc, #20]	; (8002080 <HAL_TIM_MspPostInit+0x70>)
 800206a:	f002 f80d 	bl	8004088 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800206e:	bf00      	nop
 8002070:	3720      	adds	r7, #32
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40000400 	.word	0x40000400
 800207c:	40023800 	.word	0x40023800
 8002080:	40020800 	.word	0x40020800

08002084 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 800208a:	4a12      	ldr	r2, [pc, #72]	; (80020d4 <MX_USART3_UART_Init+0x50>)
 800208c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 8002090:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002094:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002096:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800209c:	4b0c      	ldr	r3, [pc, #48]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020a2:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020a8:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 80020aa:	220c      	movs	r2, #12
 80020ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020ba:	4805      	ldr	r0, [pc, #20]	; (80020d0 <MX_USART3_UART_Init+0x4c>)
 80020bc:	f004 f8e4 	bl	8006288 <HAL_UART_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80020c6:	f7ff fccd 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	2000424c 	.word	0x2000424c
 80020d4:	40004800 	.word	0x40004800

080020d8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <MX_USART6_UART_Init+0x50>)
 80020e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 80020e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020ea:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 80020fe:	220c      	movs	r2, #12
 8002100:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 800210a:	2200      	movs	r2, #0
 800210c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800210e:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_USART6_UART_Init+0x4c>)
 8002110:	f004 f8ba 	bl	8006288 <HAL_UART_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800211a:	f7ff fca3 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20004290 	.word	0x20004290
 8002128:	40011400 	.word	0x40011400

0800212c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08c      	sub	sp, #48	; 0x30
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f107 031c 	add.w	r3, r7, #28
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a42      	ldr	r2, [pc, #264]	; (8002254 <HAL_UART_MspInit+0x128>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d12d      	bne.n	80021aa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	61bb      	str	r3, [r7, #24]
 8002152:	4b41      	ldr	r3, [pc, #260]	; (8002258 <HAL_UART_MspInit+0x12c>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	4a40      	ldr	r2, [pc, #256]	; (8002258 <HAL_UART_MspInit+0x12c>)
 8002158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800215c:	6413      	str	r3, [r2, #64]	; 0x40
 800215e:	4b3e      	ldr	r3, [pc, #248]	; (8002258 <HAL_UART_MspInit+0x12c>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	4b3a      	ldr	r3, [pc, #232]	; (8002258 <HAL_UART_MspInit+0x12c>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	4a39      	ldr	r2, [pc, #228]	; (8002258 <HAL_UART_MspInit+0x12c>)
 8002174:	f043 0302 	orr.w	r3, r3, #2
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b37      	ldr	r3, [pc, #220]	; (8002258 <HAL_UART_MspInit+0x12c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002186:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800218a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002194:	2303      	movs	r3, #3
 8002196:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002198:	2307      	movs	r3, #7
 800219a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	4619      	mov	r1, r3
 80021a2:	482e      	ldr	r0, [pc, #184]	; (800225c <HAL_UART_MspInit+0x130>)
 80021a4:	f001 ff70 	bl	8004088 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80021a8:	e04f      	b.n	800224a <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART6)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a2c      	ldr	r2, [pc, #176]	; (8002260 <HAL_UART_MspInit+0x134>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d14a      	bne.n	800224a <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART6_CLK_ENABLE();
 80021b4:	2300      	movs	r3, #0
 80021b6:	613b      	str	r3, [r7, #16]
 80021b8:	4b27      	ldr	r3, [pc, #156]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021bc:	4a26      	ldr	r2, [pc, #152]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021be:	f043 0320 	orr.w	r3, r3, #32
 80021c2:	6453      	str	r3, [r2, #68]	; 0x44
 80021c4:	4b24      	ldr	r3, [pc, #144]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	613b      	str	r3, [r7, #16]
 80021ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	4b20      	ldr	r3, [pc, #128]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	4a1f      	ldr	r2, [pc, #124]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021da:	f043 0304 	orr.w	r3, r3, #4
 80021de:	6313      	str	r3, [r2, #48]	; 0x30
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	60fb      	str	r3, [r7, #12]
 80021ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80021ec:	2300      	movs	r3, #0
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	4b19      	ldr	r3, [pc, #100]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f4:	4a18      	ldr	r2, [pc, #96]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021fa:	6313      	str	r3, [r2, #48]	; 0x30
 80021fc:	4b16      	ldr	r3, [pc, #88]	; (8002258 <HAL_UART_MspInit+0x12c>)
 80021fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002214:	2303      	movs	r3, #3
 8002216:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002218:	2308      	movs	r3, #8
 800221a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	4619      	mov	r1, r3
 8002222:	4810      	ldr	r0, [pc, #64]	; (8002264 <HAL_UART_MspInit+0x138>)
 8002224:	f001 ff30 	bl	8004088 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002228:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800222c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222e:	2302      	movs	r3, #2
 8002230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002236:	2303      	movs	r3, #3
 8002238:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800223a:	2308      	movs	r3, #8
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800223e:	f107 031c 	add.w	r3, r7, #28
 8002242:	4619      	mov	r1, r3
 8002244:	4808      	ldr	r0, [pc, #32]	; (8002268 <HAL_UART_MspInit+0x13c>)
 8002246:	f001 ff1f 	bl	8004088 <HAL_GPIO_Init>
}
 800224a:	bf00      	nop
 800224c:	3730      	adds	r7, #48	; 0x30
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40004800 	.word	0x40004800
 8002258:	40023800 	.word	0x40023800
 800225c:	40020400 	.word	0x40020400
 8002260:	40011400 	.word	0x40011400
 8002264:	40020800 	.word	0x40020800
 8002268:	40021800 	.word	0x40021800

0800226c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800226c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002270:	480d      	ldr	r0, [pc, #52]	; (80022a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002272:	490e      	ldr	r1, [pc, #56]	; (80022ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002274:	4a0e      	ldr	r2, [pc, #56]	; (80022b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002278:	e002      	b.n	8002280 <LoopCopyDataInit>

0800227a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800227c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800227e:	3304      	adds	r3, #4

08002280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002284:	d3f9      	bcc.n	800227a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002286:	4a0b      	ldr	r2, [pc, #44]	; (80022b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002288:	4c0b      	ldr	r4, [pc, #44]	; (80022b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800228c:	e001      	b.n	8002292 <LoopFillZerobss>

0800228e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800228e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002290:	3204      	adds	r2, #4

08002292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002294:	d3fb      	bcc.n	800228e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002296:	f7ff fd8b 	bl	8001db0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800229a:	f004 fbc1 	bl	8006a20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800229e:	f7ff fb1f 	bl	80018e0 <main>
  bx  lr    
 80022a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022ac:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80022b0:	08009c7c 	.word	0x08009c7c
  ldr r2, =_sbss
 80022b4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80022b8:	200042f0 	.word	0x200042f0

080022bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022bc:	e7fe      	b.n	80022bc <ADC_IRQHandler>
	...

080022c0 <JLX12864G_086_GPIOInit>:
#include "lcd12864.h"
#include "base.h"


void JLX12864G_086_GPIOInit(void)  
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08c      	sub	sp, #48	; 0x30
 80022c4:	af00      	add	r7, sp, #0
	//
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c6:	f107 031c 	add.w	r3, r7, #28
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	605a      	str	r2, [r3, #4]
 80022d0:	609a      	str	r2, [r3, #8]
 80022d2:	60da      	str	r2, [r3, #12]
 80022d4:	611a      	str	r2, [r3, #16]
	
	
	

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
 80022da:	4b56      	ldr	r3, [pc, #344]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	4a55      	ldr	r2, [pc, #340]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 80022e0:	f043 0304 	orr.w	r3, r3, #4
 80022e4:	6313      	str	r3, [r2, #48]	; 0x30
 80022e6:	4b53      	ldr	r3, [pc, #332]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	f003 0304 	and.w	r3, r3, #4
 80022ee:	61bb      	str	r3, [r7, #24]
 80022f0:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	4b4f      	ldr	r3, [pc, #316]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4a4e      	ldr	r2, [pc, #312]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 80022fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002300:	6313      	str	r3, [r2, #48]	; 0x30
 8002302:	4b4c      	ldr	r3, [pc, #304]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	613b      	str	r3, [r7, #16]
 8002312:	4b48      	ldr	r3, [pc, #288]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	4a47      	ldr	r2, [pc, #284]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002318:	f043 0302 	orr.w	r3, r3, #2
 800231c:	6313      	str	r3, [r2, #48]	; 0x30
 800231e:	4b45      	ldr	r3, [pc, #276]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	613b      	str	r3, [r7, #16]
 8002328:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	4b41      	ldr	r3, [pc, #260]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	4a40      	ldr	r2, [pc, #256]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6313      	str	r3, [r2, #48]	; 0x30
 800233a:	4b3e      	ldr	r3, [pc, #248]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
 800234a:	4b3a      	ldr	r3, [pc, #232]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a39      	ldr	r2, [pc, #228]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002350:	f043 0308 	orr.w	r3, r3, #8
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	4b37      	ldr	r3, [pc, #220]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f003 0308 	and.w	r3, r3, #8
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	607b      	str	r3, [r7, #4]
 8002366:	4b33      	ldr	r3, [pc, #204]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	4a32      	ldr	r2, [pc, #200]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 800236c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002370:	6313      	str	r3, [r2, #48]	; 0x30
 8002372:	4b30      	ldr	r3, [pc, #192]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800237a:	607b      	str	r3, [r7, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	603b      	str	r3, [r7, #0]
 8002382:	4b2c      	ldr	r3, [pc, #176]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a2b      	ldr	r2, [pc, #172]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002388:	f043 0310 	orr.w	r3, r3, #16
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b29      	ldr	r3, [pc, #164]	; (8002434 <JLX12864G_086_GPIOInit+0x174>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0310 	and.w	r3, r3, #16
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PD4 */
	/*ROM_IN*/
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800239a:	2310      	movs	r3, #16
 800239c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239e:	2301      	movs	r3, #1
 80023a0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a6:	2303      	movs	r3, #3
 80023a8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023aa:	f107 031c 	add.w	r3, r7, #28
 80023ae:	4619      	mov	r1, r3
 80023b0:	4821      	ldr	r0, [pc, #132]	; (8002438 <JLX12864G_086_GPIOInit+0x178>)
 80023b2:	f001 fe69 	bl	8004088 <HAL_GPIO_Init>
//	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

	
	/*Configure GPIO pins : PG9 PG11 PG15 */
	/*ROM_SCK		ROM_CS		 SCLK*/
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_15;
 80023b6:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 80023ba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c4:	2303      	movs	r3, #3
 80023c6:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	4619      	mov	r1, r3
 80023ce:	481b      	ldr	r0, [pc, #108]	; (800243c <JLX12864G_086_GPIOInit+0x17c>)
 80023d0:	f001 fe5a 	bl	8004088 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : PG13 */
	/*LED0*/
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80023d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023da:	2301      	movs	r3, #1
 80023dc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023de:	2301      	movs	r3, #1
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e2:	2303      	movs	r3, #3
 80023e4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023e6:	f107 031c 	add.w	r3, r7, #28
 80023ea:	4619      	mov	r1, r3
 80023ec:	4813      	ldr	r0, [pc, #76]	; (800243c <JLX12864G_086_GPIOInit+0x17c>)
 80023ee:	f001 fe4b 	bl	8004088 <HAL_GPIO_Init>
	
	/*Configure GPIO pins : PB4 PB6 PB8 */
	/*SDA		RS		REST*/
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 80023f2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80023f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f8:	2301      	movs	r3, #1
 80023fa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002400:	2303      	movs	r3, #3
 8002402:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002404:	f107 031c 	add.w	r3, r7, #28
 8002408:	4619      	mov	r1, r3
 800240a:	480d      	ldr	r0, [pc, #52]	; (8002440 <JLX12864G_086_GPIOInit+0x180>)
 800240c:	f001 fe3c 	bl	8004088 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	/*CS*/
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002410:	2301      	movs	r3, #1
 8002412:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002414:	2301      	movs	r3, #1
 8002416:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241c:	2303      	movs	r3, #3
 800241e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002420:	f107 031c 	add.w	r3, r7, #28
 8002424:	4619      	mov	r1, r3
 8002426:	4807      	ldr	r0, [pc, #28]	; (8002444 <JLX12864G_086_GPIOInit+0x184>)
 8002428:	f001 fe2e 	bl	8004088 <HAL_GPIO_Init>
 
}
 800242c:	bf00      	nop
 800242e:	3730      	adds	r7, #48	; 0x30
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40023800 	.word	0x40023800
 8002438:	40020c00 	.word	0x40020c00
 800243c:	40021800 	.word	0x40021800
 8002440:	40020400 	.word	0x40020400
 8002444:	40021000 	.word	0x40021000

08002448 <transfer_command_lcd>:



void transfer_command_lcd(int data1) //LCD
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
	char i;
	lcd_cs1_l;
 8002450:	2200      	movs	r2, #0
 8002452:	2101      	movs	r1, #1
 8002454:	481c      	ldr	r0, [pc, #112]	; (80024c8 <transfer_command_lcd+0x80>)
 8002456:	f001 ffcb 	bl	80043f0 <HAL_GPIO_WritePin>
	lcd_rs_l;
 800245a:	2200      	movs	r2, #0
 800245c:	2140      	movs	r1, #64	; 0x40
 800245e:	481b      	ldr	r0, [pc, #108]	; (80024cc <transfer_command_lcd+0x84>)
 8002460:	f001 ffc6 	bl	80043f0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002464:	2300      	movs	r3, #0
 8002466:	73fb      	strb	r3, [r7, #15]
 8002468:	e021      	b.n	80024ae <transfer_command_lcd+0x66>
	{
		lcd_sclk_l;
 800246a:	2200      	movs	r2, #0
 800246c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002470:	4817      	ldr	r0, [pc, #92]	; (80024d0 <transfer_command_lcd+0x88>)
 8002472:	f001 ffbd 	bl	80043f0 <HAL_GPIO_WritePin>
		//delay_us(10); 
		if(data1&0x80) lcd_sid_h;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <transfer_command_lcd+0x44>
 8002480:	2201      	movs	r2, #1
 8002482:	2110      	movs	r1, #16
 8002484:	4811      	ldr	r0, [pc, #68]	; (80024cc <transfer_command_lcd+0x84>)
 8002486:	f001 ffb3 	bl	80043f0 <HAL_GPIO_WritePin>
 800248a:	e004      	b.n	8002496 <transfer_command_lcd+0x4e>
		else lcd_sid_l;
 800248c:	2200      	movs	r2, #0
 800248e:	2110      	movs	r1, #16
 8002490:	480e      	ldr	r0, [pc, #56]	; (80024cc <transfer_command_lcd+0x84>)
 8002492:	f001 ffad 	bl	80043f0 <HAL_GPIO_WritePin>
		lcd_sclk_h;
 8002496:	2201      	movs	r2, #1
 8002498:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800249c:	480c      	ldr	r0, [pc, #48]	; (80024d0 <transfer_command_lcd+0x88>)
 800249e:	f001 ffa7 	bl	80043f0 <HAL_GPIO_WritePin>
		//delay_us(10); 
		data1=data1<<=1;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	607b      	str	r3, [r7, #4]
	for(i=0;i<8;i++)
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
 80024aa:	3301      	adds	r3, #1
 80024ac:	73fb      	strb	r3, [r7, #15]
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	2b07      	cmp	r3, #7
 80024b2:	d9da      	bls.n	800246a <transfer_command_lcd+0x22>
	}
	lcd_cs1_h;
 80024b4:	2201      	movs	r2, #1
 80024b6:	2101      	movs	r1, #1
 80024b8:	4803      	ldr	r0, [pc, #12]	; (80024c8 <transfer_command_lcd+0x80>)
 80024ba:	f001 ff99 	bl	80043f0 <HAL_GPIO_WritePin>
}
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40021000 	.word	0x40021000
 80024cc:	40020400 	.word	0x40020400
 80024d0:	40021800 	.word	0x40021800

080024d4 <transfer_data_lcd>:

void transfer_data_lcd(int data1) //LCD
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
	char i;
	lcd_cs1_l;
 80024dc:	2200      	movs	r2, #0
 80024de:	2101      	movs	r1, #1
 80024e0:	481c      	ldr	r0, [pc, #112]	; (8002554 <transfer_data_lcd+0x80>)
 80024e2:	f001 ff85 	bl	80043f0 <HAL_GPIO_WritePin>
	lcd_rs_h;
 80024e6:	2201      	movs	r2, #1
 80024e8:	2140      	movs	r1, #64	; 0x40
 80024ea:	481b      	ldr	r0, [pc, #108]	; (8002558 <transfer_data_lcd+0x84>)
 80024ec:	f001 ff80 	bl	80043f0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e021      	b.n	800253a <transfer_data_lcd+0x66>
	{
		lcd_sclk_l;
 80024f6:	2200      	movs	r2, #0
 80024f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024fc:	4817      	ldr	r0, [pc, #92]	; (800255c <transfer_data_lcd+0x88>)
 80024fe:	f001 ff77 	bl	80043f0 <HAL_GPIO_WritePin>
		if(data1&0x80) lcd_sid_h;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002508:	2b00      	cmp	r3, #0
 800250a:	d005      	beq.n	8002518 <transfer_data_lcd+0x44>
 800250c:	2201      	movs	r2, #1
 800250e:	2110      	movs	r1, #16
 8002510:	4811      	ldr	r0, [pc, #68]	; (8002558 <transfer_data_lcd+0x84>)
 8002512:	f001 ff6d 	bl	80043f0 <HAL_GPIO_WritePin>
 8002516:	e004      	b.n	8002522 <transfer_data_lcd+0x4e>
		else lcd_sid_l;
 8002518:	2200      	movs	r2, #0
 800251a:	2110      	movs	r1, #16
 800251c:	480e      	ldr	r0, [pc, #56]	; (8002558 <transfer_data_lcd+0x84>)
 800251e:	f001 ff67 	bl	80043f0 <HAL_GPIO_WritePin>
		lcd_sclk_h;
 8002522:	2201      	movs	r2, #1
 8002524:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002528:	480c      	ldr	r0, [pc, #48]	; (800255c <transfer_data_lcd+0x88>)
 800252a:	f001 ff61 	bl	80043f0 <HAL_GPIO_WritePin>
		data1=data1<<=1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	607b      	str	r3, [r7, #4]
	for(i=0;i<8;i++)
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	3301      	adds	r3, #1
 8002538:	73fb      	strb	r3, [r7, #15]
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	2b07      	cmp	r3, #7
 800253e:	d9da      	bls.n	80024f6 <transfer_data_lcd+0x22>
	}
	lcd_cs1_h;
 8002540:	2201      	movs	r2, #1
 8002542:	2101      	movs	r1, #1
 8002544:	4803      	ldr	r0, [pc, #12]	; (8002554 <transfer_data_lcd+0x80>)
 8002546:	f001 ff53 	bl	80043f0 <HAL_GPIO_WritePin>
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
 8002558:	40020400 	.word	0x40020400
 800255c:	40021800 	.word	0x40021800

08002560 <initial_lcd>:

void initial_lcd() //LCD
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	lcd_reset_l; 
 8002564:	2200      	movs	r2, #0
 8002566:	f44f 7180 	mov.w	r1, #256	; 0x100
 800256a:	4820      	ldr	r0, [pc, #128]	; (80025ec <initial_lcd+0x8c>)
 800256c:	f001 ff40 	bl	80043f0 <HAL_GPIO_WritePin>
	delay_ms(100);
 8002570:	2064      	movs	r0, #100	; 0x64
 8002572:	f004 fa1b 	bl	80069ac <delay_ms>
	lcd_reset_h; 
 8002576:	2201      	movs	r2, #1
 8002578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800257c:	481b      	ldr	r0, [pc, #108]	; (80025ec <initial_lcd+0x8c>)
 800257e:	f001 ff37 	bl	80043f0 <HAL_GPIO_WritePin>
	delay_ms(100);
 8002582:	2064      	movs	r0, #100	; 0x64
 8002584:	f004 fa12 	bl	80069ac <delay_ms>
	transfer_command_lcd(0xe2); 
 8002588:	20e2      	movs	r0, #226	; 0xe2
 800258a:	f7ff ff5d 	bl	8002448 <transfer_command_lcd>
	delay_ms(5);
 800258e:	2005      	movs	r0, #5
 8002590:	f004 fa0c 	bl	80069ac <delay_ms>
	transfer_command_lcd(0x2c); 
 8002594:	202c      	movs	r0, #44	; 0x2c
 8002596:	f7ff ff57 	bl	8002448 <transfer_command_lcd>
	delay_ms(50);
 800259a:	2032      	movs	r0, #50	; 0x32
 800259c:	f004 fa06 	bl	80069ac <delay_ms>
	transfer_command_lcd(0x2e); 
 80025a0:	202e      	movs	r0, #46	; 0x2e
 80025a2:	f7ff ff51 	bl	8002448 <transfer_command_lcd>
	delay_ms(50);
 80025a6:	2032      	movs	r0, #50	; 0x32
 80025a8:	f004 fa00 	bl	80069ac <delay_ms>
	transfer_command_lcd(0x2f); 
 80025ac:	202f      	movs	r0, #47	; 0x2f
 80025ae:	f7ff ff4b 	bl	8002448 <transfer_command_lcd>
	delay_ms(5);
 80025b2:	2005      	movs	r0, #5
 80025b4:	f004 f9fa 	bl	80069ac <delay_ms>
	transfer_command_lcd(0x23); 
 80025b8:	2023      	movs	r0, #35	; 0x23
 80025ba:	f7ff ff45 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0x81); 
 80025be:	2081      	movs	r0, #129	; 0x81
 80025c0:	f7ff ff42 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0x28); 
 80025c4:	2028      	movs	r0, #40	; 0x28
 80025c6:	f7ff ff3f 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0xa2); 
 80025ca:	20a2      	movs	r0, #162	; 0xa2
 80025cc:	f7ff ff3c 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0xc8); 
 80025d0:	20c8      	movs	r0, #200	; 0xc8
 80025d2:	f7ff ff39 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0xa0); 
 80025d6:	20a0      	movs	r0, #160	; 0xa0
 80025d8:	f7ff ff36 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0x40); 
 80025dc:	2040      	movs	r0, #64	; 0x40
 80025de:	f7ff ff33 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0xaf); 
 80025e2:	20af      	movs	r0, #175	; 0xaf
 80025e4:	f7ff ff30 	bl	8002448 <transfer_command_lcd>
}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40020400 	.word	0x40020400

080025f0 <lcd_address>:

void lcd_address(uint page,uint column)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
	column=column-0x01;
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	603b      	str	r3, [r7, #0]
	transfer_command_lcd(0xb0+page-1);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	33af      	adds	r3, #175	; 0xaf
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff1f 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(0x10+(column>>4&0x0f));
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	091b      	lsrs	r3, r3, #4
 800260e:	f003 030f 	and.w	r3, r3, #15
 8002612:	3310      	adds	r3, #16
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff17 	bl	8002448 <transfer_command_lcd>
	transfer_command_lcd(column&0x0f);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	f003 030f 	and.w	r3, r3, #15
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff ff11 	bl	8002448 <transfer_command_lcd>
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <clear_screen>:

void clear_screen() //
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
	unsigned char i,j;
	for(i=0;i<9;i++)
 8002634:	2300      	movs	r3, #0
 8002636:	71fb      	strb	r3, [r7, #7]
 8002638:	e019      	b.n	800266e <clear_screen+0x40>
	{
		transfer_command_lcd(0xb0+i);
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	33b0      	adds	r3, #176	; 0xb0
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ff02 	bl	8002448 <transfer_command_lcd>
		transfer_command_lcd(0x10);
 8002644:	2010      	movs	r0, #16
 8002646:	f7ff feff 	bl	8002448 <transfer_command_lcd>
		transfer_command_lcd(0x00);
 800264a:	2000      	movs	r0, #0
 800264c:	f7ff fefc 	bl	8002448 <transfer_command_lcd>
		for(j=0;j<132;j++)
 8002650:	2300      	movs	r3, #0
 8002652:	71bb      	strb	r3, [r7, #6]
 8002654:	e005      	b.n	8002662 <clear_screen+0x34>
		{
			transfer_data_lcd(0x00);
 8002656:	2000      	movs	r0, #0
 8002658:	f7ff ff3c 	bl	80024d4 <transfer_data_lcd>
		for(j=0;j<132;j++)
 800265c:	79bb      	ldrb	r3, [r7, #6]
 800265e:	3301      	adds	r3, #1
 8002660:	71bb      	strb	r3, [r7, #6]
 8002662:	79bb      	ldrb	r3, [r7, #6]
 8002664:	2b83      	cmp	r3, #131	; 0x83
 8002666:	d9f6      	bls.n	8002656 <clear_screen+0x28>
	for(i=0;i<9;i++)
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	3301      	adds	r3, #1
 800266c:	71fb      	strb	r3, [r7, #7]
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	2b08      	cmp	r3, #8
 8002672:	d9e2      	bls.n	800263a <clear_screen+0xc>
		}
	}
}
 8002674:	bf00      	nop
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
	...

08002680 <send_command_to_ROM>:
		dp++;
	}
}

void send_command_to_ROM( uchar datu ) //
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	71fb      	strb	r3, [r7, #7]
	uchar i;
	for(i=0;i<8;i++ )
 800268a:	2300      	movs	r3, #0
 800268c:	73fb      	strb	r3, [r7, #15]
 800268e:	e026      	b.n	80026de <send_command_to_ROM+0x5e>
	{
		Rom_SCK_l;
 8002690:	2200      	movs	r2, #0
 8002692:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002696:	4816      	ldr	r0, [pc, #88]	; (80026f0 <send_command_to_ROM+0x70>)
 8002698:	f001 feaa 	bl	80043f0 <HAL_GPIO_WritePin>
		delay_us(10);
 800269c:	200a      	movs	r0, #10
 800269e:	f004 f945 	bl	800692c <delay_us>
		if(datu&0x80)Rom_IN_h;
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	da05      	bge.n	80026b6 <send_command_to_ROM+0x36>
 80026aa:	2201      	movs	r2, #1
 80026ac:	2110      	movs	r1, #16
 80026ae:	4811      	ldr	r0, [pc, #68]	; (80026f4 <send_command_to_ROM+0x74>)
 80026b0:	f001 fe9e 	bl	80043f0 <HAL_GPIO_WritePin>
 80026b4:	e004      	b.n	80026c0 <send_command_to_ROM+0x40>
		else Rom_IN_l;
 80026b6:	2200      	movs	r2, #0
 80026b8:	2110      	movs	r1, #16
 80026ba:	480e      	ldr	r0, [pc, #56]	; (80026f4 <send_command_to_ROM+0x74>)
 80026bc:	f001 fe98 	bl	80043f0 <HAL_GPIO_WritePin>
		datu = datu<<1;
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	71fb      	strb	r3, [r7, #7]
		Rom_SCK_h;
 80026c6:	2201      	movs	r2, #1
 80026c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026cc:	4808      	ldr	r0, [pc, #32]	; (80026f0 <send_command_to_ROM+0x70>)
 80026ce:	f001 fe8f 	bl	80043f0 <HAL_GPIO_WritePin>
		delay_us(10);
 80026d2:	200a      	movs	r0, #10
 80026d4:	f004 f92a 	bl	800692c <delay_us>
	for(i=0;i<8;i++ )
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	3301      	adds	r3, #1
 80026dc:	73fb      	strb	r3, [r7, #15]
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	2b07      	cmp	r3, #7
 80026e2:	d9d5      	bls.n	8002690 <send_command_to_ROM+0x10>
	}
}
 80026e4:	bf00      	nop
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40021800 	.word	0x40021800
 80026f4:	40020c00 	.word	0x40020c00

080026f8 <get_data_from_ROM>:

static uchar get_data_from_ROM( ) //
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
	uchar i;
	uchar ret_data=0;
 80026fe:	2300      	movs	r3, #0
 8002700:	71bb      	strb	r3, [r7, #6]
	for(i=0;i<8;i++)
 8002702:	2300      	movs	r3, #0
 8002704:	71fb      	strb	r3, [r7, #7]
 8002706:	e020      	b.n	800274a <get_data_from_ROM+0x52>
	{
//		ROM_OUT_OUT();
		Rom_OUT_h;
 8002708:	2201      	movs	r2, #1
 800270a:	2140      	movs	r1, #64	; 0x40
 800270c:	4813      	ldr	r0, [pc, #76]	; (800275c <get_data_from_ROM+0x64>)
 800270e:	f001 fe6f 	bl	80043f0 <HAL_GPIO_WritePin>
		Rom_SCK_l;
 8002712:	2200      	movs	r2, #0
 8002714:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002718:	4811      	ldr	r0, [pc, #68]	; (8002760 <get_data_from_ROM+0x68>)
 800271a:	f001 fe69 	bl	80043f0 <HAL_GPIO_WritePin>
		ret_data=ret_data<<1;
 800271e:	79bb      	ldrb	r3, [r7, #6]
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	71bb      	strb	r3, [r7, #6]
//		ROM_OUT_IN();
		if(Rom_OUT_cin)  
 8002724:	2140      	movs	r1, #64	; 0x40
 8002726:	480d      	ldr	r0, [pc, #52]	; (800275c <get_data_from_ROM+0x64>)
 8002728:	f001 fe4a 	bl	80043c0 <HAL_GPIO_ReadPin>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <get_data_from_ROM+0x40>
		ret_data=ret_data+1;
 8002732:	79bb      	ldrb	r3, [r7, #6]
 8002734:	3301      	adds	r3, #1
 8002736:	71bb      	strb	r3, [r7, #6]
		else
		ret_data=ret_data+0;
		Rom_SCK_h;
 8002738:	2201      	movs	r2, #1
 800273a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800273e:	4808      	ldr	r0, [pc, #32]	; (8002760 <get_data_from_ROM+0x68>)
 8002740:	f001 fe56 	bl	80043f0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	3301      	adds	r3, #1
 8002748:	71fb      	strb	r3, [r7, #7]
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	2b07      	cmp	r3, #7
 800274e:	d9db      	bls.n	8002708 <get_data_from_ROM+0x10>
	}
	return(ret_data);
 8002750:	79bb      	ldrb	r3, [r7, #6]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40020c00 	.word	0x40020c00
 8002760:	40021800 	.word	0x40021800

08002764 <get_and_write_16x16>:

void get_and_write_16x16(ulong fontaddr,uchar page,uchar column)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	460b      	mov	r3, r1
 800276e:	70fb      	strb	r3, [r7, #3]
 8002770:	4613      	mov	r3, r2
 8002772:	70bb      	strb	r3, [r7, #2]
	uchar i,j,disp_data;
	Rom_CS_l;
 8002774:	2200      	movs	r2, #0
 8002776:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800277a:	4822      	ldr	r0, [pc, #136]	; (8002804 <get_and_write_16x16+0xa0>)
 800277c:	f001 fe38 	bl	80043f0 <HAL_GPIO_WritePin>
	send_command_to_ROM(0x03);
 8002780:	2003      	movs	r0, #3
 8002782:	f7ff ff7d 	bl	8002680 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff0000)>>16);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	0c1b      	lsrs	r3, r3, #16
 800278a:	b2db      	uxtb	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff ff77 	bl	8002680 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff00)>>8);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	0a1b      	lsrs	r3, r3, #8
 8002796:	b2db      	uxtb	r3, r3
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff71 	bl	8002680 <send_command_to_ROM>
	send_command_to_ROM(fontaddr&0xff);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff ff6c 	bl	8002680 <send_command_to_ROM>
	for(j=0;j<2;j++)
 80027a8:	2300      	movs	r3, #0
 80027aa:	73bb      	strb	r3, [r7, #14]
 80027ac:	e01c      	b.n	80027e8 <get_and_write_16x16+0x84>
	{
		lcd_address(page+j,column);
 80027ae:	78fa      	ldrb	r2, [r7, #3]
 80027b0:	7bbb      	ldrb	r3, [r7, #14]
 80027b2:	4413      	add	r3, r2
 80027b4:	461a      	mov	r2, r3
 80027b6:	78bb      	ldrb	r3, [r7, #2]
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f7ff ff18 	bl	80025f0 <lcd_address>
		for(i=0; i<16; i++ )
 80027c0:	2300      	movs	r3, #0
 80027c2:	73fb      	strb	r3, [r7, #15]
 80027c4:	e00a      	b.n	80027dc <get_and_write_16x16+0x78>
		{
			disp_data=get_data_from_ROM();
 80027c6:	f7ff ff97 	bl	80026f8 <get_data_from_ROM>
 80027ca:	4603      	mov	r3, r0
 80027cc:	737b      	strb	r3, [r7, #13]
			transfer_data_lcd(disp_data);
 80027ce:	7b7b      	ldrb	r3, [r7, #13]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fe7f 	bl	80024d4 <transfer_data_lcd>
		for(i=0; i<16; i++ )
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	3301      	adds	r3, #1
 80027da:	73fb      	strb	r3, [r7, #15]
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
 80027de:	2b0f      	cmp	r3, #15
 80027e0:	d9f1      	bls.n	80027c6 <get_and_write_16x16+0x62>
	for(j=0;j<2;j++)
 80027e2:	7bbb      	ldrb	r3, [r7, #14]
 80027e4:	3301      	adds	r3, #1
 80027e6:	73bb      	strb	r3, [r7, #14]
 80027e8:	7bbb      	ldrb	r3, [r7, #14]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d9df      	bls.n	80027ae <get_and_write_16x16+0x4a>
		}
	}
	Rom_CS_h;
 80027ee:	2201      	movs	r2, #1
 80027f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027f4:	4803      	ldr	r0, [pc, #12]	; (8002804 <get_and_write_16x16+0xa0>)
 80027f6:	f001 fdfb 	bl	80043f0 <HAL_GPIO_WritePin>
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40021800 	.word	0x40021800

08002808 <get_and_write_8x16>:



void get_and_write_8x16(ulong fontaddr,uchar page,uchar column)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	460b      	mov	r3, r1
 8002812:	70fb      	strb	r3, [r7, #3]
 8002814:	4613      	mov	r3, r2
 8002816:	70bb      	strb	r3, [r7, #2]
	uchar i,j,disp_data;
	Rom_CS_l;
 8002818:	2200      	movs	r2, #0
 800281a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800281e:	4822      	ldr	r0, [pc, #136]	; (80028a8 <get_and_write_8x16+0xa0>)
 8002820:	f001 fde6 	bl	80043f0 <HAL_GPIO_WritePin>
	send_command_to_ROM(0x03);
 8002824:	2003      	movs	r0, #3
 8002826:	f7ff ff2b 	bl	8002680 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff0000)>>16);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	0c1b      	lsrs	r3, r3, #16
 800282e:	b2db      	uxtb	r3, r3
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff ff25 	bl	8002680 <send_command_to_ROM>
	send_command_to_ROM((fontaddr&0xff00)>>8); 
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	0a1b      	lsrs	r3, r3, #8
 800283a:	b2db      	uxtb	r3, r3
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff ff1f 	bl	8002680 <send_command_to_ROM>
	send_command_to_ROM(fontaddr&0xff); 
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff ff1a 	bl	8002680 <send_command_to_ROM>
	for(j=0;j<2;j++)
 800284c:	2300      	movs	r3, #0
 800284e:	73bb      	strb	r3, [r7, #14]
 8002850:	e01c      	b.n	800288c <get_and_write_8x16+0x84>
	{
		lcd_address(page+j,column);
 8002852:	78fa      	ldrb	r2, [r7, #3]
 8002854:	7bbb      	ldrb	r3, [r7, #14]
 8002856:	4413      	add	r3, r2
 8002858:	461a      	mov	r2, r3
 800285a:	78bb      	ldrb	r3, [r7, #2]
 800285c:	4619      	mov	r1, r3
 800285e:	4610      	mov	r0, r2
 8002860:	f7ff fec6 	bl	80025f0 <lcd_address>
		for(i=0; i<8; i++ )
 8002864:	2300      	movs	r3, #0
 8002866:	73fb      	strb	r3, [r7, #15]
 8002868:	e00a      	b.n	8002880 <get_and_write_8x16+0x78>
		{
			disp_data=get_data_from_ROM();
 800286a:	f7ff ff45 	bl	80026f8 <get_data_from_ROM>
 800286e:	4603      	mov	r3, r0
 8002870:	737b      	strb	r3, [r7, #13]
			transfer_data_lcd(disp_data);
 8002872:	7b7b      	ldrb	r3, [r7, #13]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fe2d 	bl	80024d4 <transfer_data_lcd>
		for(i=0; i<8; i++ )
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	3301      	adds	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
 8002880:	7bfb      	ldrb	r3, [r7, #15]
 8002882:	2b07      	cmp	r3, #7
 8002884:	d9f1      	bls.n	800286a <get_and_write_8x16+0x62>
	for(j=0;j<2;j++)
 8002886:	7bbb      	ldrb	r3, [r7, #14]
 8002888:	3301      	adds	r3, #1
 800288a:	73bb      	strb	r3, [r7, #14]
 800288c:	7bbb      	ldrb	r3, [r7, #14]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d9df      	bls.n	8002852 <get_and_write_8x16+0x4a>
		}
	}
	Rom_CS_h;
 8002892:	2201      	movs	r2, #1
 8002894:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002898:	4803      	ldr	r0, [pc, #12]	; (80028a8 <get_and_write_8x16+0xa0>)
 800289a:	f001 fda9 	bl	80043f0 <HAL_GPIO_WritePin>
}
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40021800 	.word	0x40021800

080028ac <display_GB2312_string>:
	Rom_CS_h;
}

ulong fontaddr=0;
void display_GB2312_string(uchar page,uchar column,uchar *text)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	603a      	str	r2, [r7, #0]
 80028b6:	71fb      	strb	r3, [r7, #7]
 80028b8:	460b      	mov	r3, r1
 80028ba:	71bb      	strb	r3, [r7, #6]
	uchar i= 0;
 80028bc:	2300      	movs	r3, #0
 80028be:	73fb      	strb	r3, [r7, #15]
	while((text[i]>0x00))
 80028c0:	e0ac      	b.n	8002a1c <display_GB2312_string+0x170>
	{
		if(((text[i]>=0xb0) &&(text[i]<=0xf7))&&(text[i+1]>=0xa1))
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	4413      	add	r3, r2
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2baf      	cmp	r3, #175	; 0xaf
 80028cc:	d937      	bls.n	800293e <display_GB2312_string+0x92>
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	4413      	add	r3, r2
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2bf7      	cmp	r3, #247	; 0xf7
 80028d8:	d831      	bhi.n	800293e <display_GB2312_string+0x92>
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	3301      	adds	r3, #1
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	4413      	add	r3, r2
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2ba0      	cmp	r3, #160	; 0xa0
 80028e6:	d92a      	bls.n	800293e <display_GB2312_string+0x92>
		{
			fontaddr = (text[i]- 0xb0)*94;
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	4413      	add	r3, r2
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	3bb0      	subs	r3, #176	; 0xb0
 80028f2:	225e      	movs	r2, #94	; 0x5e
 80028f4:	fb02 f303 	mul.w	r3, r2, r3
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b4e      	ldr	r3, [pc, #312]	; (8002a34 <display_GB2312_string+0x188>)
 80028fc:	601a      	str	r2, [r3, #0]
			fontaddr += (text[i+1]-0xa1)+846;
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	3301      	adds	r3, #1
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	4413      	add	r3, r2
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	461a      	mov	r2, r3
 800290a:	4b4a      	ldr	r3, [pc, #296]	; (8002a34 <display_GB2312_string+0x188>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4413      	add	r3, r2
 8002910:	f203 23ad 	addw	r3, r3, #685	; 0x2ad
 8002914:	4a47      	ldr	r2, [pc, #284]	; (8002a34 <display_GB2312_string+0x188>)
 8002916:	6013      	str	r3, [r2, #0]
			fontaddr = (ulong)(fontaddr*32);
 8002918:	4b46      	ldr	r3, [pc, #280]	; (8002a34 <display_GB2312_string+0x188>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	015b      	lsls	r3, r3, #5
 800291e:	4a45      	ldr	r2, [pc, #276]	; (8002a34 <display_GB2312_string+0x188>)
 8002920:	6013      	str	r3, [r2, #0]
			get_and_write_16x16(fontaddr,page,column);
 8002922:	4b44      	ldr	r3, [pc, #272]	; (8002a34 <display_GB2312_string+0x188>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	79ba      	ldrb	r2, [r7, #6]
 8002928:	79f9      	ldrb	r1, [r7, #7]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff1a 	bl	8002764 <get_and_write_16x16>
			i+=2;
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	3302      	adds	r3, #2
 8002934:	73fb      	strb	r3, [r7, #15]
			column+=16;
 8002936:	79bb      	ldrb	r3, [r7, #6]
 8002938:	3310      	adds	r3, #16
 800293a:	71bb      	strb	r3, [r7, #6]
 800293c:	e06e      	b.n	8002a1c <display_GB2312_string+0x170>
		}
		else if(((text[i]>=0xa1) &&(text[i]<=0xa3))&&(text[i+1]>=0xa1))
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	4413      	add	r3, r2
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2ba0      	cmp	r3, #160	; 0xa0
 8002948:	d936      	bls.n	80029b8 <display_GB2312_string+0x10c>
 800294a:	7bfb      	ldrb	r3, [r7, #15]
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	4413      	add	r3, r2
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2ba3      	cmp	r3, #163	; 0xa3
 8002954:	d830      	bhi.n	80029b8 <display_GB2312_string+0x10c>
 8002956:	7bfb      	ldrb	r3, [r7, #15]
 8002958:	3301      	adds	r3, #1
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	4413      	add	r3, r2
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2ba0      	cmp	r3, #160	; 0xa0
 8002962:	d929      	bls.n	80029b8 <display_GB2312_string+0x10c>
		{
			fontaddr = (text[i]- 0xa1)*94;
 8002964:	7bfb      	ldrb	r3, [r7, #15]
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	4413      	add	r3, r2
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	3ba1      	subs	r3, #161	; 0xa1
 800296e:	225e      	movs	r2, #94	; 0x5e
 8002970:	fb02 f303 	mul.w	r3, r2, r3
 8002974:	461a      	mov	r2, r3
 8002976:	4b2f      	ldr	r3, [pc, #188]	; (8002a34 <display_GB2312_string+0x188>)
 8002978:	601a      	str	r2, [r3, #0]
			fontaddr += (text[i+1]-0xa1);
 800297a:	7bfb      	ldrb	r3, [r7, #15]
 800297c:	3301      	adds	r3, #1
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	4413      	add	r3, r2
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	461a      	mov	r2, r3
 8002986:	4b2b      	ldr	r3, [pc, #172]	; (8002a34 <display_GB2312_string+0x188>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4413      	add	r3, r2
 800298c:	3ba1      	subs	r3, #161	; 0xa1
 800298e:	4a29      	ldr	r2, [pc, #164]	; (8002a34 <display_GB2312_string+0x188>)
 8002990:	6013      	str	r3, [r2, #0]
			fontaddr = (ulong)(fontaddr*32);
 8002992:	4b28      	ldr	r3, [pc, #160]	; (8002a34 <display_GB2312_string+0x188>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	015b      	lsls	r3, r3, #5
 8002998:	4a26      	ldr	r2, [pc, #152]	; (8002a34 <display_GB2312_string+0x188>)
 800299a:	6013      	str	r3, [r2, #0]
			get_and_write_16x16(fontaddr,page,column);
 800299c:	4b25      	ldr	r3, [pc, #148]	; (8002a34 <display_GB2312_string+0x188>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	79ba      	ldrb	r2, [r7, #6]
 80029a2:	79f9      	ldrb	r1, [r7, #7]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff fedd 	bl	8002764 <get_and_write_16x16>
			i+=2;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	3302      	adds	r3, #2
 80029ae:	73fb      	strb	r3, [r7, #15]
			column+=16;
 80029b0:	79bb      	ldrb	r3, [r7, #6]
 80029b2:	3310      	adds	r3, #16
 80029b4:	71bb      	strb	r3, [r7, #6]
 80029b6:	e031      	b.n	8002a1c <display_GB2312_string+0x170>
		}
		else if((text[i]>=0x20) &&(text[i]<=0x7e))
 80029b8:	7bfb      	ldrb	r3, [r7, #15]
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	4413      	add	r3, r2
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b1f      	cmp	r3, #31
 80029c2:	d928      	bls.n	8002a16 <display_GB2312_string+0x16a>
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	4413      	add	r3, r2
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b7e      	cmp	r3, #126	; 0x7e
 80029ce:	d822      	bhi.n	8002a16 <display_GB2312_string+0x16a>
		{
			fontaddr = (text[i]- 0x20);
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	4413      	add	r3, r2
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	3b20      	subs	r3, #32
 80029da:	461a      	mov	r2, r3
 80029dc:	4b15      	ldr	r3, [pc, #84]	; (8002a34 <display_GB2312_string+0x188>)
 80029de:	601a      	str	r2, [r3, #0]
			fontaddr = (unsigned long)(fontaddr*16);
 80029e0:	4b14      	ldr	r3, [pc, #80]	; (8002a34 <display_GB2312_string+0x188>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	011b      	lsls	r3, r3, #4
 80029e6:	4a13      	ldr	r2, [pc, #76]	; (8002a34 <display_GB2312_string+0x188>)
 80029e8:	6013      	str	r3, [r2, #0]
			fontaddr = (unsigned long)(fontaddr+0x3cf80);
 80029ea:	4b12      	ldr	r3, [pc, #72]	; (8002a34 <display_GB2312_string+0x188>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f503 3373 	add.w	r3, r3, #248832	; 0x3cc00
 80029f2:	f503 7360 	add.w	r3, r3, #896	; 0x380
 80029f6:	4a0f      	ldr	r2, [pc, #60]	; (8002a34 <display_GB2312_string+0x188>)
 80029f8:	6013      	str	r3, [r2, #0]
			get_and_write_8x16(fontaddr,page,column);
 80029fa:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <display_GB2312_string+0x188>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	79ba      	ldrb	r2, [r7, #6]
 8002a00:	79f9      	ldrb	r1, [r7, #7]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff00 	bl	8002808 <get_and_write_8x16>
			i+=1;
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	73fb      	strb	r3, [r7, #15]
			column+=8;
 8002a0e:	79bb      	ldrb	r3, [r7, #6]
 8002a10:	3308      	adds	r3, #8
 8002a12:	71bb      	strb	r3, [r7, #6]
 8002a14:	e002      	b.n	8002a1c <display_GB2312_string+0x170>
		}
		else
		i++;
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	73fb      	strb	r3, [r7, #15]
	while((text[i]>0x00))
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	4413      	add	r3, r2
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f47f af4c 	bne.w	80028c2 <display_GB2312_string+0x16>
	}
}
 8002a2a:	bf00      	nop
 8002a2c:	bf00      	nop
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	200042d4 	.word	0x200042d4

08002a38 <key_reinit>:
uint8_t Key_row[1]={0xff};  							 //

uint8_t num=0;

void key_reinit()
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
	KEY_CLO0_OUT_HIGH;
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	2101      	movs	r1, #1
 8002a40:	4809      	ldr	r0, [pc, #36]	; (8002a68 <key_reinit+0x30>)
 8002a42:	f001 fcd5 	bl	80043f0 <HAL_GPIO_WritePin>
	KEY_CLO1_OUT_HIGH;
 8002a46:	2201      	movs	r2, #1
 8002a48:	2140      	movs	r1, #64	; 0x40
 8002a4a:	4808      	ldr	r0, [pc, #32]	; (8002a6c <key_reinit+0x34>)
 8002a4c:	f001 fcd0 	bl	80043f0 <HAL_GPIO_WritePin>
	KEY_CLO2_OUT_HIGH;
 8002a50:	2201      	movs	r2, #1
 8002a52:	2110      	movs	r1, #16
 8002a54:	4805      	ldr	r0, [pc, #20]	; (8002a6c <key_reinit+0x34>)
 8002a56:	f001 fccb 	bl	80043f0 <HAL_GPIO_WritePin>
	KEY_CLO3_OUT_HIGH;
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	2104      	movs	r1, #4
 8002a5e:	4803      	ldr	r0, [pc, #12]	; (8002a6c <key_reinit+0x34>)
 8002a60:	f001 fcc6 	bl	80043f0 <HAL_GPIO_WritePin>
}
 8002a64:	bf00      	nop
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40021400 	.word	0x40021400
 8002a6c:	40021000 	.word	0x40021000

08002a70 <key_scan>:

uint8_t key_scan()
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
	uint8_t i,keynum=0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	71bb      	strb	r3, [r7, #6]
	if(KEY_ROW0_INPUT_Read == GPIO_PIN_SET)						//1
 8002a7a:	2120      	movs	r1, #32
 8002a7c:	48a3      	ldr	r0, [pc, #652]	; (8002d0c <key_scan+0x29c>)
 8002a7e:	f001 fc9f 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d165      	bne.n	8002b54 <key_scan+0xe4>
	{
		delay_ms(100);									//
 8002a88:	2064      	movs	r0, #100	; 0x64
 8002a8a:	f003 ff8f 	bl	80069ac <delay_ms>
		if(KEY_ROW0_INPUT_Read == GPIO_PIN_SET)					//1
 8002a8e:	2120      	movs	r1, #32
 8002a90:	489e      	ldr	r0, [pc, #632]	; (8002d0c <key_scan+0x29c>)
 8002a92:	f001 fc95 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	f040 81ae 	bne.w	8002dfa <key_scan+0x38a>
			{
				for(i = 1;i <= 4;i++)
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	71fb      	strb	r3, [r7, #7]
 8002aa2:	e053      	b.n	8002b4c <key_scan+0xdc>
				{
					if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d105      	bne.n	8002ab6 <key_scan+0x46>
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2101      	movs	r1, #1
 8002aae:	4897      	ldr	r0, [pc, #604]	; (8002d0c <key_scan+0x29c>)
 8002ab0:	f001 fc9e 	bl	80043f0 <HAL_GPIO_WritePin>
 8002ab4:	e019      	b.n	8002aea <key_scan+0x7a>
					else if(i == 2)	 KEY_CLO1_OUT_LOW;
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d105      	bne.n	8002ac8 <key_scan+0x58>
 8002abc:	2200      	movs	r2, #0
 8002abe:	2140      	movs	r1, #64	; 0x40
 8002ac0:	4893      	ldr	r0, [pc, #588]	; (8002d10 <key_scan+0x2a0>)
 8002ac2:	f001 fc95 	bl	80043f0 <HAL_GPIO_WritePin>
 8002ac6:	e010      	b.n	8002aea <key_scan+0x7a>
					else if(i == 3)	 KEY_CLO2_OUT_LOW;
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	d105      	bne.n	8002ada <key_scan+0x6a>
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2110      	movs	r1, #16
 8002ad2:	488f      	ldr	r0, [pc, #572]	; (8002d10 <key_scan+0x2a0>)
 8002ad4:	f001 fc8c 	bl	80043f0 <HAL_GPIO_WritePin>
 8002ad8:	e007      	b.n	8002aea <key_scan+0x7a>
					else if(i == 4)	 KEY_CLO3_OUT_LOW;
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d104      	bne.n	8002aea <key_scan+0x7a>
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2104      	movs	r1, #4
 8002ae4:	488a      	ldr	r0, [pc, #552]	; (8002d10 <key_scan+0x2a0>)
 8002ae6:	f001 fc83 	bl	80043f0 <HAL_GPIO_WritePin>

					if(KEY_ROW0_INPUT_Read == GPIO_PIN_RESET)
 8002aea:	2120      	movs	r1, #32
 8002aec:	4887      	ldr	r0, [pc, #540]	; (8002d0c <key_scan+0x29c>)
 8002aee:	f001 fc67 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d126      	bne.n	8002b46 <key_scan+0xd6>
					{
						keynum = i;
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	71bb      	strb	r3, [r7, #6]
						if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d105      	bne.n	8002b0e <key_scan+0x9e>
 8002b02:	2201      	movs	r2, #1
 8002b04:	2101      	movs	r1, #1
 8002b06:	4881      	ldr	r0, [pc, #516]	; (8002d0c <key_scan+0x29c>)
 8002b08:	f001 fc72 	bl	80043f0 <HAL_GPIO_WritePin>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
						break;
 8002b0c:	e16e      	b.n	8002dec <key_scan+0x37c>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d105      	bne.n	8002b20 <key_scan+0xb0>
 8002b14:	2201      	movs	r2, #1
 8002b16:	2140      	movs	r1, #64	; 0x40
 8002b18:	487d      	ldr	r0, [pc, #500]	; (8002d10 <key_scan+0x2a0>)
 8002b1a:	f001 fc69 	bl	80043f0 <HAL_GPIO_WritePin>
						break;
 8002b1e:	e165      	b.n	8002dec <key_scan+0x37c>
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d105      	bne.n	8002b32 <key_scan+0xc2>
 8002b26:	2201      	movs	r2, #1
 8002b28:	2110      	movs	r1, #16
 8002b2a:	4879      	ldr	r0, [pc, #484]	; (8002d10 <key_scan+0x2a0>)
 8002b2c:	f001 fc60 	bl	80043f0 <HAL_GPIO_WritePin>
						break;
 8002b30:	e15c      	b.n	8002dec <key_scan+0x37c>
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	f040 8159 	bne.w	8002dec <key_scan+0x37c>
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	2104      	movs	r1, #4
 8002b3e:	4874      	ldr	r0, [pc, #464]	; (8002d10 <key_scan+0x2a0>)
 8002b40:	f001 fc56 	bl	80043f0 <HAL_GPIO_WritePin>
						break;
 8002b44:	e152      	b.n	8002dec <key_scan+0x37c>
				for(i = 1;i <= 4;i++)
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	71fb      	strb	r3, [r7, #7]
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d9a8      	bls.n	8002aa4 <key_scan+0x34>
 8002b52:	e152      	b.n	8002dfa <key_scan+0x38a>
					}
				}
			}
	}
	else if(KEY_ROW1_INPUT_Read == GPIO_PIN_SET)						//2
 8002b54:	2140      	movs	r1, #64	; 0x40
 8002b56:	486d      	ldr	r0, [pc, #436]	; (8002d0c <key_scan+0x29c>)
 8002b58:	f001 fc32 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d166      	bne.n	8002c30 <key_scan+0x1c0>
	{
		delay_ms(100);									//
 8002b62:	2064      	movs	r0, #100	; 0x64
 8002b64:	f003 ff22 	bl	80069ac <delay_ms>
		if(KEY_ROW1_INPUT_Read == GPIO_PIN_SET)					//1
 8002b68:	2140      	movs	r1, #64	; 0x40
 8002b6a:	4868      	ldr	r0, [pc, #416]	; (8002d0c <key_scan+0x29c>)
 8002b6c:	f001 fc28 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	f040 8141 	bne.w	8002dfa <key_scan+0x38a>
			{
				for(i = 1;i <= 4;i++)
 8002b78:	2301      	movs	r3, #1
 8002b7a:	71fb      	strb	r3, [r7, #7]
 8002b7c:	e054      	b.n	8002c28 <key_scan+0x1b8>
				{
					if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d105      	bne.n	8002b90 <key_scan+0x120>
 8002b84:	2200      	movs	r2, #0
 8002b86:	2101      	movs	r1, #1
 8002b88:	4860      	ldr	r0, [pc, #384]	; (8002d0c <key_scan+0x29c>)
 8002b8a:	f001 fc31 	bl	80043f0 <HAL_GPIO_WritePin>
 8002b8e:	e019      	b.n	8002bc4 <key_scan+0x154>
					else if(i == 2)	 KEY_CLO1_OUT_LOW;
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d105      	bne.n	8002ba2 <key_scan+0x132>
 8002b96:	2200      	movs	r2, #0
 8002b98:	2140      	movs	r1, #64	; 0x40
 8002b9a:	485d      	ldr	r0, [pc, #372]	; (8002d10 <key_scan+0x2a0>)
 8002b9c:	f001 fc28 	bl	80043f0 <HAL_GPIO_WritePin>
 8002ba0:	e010      	b.n	8002bc4 <key_scan+0x154>
					else if(i == 3)	 KEY_CLO2_OUT_LOW;
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	2b03      	cmp	r3, #3
 8002ba6:	d105      	bne.n	8002bb4 <key_scan+0x144>
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2110      	movs	r1, #16
 8002bac:	4858      	ldr	r0, [pc, #352]	; (8002d10 <key_scan+0x2a0>)
 8002bae:	f001 fc1f 	bl	80043f0 <HAL_GPIO_WritePin>
 8002bb2:	e007      	b.n	8002bc4 <key_scan+0x154>
					else if(i == 4)	 KEY_CLO3_OUT_LOW;
 8002bb4:	79fb      	ldrb	r3, [r7, #7]
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	d104      	bne.n	8002bc4 <key_scan+0x154>
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2104      	movs	r1, #4
 8002bbe:	4854      	ldr	r0, [pc, #336]	; (8002d10 <key_scan+0x2a0>)
 8002bc0:	f001 fc16 	bl	80043f0 <HAL_GPIO_WritePin>

					if(KEY_ROW1_INPUT_Read == GPIO_PIN_RESET)
 8002bc4:	2140      	movs	r1, #64	; 0x40
 8002bc6:	4851      	ldr	r0, [pc, #324]	; (8002d0c <key_scan+0x29c>)
 8002bc8:	f001 fbfa 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d127      	bne.n	8002c22 <key_scan+0x1b2>
					{
						keynum = 4 + i;
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	71bb      	strb	r3, [r7, #6]
						if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d105      	bne.n	8002bea <key_scan+0x17a>
 8002bde:	2201      	movs	r2, #1
 8002be0:	2101      	movs	r1, #1
 8002be2:	484a      	ldr	r0, [pc, #296]	; (8002d0c <key_scan+0x29c>)
 8002be4:	f001 fc04 	bl	80043f0 <HAL_GPIO_WritePin>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
						break;
 8002be8:	e102      	b.n	8002df0 <key_scan+0x380>
						else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d105      	bne.n	8002bfc <key_scan+0x18c>
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	2140      	movs	r1, #64	; 0x40
 8002bf4:	4846      	ldr	r0, [pc, #280]	; (8002d10 <key_scan+0x2a0>)
 8002bf6:	f001 fbfb 	bl	80043f0 <HAL_GPIO_WritePin>
						break;
 8002bfa:	e0f9      	b.n	8002df0 <key_scan+0x380>
						else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d105      	bne.n	8002c0e <key_scan+0x19e>
 8002c02:	2201      	movs	r2, #1
 8002c04:	2110      	movs	r1, #16
 8002c06:	4842      	ldr	r0, [pc, #264]	; (8002d10 <key_scan+0x2a0>)
 8002c08:	f001 fbf2 	bl	80043f0 <HAL_GPIO_WritePin>
						break;
 8002c0c:	e0f0      	b.n	8002df0 <key_scan+0x380>
						else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	2b04      	cmp	r3, #4
 8002c12:	f040 80ed 	bne.w	8002df0 <key_scan+0x380>
 8002c16:	2201      	movs	r2, #1
 8002c18:	2104      	movs	r1, #4
 8002c1a:	483d      	ldr	r0, [pc, #244]	; (8002d10 <key_scan+0x2a0>)
 8002c1c:	f001 fbe8 	bl	80043f0 <HAL_GPIO_WritePin>
						break;
 8002c20:	e0e6      	b.n	8002df0 <key_scan+0x380>
				for(i = 1;i <= 4;i++)
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	3301      	adds	r3, #1
 8002c26:	71fb      	strb	r3, [r7, #7]
 8002c28:	79fb      	ldrb	r3, [r7, #7]
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	d9a7      	bls.n	8002b7e <key_scan+0x10e>
 8002c2e:	e0e4      	b.n	8002dfa <key_scan+0x38a>
					}
				}
			}
		}

	else if(KEY_ROW2_INPUT_Read == GPIO_PIN_SET)						//3
 8002c30:	2110      	movs	r1, #16
 8002c32:	4836      	ldr	r0, [pc, #216]	; (8002d0c <key_scan+0x29c>)
 8002c34:	f001 fbc4 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d16a      	bne.n	8002d14 <key_scan+0x2a4>
	{
		delay_ms(100);									//
 8002c3e:	2064      	movs	r0, #100	; 0x64
 8002c40:	f003 feb4 	bl	80069ac <delay_ms>
		if(KEY_ROW2_INPUT_Read == GPIO_PIN_SET)					//1
 8002c44:	2110      	movs	r1, #16
 8002c46:	4831      	ldr	r0, [pc, #196]	; (8002d0c <key_scan+0x29c>)
 8002c48:	f001 fbba 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	f040 80d3 	bne.w	8002dfa <key_scan+0x38a>
		{
			for(i = 1;i <= 4;i++)
 8002c54:	2301      	movs	r3, #1
 8002c56:	71fb      	strb	r3, [r7, #7]
 8002c58:	e054      	b.n	8002d04 <key_scan+0x294>
			{
				if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d105      	bne.n	8002c6c <key_scan+0x1fc>
 8002c60:	2200      	movs	r2, #0
 8002c62:	2101      	movs	r1, #1
 8002c64:	4829      	ldr	r0, [pc, #164]	; (8002d0c <key_scan+0x29c>)
 8002c66:	f001 fbc3 	bl	80043f0 <HAL_GPIO_WritePin>
 8002c6a:	e019      	b.n	8002ca0 <key_scan+0x230>
				else if(i == 2)	 KEY_CLO1_OUT_LOW;
 8002c6c:	79fb      	ldrb	r3, [r7, #7]
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d105      	bne.n	8002c7e <key_scan+0x20e>
 8002c72:	2200      	movs	r2, #0
 8002c74:	2140      	movs	r1, #64	; 0x40
 8002c76:	4826      	ldr	r0, [pc, #152]	; (8002d10 <key_scan+0x2a0>)
 8002c78:	f001 fbba 	bl	80043f0 <HAL_GPIO_WritePin>
 8002c7c:	e010      	b.n	8002ca0 <key_scan+0x230>
				else if(i == 3)	 KEY_CLO2_OUT_LOW;
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d105      	bne.n	8002c90 <key_scan+0x220>
 8002c84:	2200      	movs	r2, #0
 8002c86:	2110      	movs	r1, #16
 8002c88:	4821      	ldr	r0, [pc, #132]	; (8002d10 <key_scan+0x2a0>)
 8002c8a:	f001 fbb1 	bl	80043f0 <HAL_GPIO_WritePin>
 8002c8e:	e007      	b.n	8002ca0 <key_scan+0x230>
				else if(i == 4)	 KEY_CLO3_OUT_LOW;
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d104      	bne.n	8002ca0 <key_scan+0x230>
 8002c96:	2200      	movs	r2, #0
 8002c98:	2104      	movs	r1, #4
 8002c9a:	481d      	ldr	r0, [pc, #116]	; (8002d10 <key_scan+0x2a0>)
 8002c9c:	f001 fba8 	bl	80043f0 <HAL_GPIO_WritePin>

				if(KEY_ROW2_INPUT_Read == GPIO_PIN_RESET)
 8002ca0:	2110      	movs	r1, #16
 8002ca2:	481a      	ldr	r0, [pc, #104]	; (8002d0c <key_scan+0x29c>)
 8002ca4:	f001 fb8c 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d127      	bne.n	8002cfe <key_scan+0x28e>
				{
					keynum = 8 + i;
 8002cae:	79fb      	ldrb	r3, [r7, #7]
 8002cb0:	3308      	adds	r3, #8
 8002cb2:	71bb      	strb	r3, [r7, #6]
					if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d105      	bne.n	8002cc6 <key_scan+0x256>
 8002cba:	2201      	movs	r2, #1
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	4813      	ldr	r0, [pc, #76]	; (8002d0c <key_scan+0x29c>)
 8002cc0:	f001 fb96 	bl	80043f0 <HAL_GPIO_WritePin>
					else if(i == 2)	 KEY_CLO1_OUT_HIGH;
					else if(i == 3)	 KEY_CLO2_OUT_HIGH;
					else if(i == 4)	 KEY_CLO3_OUT_HIGH;
					break;
 8002cc4:	e096      	b.n	8002df4 <key_scan+0x384>
					else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 8002cc6:	79fb      	ldrb	r3, [r7, #7]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d105      	bne.n	8002cd8 <key_scan+0x268>
 8002ccc:	2201      	movs	r2, #1
 8002cce:	2140      	movs	r1, #64	; 0x40
 8002cd0:	480f      	ldr	r0, [pc, #60]	; (8002d10 <key_scan+0x2a0>)
 8002cd2:	f001 fb8d 	bl	80043f0 <HAL_GPIO_WritePin>
					break;
 8002cd6:	e08d      	b.n	8002df4 <key_scan+0x384>
					else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	d105      	bne.n	8002cea <key_scan+0x27a>
 8002cde:	2201      	movs	r2, #1
 8002ce0:	2110      	movs	r1, #16
 8002ce2:	480b      	ldr	r0, [pc, #44]	; (8002d10 <key_scan+0x2a0>)
 8002ce4:	f001 fb84 	bl	80043f0 <HAL_GPIO_WritePin>
					break;
 8002ce8:	e084      	b.n	8002df4 <key_scan+0x384>
					else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	f040 8081 	bne.w	8002df4 <key_scan+0x384>
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	2104      	movs	r1, #4
 8002cf6:	4806      	ldr	r0, [pc, #24]	; (8002d10 <key_scan+0x2a0>)
 8002cf8:	f001 fb7a 	bl	80043f0 <HAL_GPIO_WritePin>
					break;
 8002cfc:	e07a      	b.n	8002df4 <key_scan+0x384>
			for(i = 1;i <= 4;i++)
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	3301      	adds	r3, #1
 8002d02:	71fb      	strb	r3, [r7, #7]
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d9a7      	bls.n	8002c5a <key_scan+0x1ea>
 8002d0a:	e076      	b.n	8002dfa <key_scan+0x38a>
 8002d0c:	40021400 	.word	0x40021400
 8002d10:	40021000 	.word	0x40021000
				}
			}
		}
	}
	else if(KEY_ROW3_INPUT_Read == GPIO_PIN_SET)						//4
 8002d14:	2104      	movs	r1, #4
 8002d16:	483c      	ldr	r0, [pc, #240]	; (8002e08 <key_scan+0x398>)
 8002d18:	f001 fb52 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d16b      	bne.n	8002dfa <key_scan+0x38a>
		{
			delay_ms(100);									//
 8002d22:	2064      	movs	r0, #100	; 0x64
 8002d24:	f003 fe42 	bl	80069ac <delay_ms>
			if(KEY_ROW3_INPUT_Read == GPIO_PIN_SET)					//1
 8002d28:	2104      	movs	r1, #4
 8002d2a:	4837      	ldr	r0, [pc, #220]	; (8002e08 <key_scan+0x398>)
 8002d2c:	f001 fb48 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d161      	bne.n	8002dfa <key_scan+0x38a>
			{
				for(i = 1;i <= 4;i++)
 8002d36:	2301      	movs	r3, #1
 8002d38:	71fb      	strb	r3, [r7, #7]
 8002d3a:	e053      	b.n	8002de4 <key_scan+0x374>
				{
					if(i == 1)	     KEY_CLO0_OUT_LOW;	//
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d105      	bne.n	8002d4e <key_scan+0x2de>
 8002d42:	2200      	movs	r2, #0
 8002d44:	2101      	movs	r1, #1
 8002d46:	4830      	ldr	r0, [pc, #192]	; (8002e08 <key_scan+0x398>)
 8002d48:	f001 fb52 	bl	80043f0 <HAL_GPIO_WritePin>
 8002d4c:	e019      	b.n	8002d82 <key_scan+0x312>
					else if(i == 2)	 KEY_CLO1_OUT_LOW;
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d105      	bne.n	8002d60 <key_scan+0x2f0>
 8002d54:	2200      	movs	r2, #0
 8002d56:	2140      	movs	r1, #64	; 0x40
 8002d58:	482c      	ldr	r0, [pc, #176]	; (8002e0c <key_scan+0x39c>)
 8002d5a:	f001 fb49 	bl	80043f0 <HAL_GPIO_WritePin>
 8002d5e:	e010      	b.n	8002d82 <key_scan+0x312>
					else if(i == 3)	 KEY_CLO2_OUT_LOW;
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d105      	bne.n	8002d72 <key_scan+0x302>
 8002d66:	2200      	movs	r2, #0
 8002d68:	2110      	movs	r1, #16
 8002d6a:	4828      	ldr	r0, [pc, #160]	; (8002e0c <key_scan+0x39c>)
 8002d6c:	f001 fb40 	bl	80043f0 <HAL_GPIO_WritePin>
 8002d70:	e007      	b.n	8002d82 <key_scan+0x312>
					else if(i == 4)	 KEY_CLO3_OUT_LOW;
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d104      	bne.n	8002d82 <key_scan+0x312>
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2104      	movs	r1, #4
 8002d7c:	4823      	ldr	r0, [pc, #140]	; (8002e0c <key_scan+0x39c>)
 8002d7e:	f001 fb37 	bl	80043f0 <HAL_GPIO_WritePin>

					if(KEY_ROW3_INPUT_Read == GPIO_PIN_RESET)
 8002d82:	2104      	movs	r1, #4
 8002d84:	4820      	ldr	r0, [pc, #128]	; (8002e08 <key_scan+0x398>)
 8002d86:	f001 fb1b 	bl	80043c0 <HAL_GPIO_ReadPin>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d126      	bne.n	8002dde <key_scan+0x36e>
						{
							keynum = 12 + i;
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	330c      	adds	r3, #12
 8002d94:	71bb      	strb	r3, [r7, #6]
							if(i == 1)	     KEY_CLO0_OUT_HIGH;	//
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d105      	bne.n	8002da8 <key_scan+0x338>
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	2101      	movs	r1, #1
 8002da0:	4819      	ldr	r0, [pc, #100]	; (8002e08 <key_scan+0x398>)
 8002da2:	f001 fb25 	bl	80043f0 <HAL_GPIO_WritePin>
							else if(i == 2)	 KEY_CLO1_OUT_HIGH;
							else if(i == 3)	 KEY_CLO2_OUT_HIGH;
							else if(i == 4)	 KEY_CLO3_OUT_HIGH;
							break;
 8002da6:	e027      	b.n	8002df8 <key_scan+0x388>
							else if(i == 2)	 KEY_CLO1_OUT_HIGH;
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d105      	bne.n	8002dba <key_scan+0x34a>
 8002dae:	2201      	movs	r2, #1
 8002db0:	2140      	movs	r1, #64	; 0x40
 8002db2:	4816      	ldr	r0, [pc, #88]	; (8002e0c <key_scan+0x39c>)
 8002db4:	f001 fb1c 	bl	80043f0 <HAL_GPIO_WritePin>
							break;
 8002db8:	e01e      	b.n	8002df8 <key_scan+0x388>
							else if(i == 3)	 KEY_CLO2_OUT_HIGH;
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d105      	bne.n	8002dcc <key_scan+0x35c>
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	2110      	movs	r1, #16
 8002dc4:	4811      	ldr	r0, [pc, #68]	; (8002e0c <key_scan+0x39c>)
 8002dc6:	f001 fb13 	bl	80043f0 <HAL_GPIO_WritePin>
							break;
 8002dca:	e015      	b.n	8002df8 <key_scan+0x388>
							else if(i == 4)	 KEY_CLO3_OUT_HIGH;
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d112      	bne.n	8002df8 <key_scan+0x388>
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	2104      	movs	r1, #4
 8002dd6:	480d      	ldr	r0, [pc, #52]	; (8002e0c <key_scan+0x39c>)
 8002dd8:	f001 fb0a 	bl	80043f0 <HAL_GPIO_WritePin>
							break;
 8002ddc:	e00c      	b.n	8002df8 <key_scan+0x388>
				for(i = 1;i <= 4;i++)
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	3301      	adds	r3, #1
 8002de2:	71fb      	strb	r3, [r7, #7]
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d9a8      	bls.n	8002d3c <key_scan+0x2cc>
 8002dea:	e006      	b.n	8002dfa <key_scan+0x38a>
						break;
 8002dec:	bf00      	nop
 8002dee:	e004      	b.n	8002dfa <key_scan+0x38a>
						break;
 8002df0:	bf00      	nop
 8002df2:	e002      	b.n	8002dfa <key_scan+0x38a>
					break;
 8002df4:	bf00      	nop
 8002df6:	e000      	b.n	8002dfa <key_scan+0x38a>
							break;
 8002df8:	bf00      	nop
						}
				}
			}
		}

	key_reinit();//
 8002dfa:	f7ff fe1d 	bl	8002a38 <key_reinit>
//	if(keynum != 0)
//		{
//			num=keynum;
//		}

	return keynum;
 8002dfe:	79bb      	ldrb	r3, [r7, #6]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40021400 	.word	0x40021400
 8002e0c:	40021000 	.word	0x40021000

08002e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e14:	4b0e      	ldr	r3, [pc, #56]	; (8002e50 <HAL_Init+0x40>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a0d      	ldr	r2, [pc, #52]	; (8002e50 <HAL_Init+0x40>)
 8002e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e20:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <HAL_Init+0x40>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a0a      	ldr	r2, [pc, #40]	; (8002e50 <HAL_Init+0x40>)
 8002e26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e2c:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <HAL_Init+0x40>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a07      	ldr	r2, [pc, #28]	; (8002e50 <HAL_Init+0x40>)
 8002e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e38:	2003      	movs	r0, #3
 8002e3a:	f000 fd57 	bl	80038ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e3e:	200f      	movs	r0, #15
 8002e40:	f000 f808 	bl	8002e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e44:	f7fe fe92 	bl	8001b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40023c00 	.word	0x40023c00

08002e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e5c:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_InitTick+0x54>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4b12      	ldr	r3, [pc, #72]	; (8002eac <HAL_InitTick+0x58>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	4619      	mov	r1, r3
 8002e66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fd6f 	bl	8003956 <HAL_SYSTICK_Config>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e00e      	b.n	8002ea0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b0f      	cmp	r3, #15
 8002e86:	d80a      	bhi.n	8002e9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e88:	2200      	movs	r2, #0
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e90:	f000 fd37 	bl	8003902 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e94:	4a06      	ldr	r2, [pc, #24]	; (8002eb0 <HAL_InitTick+0x5c>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e000      	b.n	8002ea0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	20000008 	.word	0x20000008
 8002eac:	20000010 	.word	0x20000010
 8002eb0:	2000000c 	.word	0x2000000c

08002eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eb8:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <HAL_IncTick+0x20>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <HAL_IncTick+0x24>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <HAL_IncTick+0x24>)
 8002ec6:	6013      	str	r3, [r2, #0]
}
 8002ec8:	bf00      	nop
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	20000010 	.word	0x20000010
 8002ed8:	200042d8 	.word	0x200042d8

08002edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  return uwTick;
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <HAL_GetTick+0x14>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	200042d8 	.word	0x200042d8

08002ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002efc:	f7ff ffee 	bl	8002edc <HAL_GetTick>
 8002f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0c:	d005      	beq.n	8002f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <HAL_Delay+0x44>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	461a      	mov	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4413      	add	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f1a:	bf00      	nop
 8002f1c:	f7ff ffde 	bl	8002edc <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d8f7      	bhi.n	8002f1c <HAL_Delay+0x28>
  {
  }
}
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	20000010 	.word	0x20000010

08002f3c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e033      	b.n	8002fba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d109      	bne.n	8002f6e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7fe f848 	bl	8000ff0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	f003 0310 	and.w	r3, r3, #16
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d118      	bne.n	8002fac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f82:	f023 0302 	bic.w	r3, r3, #2
 8002f86:	f043 0202 	orr.w	r2, r3, #2
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 fa5e 	bl	8003450 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f023 0303 	bic.w	r3, r3, #3
 8002fa2:	f043 0201 	orr.w	r2, r3, #1
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	641a      	str	r2, [r3, #64]	; 0x40
 8002faa:	e001      	b.n	8002fb0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_ADC_Start_DMA+0x1e>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e0e9      	b.n	80031b6 <HAL_ADC_Start_DMA+0x1f2>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d018      	beq.n	800302a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003008:	4b6d      	ldr	r3, [pc, #436]	; (80031c0 <HAL_ADC_Start_DMA+0x1fc>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a6d      	ldr	r2, [pc, #436]	; (80031c4 <HAL_ADC_Start_DMA+0x200>)
 800300e:	fba2 2303 	umull	r2, r3, r2, r3
 8003012:	0c9a      	lsrs	r2, r3, #18
 8003014:	4613      	mov	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4413      	add	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800301c:	e002      	b.n	8003024 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	3b01      	subs	r3, #1
 8003022:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f9      	bne.n	800301e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003038:	d107      	bne.n	800304a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003048:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b01      	cmp	r3, #1
 8003056:	f040 80a1 	bne.w	800319c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003078:	2b00      	cmp	r3, #0
 800307a:	d007      	beq.n	800308c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003084:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003098:	d106      	bne.n	80030a8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309e:	f023 0206 	bic.w	r2, r3, #6
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	645a      	str	r2, [r3, #68]	; 0x44
 80030a6:	e002      	b.n	80030ae <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030b6:	4b44      	ldr	r3, [pc, #272]	; (80031c8 <HAL_ADC_Start_DMA+0x204>)
 80030b8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030be:	4a43      	ldr	r2, [pc, #268]	; (80031cc <HAL_ADC_Start_DMA+0x208>)
 80030c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c6:	4a42      	ldr	r2, [pc, #264]	; (80031d0 <HAL_ADC_Start_DMA+0x20c>)
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ce:	4a41      	ldr	r2, [pc, #260]	; (80031d4 <HAL_ADC_Start_DMA+0x210>)
 80030d0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80030da:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80030ea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030fa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	334c      	adds	r3, #76	; 0x4c
 8003106:	4619      	mov	r1, r3
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f000 fcfa 	bl	8003b04 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 031f 	and.w	r3, r3, #31
 8003118:	2b00      	cmp	r3, #0
 800311a:	d12a      	bne.n	8003172 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a2d      	ldr	r2, [pc, #180]	; (80031d8 <HAL_ADC_Start_DMA+0x214>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d015      	beq.n	8003152 <HAL_ADC_Start_DMA+0x18e>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a2c      	ldr	r2, [pc, #176]	; (80031dc <HAL_ADC_Start_DMA+0x218>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d105      	bne.n	800313c <HAL_ADC_Start_DMA+0x178>
 8003130:	4b25      	ldr	r3, [pc, #148]	; (80031c8 <HAL_ADC_Start_DMA+0x204>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f003 031f 	and.w	r3, r3, #31
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00a      	beq.n	8003152 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a27      	ldr	r2, [pc, #156]	; (80031e0 <HAL_ADC_Start_DMA+0x21c>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d136      	bne.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
 8003146:	4b20      	ldr	r3, [pc, #128]	; (80031c8 <HAL_ADC_Start_DMA+0x204>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d130      	bne.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d129      	bne.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800316e:	609a      	str	r2, [r3, #8]
 8003170:	e020      	b.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a18      	ldr	r2, [pc, #96]	; (80031d8 <HAL_ADC_Start_DMA+0x214>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d11b      	bne.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d114      	bne.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003198:	609a      	str	r2, [r3, #8]
 800319a:	e00b      	b.n	80031b4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f043 0210 	orr.w	r2, r3, #16
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ac:	f043 0201 	orr.w	r2, r3, #1
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	20000008 	.word	0x20000008
 80031c4:	431bde83 	.word	0x431bde83
 80031c8:	40012300 	.word	0x40012300
 80031cc:	08003649 	.word	0x08003649
 80031d0:	08003703 	.word	0x08003703
 80031d4:	0800371f 	.word	0x0800371f
 80031d8:	40012000 	.word	0x40012000
 80031dc:	40012100 	.word	0x40012100
 80031e0:	40012200 	.word	0x40012200

080031e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <HAL_ADC_ConfigChannel+0x1c>
 8003224:	2302      	movs	r3, #2
 8003226:	e105      	b.n	8003434 <HAL_ADC_ConfigChannel+0x228>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2b09      	cmp	r3, #9
 8003236:	d925      	bls.n	8003284 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68d9      	ldr	r1, [r3, #12]
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	b29b      	uxth	r3, r3
 8003244:	461a      	mov	r2, r3
 8003246:	4613      	mov	r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4413      	add	r3, r2
 800324c:	3b1e      	subs	r3, #30
 800324e:	2207      	movs	r2, #7
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43da      	mvns	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	400a      	ands	r2, r1
 800325c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68d9      	ldr	r1, [r3, #12]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	b29b      	uxth	r3, r3
 800326e:	4618      	mov	r0, r3
 8003270:	4603      	mov	r3, r0
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	4403      	add	r3, r0
 8003276:	3b1e      	subs	r3, #30
 8003278:	409a      	lsls	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	430a      	orrs	r2, r1
 8003280:	60da      	str	r2, [r3, #12]
 8003282:	e022      	b.n	80032ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6919      	ldr	r1, [r3, #16]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	b29b      	uxth	r3, r3
 8003290:	461a      	mov	r2, r3
 8003292:	4613      	mov	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	4413      	add	r3, r2
 8003298:	2207      	movs	r2, #7
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43da      	mvns	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	400a      	ands	r2, r1
 80032a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6919      	ldr	r1, [r3, #16]
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	4618      	mov	r0, r3
 80032ba:	4603      	mov	r3, r0
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	4403      	add	r3, r0
 80032c0:	409a      	lsls	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b06      	cmp	r3, #6
 80032d0:	d824      	bhi.n	800331c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	3b05      	subs	r3, #5
 80032e4:	221f      	movs	r2, #31
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43da      	mvns	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	400a      	ands	r2, r1
 80032f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	4618      	mov	r0, r3
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	3b05      	subs	r3, #5
 800330e:	fa00 f203 	lsl.w	r2, r0, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	635a      	str	r2, [r3, #52]	; 0x34
 800331a:	e04c      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b0c      	cmp	r3, #12
 8003322:	d824      	bhi.n	800336e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	3b23      	subs	r3, #35	; 0x23
 8003336:	221f      	movs	r2, #31
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	43da      	mvns	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	400a      	ands	r2, r1
 8003344:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	b29b      	uxth	r3, r3
 8003352:	4618      	mov	r0, r3
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	4613      	mov	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	3b23      	subs	r3, #35	; 0x23
 8003360:	fa00 f203 	lsl.w	r2, r0, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
 800336c:	e023      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	3b41      	subs	r3, #65	; 0x41
 8003380:	221f      	movs	r2, #31
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43da      	mvns	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	400a      	ands	r2, r1
 800338e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	4618      	mov	r0, r3
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	3b41      	subs	r3, #65	; 0x41
 80033aa:	fa00 f203 	lsl.w	r2, r0, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033b6:	4b22      	ldr	r3, [pc, #136]	; (8003440 <HAL_ADC_ConfigChannel+0x234>)
 80033b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a21      	ldr	r2, [pc, #132]	; (8003444 <HAL_ADC_ConfigChannel+0x238>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d109      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x1cc>
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b12      	cmp	r3, #18
 80033ca:	d105      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a19      	ldr	r2, [pc, #100]	; (8003444 <HAL_ADC_ConfigChannel+0x238>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d123      	bne.n	800342a <HAL_ADC_ConfigChannel+0x21e>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b10      	cmp	r3, #16
 80033e8:	d003      	beq.n	80033f2 <HAL_ADC_ConfigChannel+0x1e6>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2b11      	cmp	r3, #17
 80033f0:	d11b      	bne.n	800342a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b10      	cmp	r3, #16
 8003404:	d111      	bne.n	800342a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003406:	4b10      	ldr	r3, [pc, #64]	; (8003448 <HAL_ADC_ConfigChannel+0x23c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a10      	ldr	r2, [pc, #64]	; (800344c <HAL_ADC_ConfigChannel+0x240>)
 800340c:	fba2 2303 	umull	r2, r3, r2, r3
 8003410:	0c9a      	lsrs	r2, r3, #18
 8003412:	4613      	mov	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4413      	add	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800341c:	e002      	b.n	8003424 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	3b01      	subs	r3, #1
 8003422:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1f9      	bne.n	800341e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	40012300 	.word	0x40012300
 8003444:	40012000 	.word	0x40012000
 8003448:	20000008 	.word	0x20000008
 800344c:	431bde83 	.word	0x431bde83

08003450 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003458:	4b79      	ldr	r3, [pc, #484]	; (8003640 <ADC_Init+0x1f0>)
 800345a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	431a      	orrs	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003484:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6859      	ldr	r1, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	021a      	lsls	r2, r3, #8
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6859      	ldr	r1, [r3, #4]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6899      	ldr	r1, [r3, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e2:	4a58      	ldr	r2, [pc, #352]	; (8003644 <ADC_Init+0x1f4>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d022      	beq.n	800352e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6899      	ldr	r1, [r3, #8]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003518:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6899      	ldr	r1, [r3, #8]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	430a      	orrs	r2, r1
 800352a:	609a      	str	r2, [r3, #8]
 800352c:	e00f      	b.n	800354e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800353c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800354c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 0202 	bic.w	r2, r2, #2
 800355c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6899      	ldr	r1, [r3, #8]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	7e1b      	ldrb	r3, [r3, #24]
 8003568:	005a      	lsls	r2, r3, #1
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d01b      	beq.n	80035b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800358a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800359a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	3b01      	subs	r3, #1
 80035a8:	035a      	lsls	r2, r3, #13
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	605a      	str	r2, [r3, #4]
 80035b2:	e007      	b.n	80035c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80035d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	3b01      	subs	r3, #1
 80035e0:	051a      	lsls	r2, r3, #20
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80035f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6899      	ldr	r1, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003606:	025a      	lsls	r2, r3, #9
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800361e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6899      	ldr	r1, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	029a      	lsls	r2, r3, #10
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	609a      	str	r2, [r3, #8]
}
 8003634:	bf00      	nop
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr
 8003640:	40012300 	.word	0x40012300
 8003644:	0f000001 	.word	0x0f000001

08003648 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003654:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800365e:	2b00      	cmp	r3, #0
 8003660:	d13c      	bne.n	80036dc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d12b      	bne.n	80036d4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003680:	2b00      	cmp	r3, #0
 8003682:	d127      	bne.n	80036d4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800368e:	2b00      	cmp	r3, #0
 8003690:	d006      	beq.n	80036a0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800369c:	2b00      	cmp	r3, #0
 800369e:	d119      	bne.n	80036d4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0220 	bic.w	r2, r2, #32
 80036ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d105      	bne.n	80036d4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	f043 0201 	orr.w	r2, r3, #1
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f7fd fe4b 	bl	8001370 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80036da:	e00e      	b.n	80036fa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f7ff fd85 	bl	80031f8 <HAL_ADC_ErrorCallback>
}
 80036ee:	e004      	b.n	80036fa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	4798      	blx	r3
}
 80036fa:	bf00      	nop
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f7ff fd67 	bl	80031e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800372a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2240      	movs	r2, #64	; 0x40
 8003730:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	f043 0204 	orr.w	r2, r3, #4
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f7ff fd5a 	bl	80031f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003744:	bf00      	nop
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800375c:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <__NVIC_SetPriorityGrouping+0x44>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003768:	4013      	ands	r3, r2
 800376a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003774:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800377c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800377e:	4a04      	ldr	r2, [pc, #16]	; (8003790 <__NVIC_SetPriorityGrouping+0x44>)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	60d3      	str	r3, [r2, #12]
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	e000ed00 	.word	0xe000ed00

08003794 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003798:	4b04      	ldr	r3, [pc, #16]	; (80037ac <__NVIC_GetPriorityGrouping+0x18>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	0a1b      	lsrs	r3, r3, #8
 800379e:	f003 0307 	and.w	r3, r3, #7
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	e000ed00 	.word	0xe000ed00

080037b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	db0b      	blt.n	80037da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037c2:	79fb      	ldrb	r3, [r7, #7]
 80037c4:	f003 021f 	and.w	r2, r3, #31
 80037c8:	4907      	ldr	r1, [pc, #28]	; (80037e8 <__NVIC_EnableIRQ+0x38>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	095b      	lsrs	r3, r3, #5
 80037d0:	2001      	movs	r0, #1
 80037d2:	fa00 f202 	lsl.w	r2, r0, r2
 80037d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	e000e100 	.word	0xe000e100

080037ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	4603      	mov	r3, r0
 80037f4:	6039      	str	r1, [r7, #0]
 80037f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	db0a      	blt.n	8003816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	b2da      	uxtb	r2, r3
 8003804:	490c      	ldr	r1, [pc, #48]	; (8003838 <__NVIC_SetPriority+0x4c>)
 8003806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380a:	0112      	lsls	r2, r2, #4
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	440b      	add	r3, r1
 8003810:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003814:	e00a      	b.n	800382c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	b2da      	uxtb	r2, r3
 800381a:	4908      	ldr	r1, [pc, #32]	; (800383c <__NVIC_SetPriority+0x50>)
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	3b04      	subs	r3, #4
 8003824:	0112      	lsls	r2, r2, #4
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	440b      	add	r3, r1
 800382a:	761a      	strb	r2, [r3, #24]
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	e000e100 	.word	0xe000e100
 800383c:	e000ed00 	.word	0xe000ed00

08003840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003840:	b480      	push	{r7}
 8003842:	b089      	sub	sp, #36	; 0x24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	f1c3 0307 	rsb	r3, r3, #7
 800385a:	2b04      	cmp	r3, #4
 800385c:	bf28      	it	cs
 800385e:	2304      	movcs	r3, #4
 8003860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3304      	adds	r3, #4
 8003866:	2b06      	cmp	r3, #6
 8003868:	d902      	bls.n	8003870 <NVIC_EncodePriority+0x30>
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	3b03      	subs	r3, #3
 800386e:	e000      	b.n	8003872 <NVIC_EncodePriority+0x32>
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003874:	f04f 32ff 	mov.w	r2, #4294967295
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	43da      	mvns	r2, r3
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	401a      	ands	r2, r3
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003888:	f04f 31ff 	mov.w	r1, #4294967295
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	fa01 f303 	lsl.w	r3, r1, r3
 8003892:	43d9      	mvns	r1, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003898:	4313      	orrs	r3, r2
         );
}
 800389a:	4618      	mov	r0, r3
 800389c:	3724      	adds	r7, #36	; 0x24
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
	...

080038a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038b8:	d301      	bcc.n	80038be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ba:	2301      	movs	r3, #1
 80038bc:	e00f      	b.n	80038de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038be:	4a0a      	ldr	r2, [pc, #40]	; (80038e8 <SysTick_Config+0x40>)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3b01      	subs	r3, #1
 80038c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038c6:	210f      	movs	r1, #15
 80038c8:	f04f 30ff 	mov.w	r0, #4294967295
 80038cc:	f7ff ff8e 	bl	80037ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038d0:	4b05      	ldr	r3, [pc, #20]	; (80038e8 <SysTick_Config+0x40>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038d6:	4b04      	ldr	r3, [pc, #16]	; (80038e8 <SysTick_Config+0x40>)
 80038d8:	2207      	movs	r2, #7
 80038da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	e000e010 	.word	0xe000e010

080038ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f7ff ff29 	bl	800374c <__NVIC_SetPriorityGrouping>
}
 80038fa:	bf00      	nop
 80038fc:	3708      	adds	r7, #8
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003902:	b580      	push	{r7, lr}
 8003904:	b086      	sub	sp, #24
 8003906:	af00      	add	r7, sp, #0
 8003908:	4603      	mov	r3, r0
 800390a:	60b9      	str	r1, [r7, #8]
 800390c:	607a      	str	r2, [r7, #4]
 800390e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003914:	f7ff ff3e 	bl	8003794 <__NVIC_GetPriorityGrouping>
 8003918:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	68b9      	ldr	r1, [r7, #8]
 800391e:	6978      	ldr	r0, [r7, #20]
 8003920:	f7ff ff8e 	bl	8003840 <NVIC_EncodePriority>
 8003924:	4602      	mov	r2, r0
 8003926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800392a:	4611      	mov	r1, r2
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff ff5d 	bl	80037ec <__NVIC_SetPriority>
}
 8003932:	bf00      	nop
 8003934:	3718      	adds	r7, #24
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b082      	sub	sp, #8
 800393e:	af00      	add	r7, sp, #0
 8003940:	4603      	mov	r3, r0
 8003942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff ff31 	bl	80037b0 <__NVIC_EnableIRQ>
}
 800394e:	bf00      	nop
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b082      	sub	sp, #8
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7ff ffa2 	bl	80038a8 <SysTick_Config>
 8003964:	4603      	mov	r3, r0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b04      	cmp	r3, #4
 800397c:	d106      	bne.n	800398c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800397e:	4b09      	ldr	r3, [pc, #36]	; (80039a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a08      	ldr	r2, [pc, #32]	; (80039a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003984:	f043 0304 	orr.w	r3, r3, #4
 8003988:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800398a:	e005      	b.n	8003998 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800398c:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a04      	ldr	r2, [pc, #16]	; (80039a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003992:	f023 0304 	bic.w	r3, r3, #4
 8003996:	6013      	str	r3, [r2, #0]
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	e000e010 	.word	0xe000e010

080039a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039b4:	f7ff fa92 	bl	8002edc <HAL_GetTick>
 80039b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e099      	b.n	8003af8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0201 	bic.w	r2, r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039e4:	e00f      	b.n	8003a06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039e6:	f7ff fa79 	bl	8002edc <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b05      	cmp	r3, #5
 80039f2:	d908      	bls.n	8003a06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2203      	movs	r2, #3
 80039fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e078      	b.n	8003af8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1e8      	bne.n	80039e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	4b38      	ldr	r3, [pc, #224]	; (8003b00 <HAL_DMA_Init+0x158>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d107      	bne.n	8003a70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	f023 0307 	bic.w	r3, r3, #7
 8003a86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d117      	bne.n	8003aca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00e      	beq.n	8003aca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fa6f 	bl	8003f90 <DMA_CheckFifoParam>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d008      	beq.n	8003aca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2240      	movs	r2, #64	; 0x40
 8003abc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e016      	b.n	8003af8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 fa26 	bl	8003f24 <DMA_CalcBaseAndBitshift>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae0:	223f      	movs	r2, #63	; 0x3f
 8003ae2:	409a      	lsls	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	f010803f 	.word	0xf010803f

08003b04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d101      	bne.n	8003b2a <HAL_DMA_Start_IT+0x26>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e040      	b.n	8003bac <HAL_DMA_Start_IT+0xa8>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d12f      	bne.n	8003b9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2202      	movs	r2, #2
 8003b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 f9b8 	bl	8003ec8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	223f      	movs	r2, #63	; 0x3f
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0216 	orr.w	r2, r2, #22
 8003b72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d007      	beq.n	8003b8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0208 	orr.w	r2, r2, #8
 8003b8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	e005      	b.n	8003baa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bc0:	4b8e      	ldr	r3, [pc, #568]	; (8003dfc <HAL_DMA_IRQHandler+0x248>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a8e      	ldr	r2, [pc, #568]	; (8003e00 <HAL_DMA_IRQHandler+0x24c>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	0a9b      	lsrs	r3, r3, #10
 8003bcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bde:	2208      	movs	r2, #8
 8003be0:	409a      	lsls	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4013      	ands	r3, r2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d01a      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d013      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f022 0204 	bic.w	r2, r2, #4
 8003c06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0c:	2208      	movs	r2, #8
 8003c0e:	409a      	lsls	r2, r3
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c18:	f043 0201 	orr.w	r2, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c24:	2201      	movs	r2, #1
 8003c26:	409a      	lsls	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d012      	beq.n	8003c56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00b      	beq.n	8003c56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c42:	2201      	movs	r2, #1
 8003c44:	409a      	lsls	r2, r3
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c4e:	f043 0202 	orr.w	r2, r3, #2
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c5a:	2204      	movs	r2, #4
 8003c5c:	409a      	lsls	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	4013      	ands	r3, r2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d012      	beq.n	8003c8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c78:	2204      	movs	r2, #4
 8003c7a:	409a      	lsls	r2, r3
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c84:	f043 0204 	orr.w	r2, r3, #4
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c90:	2210      	movs	r2, #16
 8003c92:	409a      	lsls	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4013      	ands	r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d043      	beq.n	8003d24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0308 	and.w	r3, r3, #8
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d03c      	beq.n	8003d24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cae:	2210      	movs	r2, #16
 8003cb0:	409a      	lsls	r2, r3
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d018      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d108      	bne.n	8003ce4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d024      	beq.n	8003d24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	4798      	blx	r3
 8003ce2:	e01f      	b.n	8003d24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d01b      	beq.n	8003d24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	4798      	blx	r3
 8003cf4:	e016      	b.n	8003d24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d107      	bne.n	8003d14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0208 	bic.w	r2, r2, #8
 8003d12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d28:	2220      	movs	r2, #32
 8003d2a:	409a      	lsls	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	4013      	ands	r3, r2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 808f 	beq.w	8003e54 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0310 	and.w	r3, r3, #16
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8087 	beq.w	8003e54 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	409a      	lsls	r2, r3
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b05      	cmp	r3, #5
 8003d5c:	d136      	bne.n	8003dcc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0216 	bic.w	r2, r2, #22
 8003d6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695a      	ldr	r2, [r3, #20]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d103      	bne.n	8003d8e <HAL_DMA_IRQHandler+0x1da>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d007      	beq.n	8003d9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0208 	bic.w	r2, r2, #8
 8003d9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da2:	223f      	movs	r2, #63	; 0x3f
 8003da4:	409a      	lsls	r2, r3
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d07e      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	4798      	blx	r3
        }
        return;
 8003dca:	e079      	b.n	8003ec0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d01d      	beq.n	8003e16 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10d      	bne.n	8003e04 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d031      	beq.n	8003e54 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	4798      	blx	r3
 8003df8:	e02c      	b.n	8003e54 <HAL_DMA_IRQHandler+0x2a0>
 8003dfa:	bf00      	nop
 8003dfc:	20000008 	.word	0x20000008
 8003e00:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d023      	beq.n	8003e54 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	4798      	blx	r3
 8003e14:	e01e      	b.n	8003e54 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10f      	bne.n	8003e44 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0210 	bic.w	r2, r2, #16
 8003e32:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d032      	beq.n	8003ec2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d022      	beq.n	8003eae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2205      	movs	r2, #5
 8003e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 0201 	bic.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	3301      	adds	r3, #1
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d307      	bcc.n	8003e9c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1f2      	bne.n	8003e80 <HAL_DMA_IRQHandler+0x2cc>
 8003e9a:	e000      	b.n	8003e9e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e9c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	4798      	blx	r3
 8003ebe:	e000      	b.n	8003ec2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ec0:	bf00      	nop
    }
  }
}
 8003ec2:	3718      	adds	r7, #24
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ee4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	2b40      	cmp	r3, #64	; 0x40
 8003ef4:	d108      	bne.n	8003f08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f06:	e007      	b.n	8003f18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	60da      	str	r2, [r3, #12]
}
 8003f18:	bf00      	nop
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	3b10      	subs	r3, #16
 8003f34:	4a14      	ldr	r2, [pc, #80]	; (8003f88 <DMA_CalcBaseAndBitshift+0x64>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f3e:	4a13      	ldr	r2, [pc, #76]	; (8003f8c <DMA_CalcBaseAndBitshift+0x68>)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4413      	add	r3, r2
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	461a      	mov	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b03      	cmp	r3, #3
 8003f50:	d909      	bls.n	8003f66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003f5a:	f023 0303 	bic.w	r3, r3, #3
 8003f5e:	1d1a      	adds	r2, r3, #4
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	659a      	str	r2, [r3, #88]	; 0x58
 8003f64:	e007      	b.n	8003f76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003f6e:	f023 0303 	bic.w	r3, r3, #3
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	aaaaaaab 	.word	0xaaaaaaab
 8003f8c:	08009888 	.word	0x08009888

08003f90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d11f      	bne.n	8003fea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d856      	bhi.n	800405e <DMA_CheckFifoParam+0xce>
 8003fb0:	a201      	add	r2, pc, #4	; (adr r2, 8003fb8 <DMA_CheckFifoParam+0x28>)
 8003fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb6:	bf00      	nop
 8003fb8:	08003fc9 	.word	0x08003fc9
 8003fbc:	08003fdb 	.word	0x08003fdb
 8003fc0:	08003fc9 	.word	0x08003fc9
 8003fc4:	0800405f 	.word	0x0800405f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d046      	beq.n	8004062 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd8:	e043      	b.n	8004062 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fe2:	d140      	bne.n	8004066 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fe8:	e03d      	b.n	8004066 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ff2:	d121      	bne.n	8004038 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d837      	bhi.n	800406a <DMA_CheckFifoParam+0xda>
 8003ffa:	a201      	add	r2, pc, #4	; (adr r2, 8004000 <DMA_CheckFifoParam+0x70>)
 8003ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004000:	08004011 	.word	0x08004011
 8004004:	08004017 	.word	0x08004017
 8004008:	08004011 	.word	0x08004011
 800400c:	08004029 	.word	0x08004029
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	73fb      	strb	r3, [r7, #15]
      break;
 8004014:	e030      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d025      	beq.n	800406e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004026:	e022      	b.n	800406e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004030:	d11f      	bne.n	8004072 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004036:	e01c      	b.n	8004072 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b02      	cmp	r3, #2
 800403c:	d903      	bls.n	8004046 <DMA_CheckFifoParam+0xb6>
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2b03      	cmp	r3, #3
 8004042:	d003      	beq.n	800404c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004044:	e018      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
      break;
 800404a:	e015      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00e      	beq.n	8004076 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      break;
 800405c:	e00b      	b.n	8004076 <DMA_CheckFifoParam+0xe6>
      break;
 800405e:	bf00      	nop
 8004060:	e00a      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 8004062:	bf00      	nop
 8004064:	e008      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 8004066:	bf00      	nop
 8004068:	e006      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 800406a:	bf00      	nop
 800406c:	e004      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 800406e:	bf00      	nop
 8004070:	e002      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;   
 8004072:	bf00      	nop
 8004074:	e000      	b.n	8004078 <DMA_CheckFifoParam+0xe8>
      break;
 8004076:	bf00      	nop
    }
  } 
  
  return status; 
 8004078:	7bfb      	ldrb	r3, [r7, #15]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop

08004088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004088:	b480      	push	{r7}
 800408a:	b089      	sub	sp, #36	; 0x24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004092:	2300      	movs	r3, #0
 8004094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004096:	2300      	movs	r3, #0
 8004098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800409a:	2300      	movs	r3, #0
 800409c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800409e:	2300      	movs	r3, #0
 80040a0:	61fb      	str	r3, [r7, #28]
 80040a2:	e16b      	b.n	800437c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040a4:	2201      	movs	r2, #1
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4013      	ands	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	429a      	cmp	r2, r3
 80040be:	f040 815a 	bne.w	8004376 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f003 0303 	and.w	r3, r3, #3
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d005      	beq.n	80040da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d130      	bne.n	800413c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	2203      	movs	r2, #3
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	43db      	mvns	r3, r3
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4013      	ands	r3, r2
 80040f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	68da      	ldr	r2, [r3, #12]
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4313      	orrs	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004110:	2201      	movs	r2, #1
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	43db      	mvns	r3, r3
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	4013      	ands	r3, r2
 800411e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	091b      	lsrs	r3, r3, #4
 8004126:	f003 0201 	and.w	r2, r3, #1
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	4313      	orrs	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 0303 	and.w	r3, r3, #3
 8004144:	2b03      	cmp	r3, #3
 8004146:	d017      	beq.n	8004178 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	2203      	movs	r2, #3
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	43db      	mvns	r3, r3
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	4013      	ands	r3, r2
 800415e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	4313      	orrs	r3, r2
 8004170:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f003 0303 	and.w	r3, r3, #3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d123      	bne.n	80041cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	08da      	lsrs	r2, r3, #3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3208      	adds	r2, #8
 800418c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	f003 0307 	and.w	r3, r3, #7
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	220f      	movs	r2, #15
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	43db      	mvns	r3, r3
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	4013      	ands	r3, r2
 80041a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	691a      	ldr	r2, [r3, #16]
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	f003 0307 	and.w	r3, r3, #7
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	08da      	lsrs	r2, r3, #3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	3208      	adds	r2, #8
 80041c6:	69b9      	ldr	r1, [r7, #24]
 80041c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	2203      	movs	r2, #3
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 0203 	and.w	r2, r3, #3
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 80b4 	beq.w	8004376 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800420e:	2300      	movs	r3, #0
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	4b60      	ldr	r3, [pc, #384]	; (8004394 <HAL_GPIO_Init+0x30c>)
 8004214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004216:	4a5f      	ldr	r2, [pc, #380]	; (8004394 <HAL_GPIO_Init+0x30c>)
 8004218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800421c:	6453      	str	r3, [r2, #68]	; 0x44
 800421e:	4b5d      	ldr	r3, [pc, #372]	; (8004394 <HAL_GPIO_Init+0x30c>)
 8004220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800422a:	4a5b      	ldr	r2, [pc, #364]	; (8004398 <HAL_GPIO_Init+0x310>)
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	089b      	lsrs	r3, r3, #2
 8004230:	3302      	adds	r3, #2
 8004232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004236:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	220f      	movs	r2, #15
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43db      	mvns	r3, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4013      	ands	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a52      	ldr	r2, [pc, #328]	; (800439c <HAL_GPIO_Init+0x314>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d02b      	beq.n	80042ae <HAL_GPIO_Init+0x226>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a51      	ldr	r2, [pc, #324]	; (80043a0 <HAL_GPIO_Init+0x318>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d025      	beq.n	80042aa <HAL_GPIO_Init+0x222>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a50      	ldr	r2, [pc, #320]	; (80043a4 <HAL_GPIO_Init+0x31c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d01f      	beq.n	80042a6 <HAL_GPIO_Init+0x21e>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a4f      	ldr	r2, [pc, #316]	; (80043a8 <HAL_GPIO_Init+0x320>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d019      	beq.n	80042a2 <HAL_GPIO_Init+0x21a>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a4e      	ldr	r2, [pc, #312]	; (80043ac <HAL_GPIO_Init+0x324>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d013      	beq.n	800429e <HAL_GPIO_Init+0x216>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a4d      	ldr	r2, [pc, #308]	; (80043b0 <HAL_GPIO_Init+0x328>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d00d      	beq.n	800429a <HAL_GPIO_Init+0x212>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a4c      	ldr	r2, [pc, #304]	; (80043b4 <HAL_GPIO_Init+0x32c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d007      	beq.n	8004296 <HAL_GPIO_Init+0x20e>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a4b      	ldr	r2, [pc, #300]	; (80043b8 <HAL_GPIO_Init+0x330>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d101      	bne.n	8004292 <HAL_GPIO_Init+0x20a>
 800428e:	2307      	movs	r3, #7
 8004290:	e00e      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 8004292:	2308      	movs	r3, #8
 8004294:	e00c      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 8004296:	2306      	movs	r3, #6
 8004298:	e00a      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 800429a:	2305      	movs	r3, #5
 800429c:	e008      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 800429e:	2304      	movs	r3, #4
 80042a0:	e006      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 80042a2:	2303      	movs	r3, #3
 80042a4:	e004      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 80042a6:	2302      	movs	r3, #2
 80042a8:	e002      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <HAL_GPIO_Init+0x228>
 80042ae:	2300      	movs	r3, #0
 80042b0:	69fa      	ldr	r2, [r7, #28]
 80042b2:	f002 0203 	and.w	r2, r2, #3
 80042b6:	0092      	lsls	r2, r2, #2
 80042b8:	4093      	lsls	r3, r2
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4313      	orrs	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042c0:	4935      	ldr	r1, [pc, #212]	; (8004398 <HAL_GPIO_Init+0x310>)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	089b      	lsrs	r3, r3, #2
 80042c6:	3302      	adds	r3, #2
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042ce:	4b3b      	ldr	r3, [pc, #236]	; (80043bc <HAL_GPIO_Init+0x334>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	43db      	mvns	r3, r3
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	4013      	ands	r3, r2
 80042dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042f2:	4a32      	ldr	r2, [pc, #200]	; (80043bc <HAL_GPIO_Init+0x334>)
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042f8:	4b30      	ldr	r3, [pc, #192]	; (80043bc <HAL_GPIO_Init+0x334>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	43db      	mvns	r3, r3
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	4013      	ands	r3, r2
 8004306:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004314:	69ba      	ldr	r2, [r7, #24]
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800431c:	4a27      	ldr	r2, [pc, #156]	; (80043bc <HAL_GPIO_Init+0x334>)
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004322:	4b26      	ldr	r3, [pc, #152]	; (80043bc <HAL_GPIO_Init+0x334>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	43db      	mvns	r3, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4013      	ands	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	4313      	orrs	r3, r2
 8004344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004346:	4a1d      	ldr	r2, [pc, #116]	; (80043bc <HAL_GPIO_Init+0x334>)
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800434c:	4b1b      	ldr	r3, [pc, #108]	; (80043bc <HAL_GPIO_Init+0x334>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	43db      	mvns	r3, r3
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	4013      	ands	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	4313      	orrs	r3, r2
 800436e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004370:	4a12      	ldr	r2, [pc, #72]	; (80043bc <HAL_GPIO_Init+0x334>)
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	3301      	adds	r3, #1
 800437a:	61fb      	str	r3, [r7, #28]
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	2b0f      	cmp	r3, #15
 8004380:	f67f ae90 	bls.w	80040a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004384:	bf00      	nop
 8004386:	bf00      	nop
 8004388:	3724      	adds	r7, #36	; 0x24
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	40023800 	.word	0x40023800
 8004398:	40013800 	.word	0x40013800
 800439c:	40020000 	.word	0x40020000
 80043a0:	40020400 	.word	0x40020400
 80043a4:	40020800 	.word	0x40020800
 80043a8:	40020c00 	.word	0x40020c00
 80043ac:	40021000 	.word	0x40021000
 80043b0:	40021400 	.word	0x40021400
 80043b4:	40021800 	.word	0x40021800
 80043b8:	40021c00 	.word	0x40021c00
 80043bc:	40013c00 	.word	0x40013c00

080043c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	460b      	mov	r3, r1
 80043ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	691a      	ldr	r2, [r3, #16]
 80043d0:	887b      	ldrh	r3, [r7, #2]
 80043d2:	4013      	ands	r3, r2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
 80043dc:	e001      	b.n	80043e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043de:	2300      	movs	r3, #0
 80043e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	807b      	strh	r3, [r7, #2]
 80043fc:	4613      	mov	r3, r2
 80043fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004400:	787b      	ldrb	r3, [r7, #1]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004406:	887a      	ldrh	r2, [r7, #2]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800440c:	e003      	b.n	8004416 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800440e:	887b      	ldrh	r3, [r7, #2]
 8004410:	041a      	lsls	r2, r3, #16
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	619a      	str	r2, [r3, #24]
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
	...

08004424 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e267      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d075      	beq.n	800452e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004442:	4b88      	ldr	r3, [pc, #544]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f003 030c 	and.w	r3, r3, #12
 800444a:	2b04      	cmp	r3, #4
 800444c:	d00c      	beq.n	8004468 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800444e:	4b85      	ldr	r3, [pc, #532]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004456:	2b08      	cmp	r3, #8
 8004458:	d112      	bne.n	8004480 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800445a:	4b82      	ldr	r3, [pc, #520]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004462:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004466:	d10b      	bne.n	8004480 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004468:	4b7e      	ldr	r3, [pc, #504]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d05b      	beq.n	800452c <HAL_RCC_OscConfig+0x108>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d157      	bne.n	800452c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e242      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004488:	d106      	bne.n	8004498 <HAL_RCC_OscConfig+0x74>
 800448a:	4b76      	ldr	r3, [pc, #472]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a75      	ldr	r2, [pc, #468]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004494:	6013      	str	r3, [r2, #0]
 8004496:	e01d      	b.n	80044d4 <HAL_RCC_OscConfig+0xb0>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044a0:	d10c      	bne.n	80044bc <HAL_RCC_OscConfig+0x98>
 80044a2:	4b70      	ldr	r3, [pc, #448]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a6f      	ldr	r2, [pc, #444]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044ac:	6013      	str	r3, [r2, #0]
 80044ae:	4b6d      	ldr	r3, [pc, #436]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a6c      	ldr	r2, [pc, #432]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	e00b      	b.n	80044d4 <HAL_RCC_OscConfig+0xb0>
 80044bc:	4b69      	ldr	r3, [pc, #420]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a68      	ldr	r2, [pc, #416]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044c6:	6013      	str	r3, [r2, #0]
 80044c8:	4b66      	ldr	r3, [pc, #408]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a65      	ldr	r2, [pc, #404]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d013      	beq.n	8004504 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044dc:	f7fe fcfe 	bl	8002edc <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044e4:	f7fe fcfa 	bl	8002edc <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b64      	cmp	r3, #100	; 0x64
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e207      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044f6:	4b5b      	ldr	r3, [pc, #364]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCC_OscConfig+0xc0>
 8004502:	e014      	b.n	800452e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fe fcea 	bl	8002edc <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800450c:	f7fe fce6 	bl	8002edc <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b64      	cmp	r3, #100	; 0x64
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e1f3      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800451e:	4b51      	ldr	r3, [pc, #324]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1f0      	bne.n	800450c <HAL_RCC_OscConfig+0xe8>
 800452a:	e000      	b.n	800452e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800452c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0302 	and.w	r3, r3, #2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d063      	beq.n	8004602 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800453a:	4b4a      	ldr	r3, [pc, #296]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 030c 	and.w	r3, r3, #12
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00b      	beq.n	800455e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004546:	4b47      	ldr	r3, [pc, #284]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800454e:	2b08      	cmp	r3, #8
 8004550:	d11c      	bne.n	800458c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004552:	4b44      	ldr	r3, [pc, #272]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d116      	bne.n	800458c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800455e:	4b41      	ldr	r3, [pc, #260]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d005      	beq.n	8004576 <HAL_RCC_OscConfig+0x152>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d001      	beq.n	8004576 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e1c7      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004576:	4b3b      	ldr	r3, [pc, #236]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	4937      	ldr	r1, [pc, #220]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004586:	4313      	orrs	r3, r2
 8004588:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800458a:	e03a      	b.n	8004602 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d020      	beq.n	80045d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004594:	4b34      	ldr	r3, [pc, #208]	; (8004668 <HAL_RCC_OscConfig+0x244>)
 8004596:	2201      	movs	r2, #1
 8004598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800459a:	f7fe fc9f 	bl	8002edc <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045a2:	f7fe fc9b 	bl	8002edc <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e1a8      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045b4:	4b2b      	ldr	r3, [pc, #172]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d0f0      	beq.n	80045a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045c0:	4b28      	ldr	r3, [pc, #160]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4925      	ldr	r1, [pc, #148]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	600b      	str	r3, [r1, #0]
 80045d4:	e015      	b.n	8004602 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045d6:	4b24      	ldr	r3, [pc, #144]	; (8004668 <HAL_RCC_OscConfig+0x244>)
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045dc:	f7fe fc7e 	bl	8002edc <HAL_GetTick>
 80045e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045e2:	e008      	b.n	80045f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045e4:	f7fe fc7a 	bl	8002edc <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e187      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f6:	4b1b      	ldr	r3, [pc, #108]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1f0      	bne.n	80045e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0308 	and.w	r3, r3, #8
 800460a:	2b00      	cmp	r3, #0
 800460c:	d036      	beq.n	800467c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d016      	beq.n	8004644 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004616:	4b15      	ldr	r3, [pc, #84]	; (800466c <HAL_RCC_OscConfig+0x248>)
 8004618:	2201      	movs	r2, #1
 800461a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461c:	f7fe fc5e 	bl	8002edc <HAL_GetTick>
 8004620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004622:	e008      	b.n	8004636 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004624:	f7fe fc5a 	bl	8002edc <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	2b02      	cmp	r3, #2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e167      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004636:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <HAL_RCC_OscConfig+0x240>)
 8004638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d0f0      	beq.n	8004624 <HAL_RCC_OscConfig+0x200>
 8004642:	e01b      	b.n	800467c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004644:	4b09      	ldr	r3, [pc, #36]	; (800466c <HAL_RCC_OscConfig+0x248>)
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800464a:	f7fe fc47 	bl	8002edc <HAL_GetTick>
 800464e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004650:	e00e      	b.n	8004670 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004652:	f7fe fc43 	bl	8002edc <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d907      	bls.n	8004670 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e150      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
 8004664:	40023800 	.word	0x40023800
 8004668:	42470000 	.word	0x42470000
 800466c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004670:	4b88      	ldr	r3, [pc, #544]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004672:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1ea      	bne.n	8004652 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0304 	and.w	r3, r3, #4
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 8097 	beq.w	80047b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800468a:	2300      	movs	r3, #0
 800468c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468e:	4b81      	ldr	r3, [pc, #516]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10f      	bne.n	80046ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800469a:	2300      	movs	r3, #0
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	4b7d      	ldr	r3, [pc, #500]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80046a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a2:	4a7c      	ldr	r2, [pc, #496]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80046a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a8:	6413      	str	r3, [r2, #64]	; 0x40
 80046aa:	4b7a      	ldr	r3, [pc, #488]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046b2:	60bb      	str	r3, [r7, #8]
 80046b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046b6:	2301      	movs	r3, #1
 80046b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ba:	4b77      	ldr	r3, [pc, #476]	; (8004898 <HAL_RCC_OscConfig+0x474>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d118      	bne.n	80046f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046c6:	4b74      	ldr	r3, [pc, #464]	; (8004898 <HAL_RCC_OscConfig+0x474>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a73      	ldr	r2, [pc, #460]	; (8004898 <HAL_RCC_OscConfig+0x474>)
 80046cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046d2:	f7fe fc03 	bl	8002edc <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046da:	f7fe fbff 	bl	8002edc <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e10c      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ec:	4b6a      	ldr	r3, [pc, #424]	; (8004898 <HAL_RCC_OscConfig+0x474>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0f0      	beq.n	80046da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d106      	bne.n	800470e <HAL_RCC_OscConfig+0x2ea>
 8004700:	4b64      	ldr	r3, [pc, #400]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004704:	4a63      	ldr	r2, [pc, #396]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	6713      	str	r3, [r2, #112]	; 0x70
 800470c:	e01c      	b.n	8004748 <HAL_RCC_OscConfig+0x324>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	2b05      	cmp	r3, #5
 8004714:	d10c      	bne.n	8004730 <HAL_RCC_OscConfig+0x30c>
 8004716:	4b5f      	ldr	r3, [pc, #380]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471a:	4a5e      	ldr	r2, [pc, #376]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 800471c:	f043 0304 	orr.w	r3, r3, #4
 8004720:	6713      	str	r3, [r2, #112]	; 0x70
 8004722:	4b5c      	ldr	r3, [pc, #368]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004726:	4a5b      	ldr	r2, [pc, #364]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004728:	f043 0301 	orr.w	r3, r3, #1
 800472c:	6713      	str	r3, [r2, #112]	; 0x70
 800472e:	e00b      	b.n	8004748 <HAL_RCC_OscConfig+0x324>
 8004730:	4b58      	ldr	r3, [pc, #352]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004734:	4a57      	ldr	r2, [pc, #348]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004736:	f023 0301 	bic.w	r3, r3, #1
 800473a:	6713      	str	r3, [r2, #112]	; 0x70
 800473c:	4b55      	ldr	r3, [pc, #340]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 800473e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004740:	4a54      	ldr	r2, [pc, #336]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004742:	f023 0304 	bic.w	r3, r3, #4
 8004746:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d015      	beq.n	800477c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004750:	f7fe fbc4 	bl	8002edc <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004756:	e00a      	b.n	800476e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004758:	f7fe fbc0 	bl	8002edc <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	f241 3288 	movw	r2, #5000	; 0x1388
 8004766:	4293      	cmp	r3, r2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e0cb      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476e:	4b49      	ldr	r3, [pc, #292]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0ee      	beq.n	8004758 <HAL_RCC_OscConfig+0x334>
 800477a:	e014      	b.n	80047a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800477c:	f7fe fbae 	bl	8002edc <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004782:	e00a      	b.n	800479a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004784:	f7fe fbaa 	bl	8002edc <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004792:	4293      	cmp	r3, r2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e0b5      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800479a:	4b3e      	ldr	r3, [pc, #248]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 800479c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1ee      	bne.n	8004784 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a6:	7dfb      	ldrb	r3, [r7, #23]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d105      	bne.n	80047b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ac:	4b39      	ldr	r3, [pc, #228]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	4a38      	ldr	r2, [pc, #224]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80047b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 80a1 	beq.w	8004904 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047c2:	4b34      	ldr	r3, [pc, #208]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f003 030c 	and.w	r3, r3, #12
 80047ca:	2b08      	cmp	r3, #8
 80047cc:	d05c      	beq.n	8004888 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d141      	bne.n	800485a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d6:	4b31      	ldr	r3, [pc, #196]	; (800489c <HAL_RCC_OscConfig+0x478>)
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047dc:	f7fe fb7e 	bl	8002edc <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e4:	f7fe fb7a 	bl	8002edc <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e087      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f6:	4b27      	ldr	r3, [pc, #156]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f0      	bne.n	80047e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	69da      	ldr	r2, [r3, #28]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a1b      	ldr	r3, [r3, #32]
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	019b      	lsls	r3, r3, #6
 8004812:	431a      	orrs	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004818:	085b      	lsrs	r3, r3, #1
 800481a:	3b01      	subs	r3, #1
 800481c:	041b      	lsls	r3, r3, #16
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	061b      	lsls	r3, r3, #24
 8004826:	491b      	ldr	r1, [pc, #108]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 8004828:	4313      	orrs	r3, r2
 800482a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800482c:	4b1b      	ldr	r3, [pc, #108]	; (800489c <HAL_RCC_OscConfig+0x478>)
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004832:	f7fe fb53 	bl	8002edc <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800483a:	f7fe fb4f 	bl	8002edc <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e05c      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484c:	4b11      	ldr	r3, [pc, #68]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x416>
 8004858:	e054      	b.n	8004904 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485a:	4b10      	ldr	r3, [pc, #64]	; (800489c <HAL_RCC_OscConfig+0x478>)
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fe fb3c 	bl	8002edc <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004868:	f7fe fb38 	bl	8002edc <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e045      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487a:	4b06      	ldr	r3, [pc, #24]	; (8004894 <HAL_RCC_OscConfig+0x470>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x444>
 8004886:	e03d      	b.n	8004904 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d107      	bne.n	80048a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e038      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
 8004894:	40023800 	.word	0x40023800
 8004898:	40007000 	.word	0x40007000
 800489c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048a0:	4b1b      	ldr	r3, [pc, #108]	; (8004910 <HAL_RCC_OscConfig+0x4ec>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d028      	beq.n	8004900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d121      	bne.n	8004900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d11a      	bne.n	8004900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80048d0:	4013      	ands	r3, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048d8:	4293      	cmp	r3, r2
 80048da:	d111      	bne.n	8004900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e6:	085b      	lsrs	r3, r3, #1
 80048e8:	3b01      	subs	r3, #1
 80048ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d107      	bne.n	8004900 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e000      	b.n	8004906 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	40023800 	.word	0x40023800

08004914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d101      	bne.n	8004928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e0cc      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004928:	4b68      	ldr	r3, [pc, #416]	; (8004acc <HAL_RCC_ClockConfig+0x1b8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0307 	and.w	r3, r3, #7
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	429a      	cmp	r2, r3
 8004934:	d90c      	bls.n	8004950 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004936:	4b65      	ldr	r3, [pc, #404]	; (8004acc <HAL_RCC_ClockConfig+0x1b8>)
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800493e:	4b63      	ldr	r3, [pc, #396]	; (8004acc <HAL_RCC_ClockConfig+0x1b8>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0307 	and.w	r3, r3, #7
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	429a      	cmp	r2, r3
 800494a:	d001      	beq.n	8004950 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e0b8      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d020      	beq.n	800499e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004968:	4b59      	ldr	r3, [pc, #356]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	4a58      	ldr	r2, [pc, #352]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800496e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004972:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0308 	and.w	r3, r3, #8
 800497c:	2b00      	cmp	r3, #0
 800497e:	d005      	beq.n	800498c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004980:	4b53      	ldr	r3, [pc, #332]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	4a52      	ldr	r2, [pc, #328]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004986:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800498a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800498c:	4b50      	ldr	r3, [pc, #320]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	494d      	ldr	r1, [pc, #308]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800499a:	4313      	orrs	r3, r2
 800499c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d044      	beq.n	8004a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d107      	bne.n	80049c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049b2:	4b47      	ldr	r3, [pc, #284]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d119      	bne.n	80049f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e07f      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d003      	beq.n	80049d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d107      	bne.n	80049e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d2:	4b3f      	ldr	r3, [pc, #252]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d109      	bne.n	80049f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e06f      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049e2:	4b3b      	ldr	r3, [pc, #236]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e067      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049f2:	4b37      	ldr	r3, [pc, #220]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f023 0203 	bic.w	r2, r3, #3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	4934      	ldr	r1, [pc, #208]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a04:	f7fe fa6a 	bl	8002edc <HAL_GetTick>
 8004a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a0a:	e00a      	b.n	8004a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a0c:	f7fe fa66 	bl	8002edc <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e04f      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a22:	4b2b      	ldr	r3, [pc, #172]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 020c 	and.w	r2, r3, #12
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d1eb      	bne.n	8004a0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a34:	4b25      	ldr	r3, [pc, #148]	; (8004acc <HAL_RCC_ClockConfig+0x1b8>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0307 	and.w	r3, r3, #7
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d20c      	bcs.n	8004a5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a42:	4b22      	ldr	r3, [pc, #136]	; (8004acc <HAL_RCC_ClockConfig+0x1b8>)
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	b2d2      	uxtb	r2, r2
 8004a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a4a:	4b20      	ldr	r3, [pc, #128]	; (8004acc <HAL_RCC_ClockConfig+0x1b8>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0307 	and.w	r3, r3, #7
 8004a52:	683a      	ldr	r2, [r7, #0]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d001      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e032      	b.n	8004ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0304 	and.w	r3, r3, #4
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d008      	beq.n	8004a7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a68:	4b19      	ldr	r3, [pc, #100]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	4916      	ldr	r1, [pc, #88]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	4313      	orrs	r3, r2
 8004a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0308 	and.w	r3, r3, #8
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a86:	4b12      	ldr	r3, [pc, #72]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	490e      	ldr	r1, [pc, #56]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a9a:	f000 f821 	bl	8004ae0 <HAL_RCC_GetSysClockFreq>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	4b0b      	ldr	r3, [pc, #44]	; (8004ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	091b      	lsrs	r3, r3, #4
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	490a      	ldr	r1, [pc, #40]	; (8004ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8004aac:	5ccb      	ldrb	r3, [r1, r3]
 8004aae:	fa22 f303 	lsr.w	r3, r2, r3
 8004ab2:	4a09      	ldr	r2, [pc, #36]	; (8004ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ab4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ab6:	4b09      	ldr	r3, [pc, #36]	; (8004adc <HAL_RCC_ClockConfig+0x1c8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7fe f9ca 	bl	8002e54 <HAL_InitTick>

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	40023c00 	.word	0x40023c00
 8004ad0:	40023800 	.word	0x40023800
 8004ad4:	08009870 	.word	0x08009870
 8004ad8:	20000008 	.word	0x20000008
 8004adc:	2000000c 	.word	0x2000000c

08004ae0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ae4:	b094      	sub	sp, #80	; 0x50
 8004ae6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	647b      	str	r3, [r7, #68]	; 0x44
 8004aec:	2300      	movs	r3, #0
 8004aee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004af0:	2300      	movs	r3, #0
 8004af2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af8:	4b79      	ldr	r3, [pc, #484]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f003 030c 	and.w	r3, r3, #12
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d00d      	beq.n	8004b20 <HAL_RCC_GetSysClockFreq+0x40>
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	f200 80e1 	bhi.w	8004ccc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d002      	beq.n	8004b14 <HAL_RCC_GetSysClockFreq+0x34>
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d003      	beq.n	8004b1a <HAL_RCC_GetSysClockFreq+0x3a>
 8004b12:	e0db      	b.n	8004ccc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b14:	4b73      	ldr	r3, [pc, #460]	; (8004ce4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b16:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004b18:	e0db      	b.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b1a:	4b73      	ldr	r3, [pc, #460]	; (8004ce8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b1e:	e0d8      	b.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b20:	4b6f      	ldr	r3, [pc, #444]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b28:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b2a:	4b6d      	ldr	r3, [pc, #436]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d063      	beq.n	8004bfe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b36:	4b6a      	ldr	r3, [pc, #424]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	099b      	lsrs	r3, r3, #6
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b40:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b48:	633b      	str	r3, [r7, #48]	; 0x30
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	637b      	str	r3, [r7, #52]	; 0x34
 8004b4e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b52:	4622      	mov	r2, r4
 8004b54:	462b      	mov	r3, r5
 8004b56:	f04f 0000 	mov.w	r0, #0
 8004b5a:	f04f 0100 	mov.w	r1, #0
 8004b5e:	0159      	lsls	r1, r3, #5
 8004b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b64:	0150      	lsls	r0, r2, #5
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4621      	mov	r1, r4
 8004b6c:	1a51      	subs	r1, r2, r1
 8004b6e:	6139      	str	r1, [r7, #16]
 8004b70:	4629      	mov	r1, r5
 8004b72:	eb63 0301 	sbc.w	r3, r3, r1
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b84:	4659      	mov	r1, fp
 8004b86:	018b      	lsls	r3, r1, #6
 8004b88:	4651      	mov	r1, sl
 8004b8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b8e:	4651      	mov	r1, sl
 8004b90:	018a      	lsls	r2, r1, #6
 8004b92:	4651      	mov	r1, sl
 8004b94:	ebb2 0801 	subs.w	r8, r2, r1
 8004b98:	4659      	mov	r1, fp
 8004b9a:	eb63 0901 	sbc.w	r9, r3, r1
 8004b9e:	f04f 0200 	mov.w	r2, #0
 8004ba2:	f04f 0300 	mov.w	r3, #0
 8004ba6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004baa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bb2:	4690      	mov	r8, r2
 8004bb4:	4699      	mov	r9, r3
 8004bb6:	4623      	mov	r3, r4
 8004bb8:	eb18 0303 	adds.w	r3, r8, r3
 8004bbc:	60bb      	str	r3, [r7, #8]
 8004bbe:	462b      	mov	r3, r5
 8004bc0:	eb49 0303 	adc.w	r3, r9, r3
 8004bc4:	60fb      	str	r3, [r7, #12]
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	f04f 0300 	mov.w	r3, #0
 8004bce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bd2:	4629      	mov	r1, r5
 8004bd4:	024b      	lsls	r3, r1, #9
 8004bd6:	4621      	mov	r1, r4
 8004bd8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bdc:	4621      	mov	r1, r4
 8004bde:	024a      	lsls	r2, r1, #9
 8004be0:	4610      	mov	r0, r2
 8004be2:	4619      	mov	r1, r3
 8004be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be6:	2200      	movs	r2, #0
 8004be8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bf0:	f7fc f82a 	bl	8000c48 <__aeabi_uldivmod>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bfc:	e058      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bfe:	4b38      	ldr	r3, [pc, #224]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	099b      	lsrs	r3, r3, #6
 8004c04:	2200      	movs	r2, #0
 8004c06:	4618      	mov	r0, r3
 8004c08:	4611      	mov	r1, r2
 8004c0a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c0e:	623b      	str	r3, [r7, #32]
 8004c10:	2300      	movs	r3, #0
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
 8004c14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c18:	4642      	mov	r2, r8
 8004c1a:	464b      	mov	r3, r9
 8004c1c:	f04f 0000 	mov.w	r0, #0
 8004c20:	f04f 0100 	mov.w	r1, #0
 8004c24:	0159      	lsls	r1, r3, #5
 8004c26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c2a:	0150      	lsls	r0, r2, #5
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	4641      	mov	r1, r8
 8004c32:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c36:	4649      	mov	r1, r9
 8004c38:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c50:	ebb2 040a 	subs.w	r4, r2, sl
 8004c54:	eb63 050b 	sbc.w	r5, r3, fp
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	f04f 0300 	mov.w	r3, #0
 8004c60:	00eb      	lsls	r3, r5, #3
 8004c62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c66:	00e2      	lsls	r2, r4, #3
 8004c68:	4614      	mov	r4, r2
 8004c6a:	461d      	mov	r5, r3
 8004c6c:	4643      	mov	r3, r8
 8004c6e:	18e3      	adds	r3, r4, r3
 8004c70:	603b      	str	r3, [r7, #0]
 8004c72:	464b      	mov	r3, r9
 8004c74:	eb45 0303 	adc.w	r3, r5, r3
 8004c78:	607b      	str	r3, [r7, #4]
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	f04f 0300 	mov.w	r3, #0
 8004c82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c86:	4629      	mov	r1, r5
 8004c88:	028b      	lsls	r3, r1, #10
 8004c8a:	4621      	mov	r1, r4
 8004c8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c90:	4621      	mov	r1, r4
 8004c92:	028a      	lsls	r2, r1, #10
 8004c94:	4610      	mov	r0, r2
 8004c96:	4619      	mov	r1, r3
 8004c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	61bb      	str	r3, [r7, #24]
 8004c9e:	61fa      	str	r2, [r7, #28]
 8004ca0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ca4:	f7fb ffd0 	bl	8000c48 <__aeabi_uldivmod>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4613      	mov	r3, r2
 8004cae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	0c1b      	lsrs	r3, r3, #16
 8004cb6:	f003 0303 	and.w	r3, r3, #3
 8004cba:	3301      	adds	r3, #1
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004cc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cca:	e002      	b.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ccc:	4b05      	ldr	r3, [pc, #20]	; (8004ce4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3750      	adds	r7, #80	; 0x50
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cde:	bf00      	nop
 8004ce0:	40023800 	.word	0x40023800
 8004ce4:	00f42400 	.word	0x00f42400
 8004ce8:	007a1200 	.word	0x007a1200

08004cec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cf0:	4b03      	ldr	r3, [pc, #12]	; (8004d00 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	20000008 	.word	0x20000008

08004d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d08:	f7ff fff0 	bl	8004cec <HAL_RCC_GetHCLKFreq>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	4b05      	ldr	r3, [pc, #20]	; (8004d24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	0a9b      	lsrs	r3, r3, #10
 8004d14:	f003 0307 	and.w	r3, r3, #7
 8004d18:	4903      	ldr	r1, [pc, #12]	; (8004d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d1a:	5ccb      	ldrb	r3, [r1, r3]
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	40023800 	.word	0x40023800
 8004d28:	08009880 	.word	0x08009880

08004d2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d30:	f7ff ffdc 	bl	8004cec <HAL_RCC_GetHCLKFreq>
 8004d34:	4602      	mov	r2, r0
 8004d36:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	0b5b      	lsrs	r3, r3, #13
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	4903      	ldr	r1, [pc, #12]	; (8004d50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d42:	5ccb      	ldrb	r3, [r1, r3]
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	08009880 	.word	0x08009880

08004d54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e07b      	b.n	8004e5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d108      	bne.n	8004d80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d76:	d009      	beq.n	8004d8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	61da      	str	r2, [r3, #28]
 8004d7e:	e005      	b.n	8004d8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7fc fe98 	bl	8001adc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dc2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	431a      	orrs	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e10:	ea42 0103 	orr.w	r1, r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	0c1b      	lsrs	r3, r3, #16
 8004e2a:	f003 0104 	and.w	r1, r3, #4
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e32:	f003 0210 	and.w	r2, r3, #16
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69da      	ldr	r2, [r3, #28]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b08c      	sub	sp, #48	; 0x30
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	60f8      	str	r0, [r7, #12]
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e74:	2301      	movs	r3, #1
 8004e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d101      	bne.n	8004e8c <HAL_SPI_TransmitReceive+0x26>
 8004e88:	2302      	movs	r3, #2
 8004e8a:	e18a      	b.n	80051a2 <HAL_SPI_TransmitReceive+0x33c>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e94:	f7fe f822 	bl	8002edc <HAL_GetTick>
 8004e98:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ea0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004eaa:	887b      	ldrh	r3, [r7, #2]
 8004eac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004eae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d00f      	beq.n	8004ed6 <HAL_SPI_TransmitReceive+0x70>
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ebc:	d107      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d103      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x68>
 8004ec6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d003      	beq.n	8004ed6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004ed4:	e15b      	b.n	800518e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <HAL_SPI_TransmitReceive+0x82>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d002      	beq.n	8004ee8 <HAL_SPI_TransmitReceive+0x82>
 8004ee2:	887b      	ldrh	r3, [r7, #2]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d103      	bne.n	8004ef0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004eee:	e14e      	b.n	800518e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d003      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2205      	movs	r2, #5
 8004f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	887a      	ldrh	r2, [r7, #2]
 8004f14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	887a      	ldrh	r2, [r7, #2]
 8004f1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	887a      	ldrh	r2, [r7, #2]
 8004f26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	887a      	ldrh	r2, [r7, #2]
 8004f2c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f44:	2b40      	cmp	r3, #64	; 0x40
 8004f46:	d007      	beq.n	8004f58 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f60:	d178      	bne.n	8005054 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d002      	beq.n	8004f70 <HAL_SPI_TransmitReceive+0x10a>
 8004f6a:	8b7b      	ldrh	r3, [r7, #26]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d166      	bne.n	800503e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	881a      	ldrh	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f80:	1c9a      	adds	r2, r3, #2
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f94:	e053      	b.n	800503e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d11b      	bne.n	8004fdc <HAL_SPI_TransmitReceive+0x176>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d016      	beq.n	8004fdc <HAL_SPI_TransmitReceive+0x176>
 8004fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d113      	bne.n	8004fdc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	881a      	ldrh	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc4:	1c9a      	adds	r2, r3, #2
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d119      	bne.n	800501e <HAL_SPI_TransmitReceive+0x1b8>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d014      	beq.n	800501e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ffe:	b292      	uxth	r2, r2
 8005000:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005006:	1c9a      	adds	r2, r3, #2
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800501a:	2301      	movs	r3, #1
 800501c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800501e:	f7fd ff5d 	bl	8002edc <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800502a:	429a      	cmp	r2, r3
 800502c:	d807      	bhi.n	800503e <HAL_SPI_TransmitReceive+0x1d8>
 800502e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005034:	d003      	beq.n	800503e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800503c:	e0a7      	b.n	800518e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1a6      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x130>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1a1      	bne.n	8004f96 <HAL_SPI_TransmitReceive+0x130>
 8005052:	e07c      	b.n	800514e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d002      	beq.n	8005062 <HAL_SPI_TransmitReceive+0x1fc>
 800505c:	8b7b      	ldrh	r3, [r7, #26]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d16b      	bne.n	800513a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	330c      	adds	r3, #12
 800506c:	7812      	ldrb	r2, [r2, #0]
 800506e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800507e:	b29b      	uxth	r3, r3
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005088:	e057      	b.n	800513a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 0302 	and.w	r3, r3, #2
 8005094:	2b02      	cmp	r3, #2
 8005096:	d11c      	bne.n	80050d2 <HAL_SPI_TransmitReceive+0x26c>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d017      	beq.n	80050d2 <HAL_SPI_TransmitReceive+0x26c>
 80050a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d114      	bne.n	80050d2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	330c      	adds	r3, #12
 80050b2:	7812      	ldrb	r2, [r2, #0]
 80050b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ba:	1c5a      	adds	r2, r3, #1
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050ce:	2300      	movs	r3, #0
 80050d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d119      	bne.n	8005114 <HAL_SPI_TransmitReceive+0x2ae>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d014      	beq.n	8005114 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68da      	ldr	r2, [r3, #12]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f4:	b2d2      	uxtb	r2, r2
 80050f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b01      	subs	r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005110:	2301      	movs	r3, #1
 8005112:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005114:	f7fd fee2 	bl	8002edc <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005120:	429a      	cmp	r2, r3
 8005122:	d803      	bhi.n	800512c <HAL_SPI_TransmitReceive+0x2c6>
 8005124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512a:	d102      	bne.n	8005132 <HAL_SPI_TransmitReceive+0x2cc>
 800512c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800512e:	2b00      	cmp	r3, #0
 8005130:	d103      	bne.n	800513a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005138:	e029      	b.n	800518e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800513e:	b29b      	uxth	r3, r3
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1a2      	bne.n	800508a <HAL_SPI_TransmitReceive+0x224>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005148:	b29b      	uxth	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d19d      	bne.n	800508a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800514e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005150:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 f8b2 	bl	80052bc <SPI_EndRxTxTransaction>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d006      	beq.n	800516c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2220      	movs	r2, #32
 8005168:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800516a:	e010      	b.n	800518e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10b      	bne.n	800518c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005174:	2300      	movs	r3, #0
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	617b      	str	r3, [r7, #20]
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	e000      	b.n	800518e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800518c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2201      	movs	r2, #1
 8005192:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800519e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3730      	adds	r7, #48	; 0x30
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b088      	sub	sp, #32
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	603b      	str	r3, [r7, #0]
 80051b8:	4613      	mov	r3, r2
 80051ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051bc:	f7fd fe8e 	bl	8002edc <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	1a9b      	subs	r3, r3, r2
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	4413      	add	r3, r2
 80051ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051cc:	f7fd fe86 	bl	8002edc <HAL_GetTick>
 80051d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051d2:	4b39      	ldr	r3, [pc, #228]	; (80052b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	015b      	lsls	r3, r3, #5
 80051d8:	0d1b      	lsrs	r3, r3, #20
 80051da:	69fa      	ldr	r2, [r7, #28]
 80051dc:	fb02 f303 	mul.w	r3, r2, r3
 80051e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051e2:	e054      	b.n	800528e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ea:	d050      	beq.n	800528e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051ec:	f7fd fe76 	bl	8002edc <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d902      	bls.n	8005202 <SPI_WaitFlagStateUntilTimeout+0x56>
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d13d      	bne.n	800527e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005210:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800521a:	d111      	bne.n	8005240 <SPI_WaitFlagStateUntilTimeout+0x94>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005224:	d004      	beq.n	8005230 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800522e:	d107      	bne.n	8005240 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800523e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005244:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005248:	d10f      	bne.n	800526a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005258:	601a      	str	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005268:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e017      	b.n	80052ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005284:	2300      	movs	r3, #0
 8005286:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	3b01      	subs	r3, #1
 800528c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4013      	ands	r3, r2
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	429a      	cmp	r2, r3
 800529c:	bf0c      	ite	eq
 800529e:	2301      	moveq	r3, #1
 80052a0:	2300      	movne	r3, #0
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	461a      	mov	r2, r3
 80052a6:	79fb      	ldrb	r3, [r7, #7]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d19b      	bne.n	80051e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3720      	adds	r7, #32
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000008 	.word	0x20000008

080052bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b088      	sub	sp, #32
 80052c0:	af02      	add	r7, sp, #8
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80052c8:	4b1b      	ldr	r3, [pc, #108]	; (8005338 <SPI_EndRxTxTransaction+0x7c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a1b      	ldr	r2, [pc, #108]	; (800533c <SPI_EndRxTxTransaction+0x80>)
 80052ce:	fba2 2303 	umull	r2, r3, r2, r3
 80052d2:	0d5b      	lsrs	r3, r3, #21
 80052d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052d8:	fb02 f303 	mul.w	r3, r2, r3
 80052dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052e6:	d112      	bne.n	800530e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2200      	movs	r2, #0
 80052f0:	2180      	movs	r1, #128	; 0x80
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f7ff ff5a 	bl	80051ac <SPI_WaitFlagStateUntilTimeout>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d016      	beq.n	800532c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005302:	f043 0220 	orr.w	r2, r3, #32
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e00f      	b.n	800532e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00a      	beq.n	800532a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	3b01      	subs	r3, #1
 8005318:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005324:	2b80      	cmp	r3, #128	; 0x80
 8005326:	d0f2      	beq.n	800530e <SPI_EndRxTxTransaction+0x52>
 8005328:	e000      	b.n	800532c <SPI_EndRxTxTransaction+0x70>
        break;
 800532a:	bf00      	nop
  }

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3718      	adds	r7, #24
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000008 	.word	0x20000008
 800533c:	165e9f81 	.word	0x165e9f81

08005340 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e041      	b.n	80053d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d106      	bne.n	800536c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f7fc fe1c 	bl	8001fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3304      	adds	r3, #4
 800537c:	4619      	mov	r1, r3
 800537e:	4610      	mov	r0, r2
 8005380:	f000 fbf6 	bl	8005b70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d001      	beq.n	80053f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e046      	b.n	8005486 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a23      	ldr	r2, [pc, #140]	; (8005494 <HAL_TIM_Base_Start+0xb4>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d022      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005412:	d01d      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a1f      	ldr	r2, [pc, #124]	; (8005498 <HAL_TIM_Base_Start+0xb8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d018      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a1e      	ldr	r2, [pc, #120]	; (800549c <HAL_TIM_Base_Start+0xbc>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d013      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a1c      	ldr	r2, [pc, #112]	; (80054a0 <HAL_TIM_Base_Start+0xc0>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d00e      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a1b      	ldr	r2, [pc, #108]	; (80054a4 <HAL_TIM_Base_Start+0xc4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d009      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a19      	ldr	r2, [pc, #100]	; (80054a8 <HAL_TIM_Base_Start+0xc8>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d004      	beq.n	8005450 <HAL_TIM_Base_Start+0x70>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a18      	ldr	r2, [pc, #96]	; (80054ac <HAL_TIM_Base_Start+0xcc>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d111      	bne.n	8005474 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0307 	and.w	r3, r3, #7
 800545a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2b06      	cmp	r3, #6
 8005460:	d010      	beq.n	8005484 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f042 0201 	orr.w	r2, r2, #1
 8005470:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005472:	e007      	b.n	8005484 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0201 	orr.w	r2, r2, #1
 8005482:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	40010000 	.word	0x40010000
 8005498:	40000400 	.word	0x40000400
 800549c:	40000800 	.word	0x40000800
 80054a0:	40000c00 	.word	0x40000c00
 80054a4:	40010400 	.word	0x40010400
 80054a8:	40014000 	.word	0x40014000
 80054ac:	40001800 	.word	0x40001800

080054b0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e041      	b.n	8005546 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d106      	bne.n	80054dc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f839 	bl	800554e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2202      	movs	r2, #2
 80054e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3304      	adds	r3, #4
 80054ec:	4619      	mov	r1, r3
 80054ee:	4610      	mov	r0, r2
 80054f0:	f000 fb3e 	bl	8005b70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800554e:	b480      	push	{r7}
 8005550:	b083      	sub	sp, #12
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005556:	bf00      	nop
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b082      	sub	sp, #8
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e041      	b.n	80055f8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d106      	bne.n	800558e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f839 	bl	8005600 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2202      	movs	r2, #2
 8005592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	3304      	adds	r3, #4
 800559e:	4619      	mov	r1, r3
 80055a0:	4610      	mov	r0, r2
 80055a2:	f000 fae5 	bl	8005b70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d109      	bne.n	8005638 <HAL_TIM_PWM_Start+0x24>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b01      	cmp	r3, #1
 800562e:	bf14      	ite	ne
 8005630:	2301      	movne	r3, #1
 8005632:	2300      	moveq	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	e022      	b.n	800567e <HAL_TIM_PWM_Start+0x6a>
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	2b04      	cmp	r3, #4
 800563c:	d109      	bne.n	8005652 <HAL_TIM_PWM_Start+0x3e>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b01      	cmp	r3, #1
 8005648:	bf14      	ite	ne
 800564a:	2301      	movne	r3, #1
 800564c:	2300      	moveq	r3, #0
 800564e:	b2db      	uxtb	r3, r3
 8005650:	e015      	b.n	800567e <HAL_TIM_PWM_Start+0x6a>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2b08      	cmp	r3, #8
 8005656:	d109      	bne.n	800566c <HAL_TIM_PWM_Start+0x58>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b01      	cmp	r3, #1
 8005662:	bf14      	ite	ne
 8005664:	2301      	movne	r3, #1
 8005666:	2300      	moveq	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	e008      	b.n	800567e <HAL_TIM_PWM_Start+0x6a>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b01      	cmp	r3, #1
 8005676:	bf14      	ite	ne
 8005678:	2301      	movne	r3, #1
 800567a:	2300      	moveq	r3, #0
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e07c      	b.n	8005780 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d104      	bne.n	8005696 <HAL_TIM_PWM_Start+0x82>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005694:	e013      	b.n	80056be <HAL_TIM_PWM_Start+0xaa>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b04      	cmp	r3, #4
 800569a:	d104      	bne.n	80056a6 <HAL_TIM_PWM_Start+0x92>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2202      	movs	r2, #2
 80056a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056a4:	e00b      	b.n	80056be <HAL_TIM_PWM_Start+0xaa>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b08      	cmp	r3, #8
 80056aa:	d104      	bne.n	80056b6 <HAL_TIM_PWM_Start+0xa2>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056b4:	e003      	b.n	80056be <HAL_TIM_PWM_Start+0xaa>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2202      	movs	r2, #2
 80056ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2201      	movs	r2, #1
 80056c4:	6839      	ldr	r1, [r7, #0]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fd3c 	bl	8006144 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a2d      	ldr	r2, [pc, #180]	; (8005788 <HAL_TIM_PWM_Start+0x174>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d004      	beq.n	80056e0 <HAL_TIM_PWM_Start+0xcc>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a2c      	ldr	r2, [pc, #176]	; (800578c <HAL_TIM_PWM_Start+0x178>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d101      	bne.n	80056e4 <HAL_TIM_PWM_Start+0xd0>
 80056e0:	2301      	movs	r3, #1
 80056e2:	e000      	b.n	80056e6 <HAL_TIM_PWM_Start+0xd2>
 80056e4:	2300      	movs	r3, #0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d007      	beq.n	80056fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a22      	ldr	r2, [pc, #136]	; (8005788 <HAL_TIM_PWM_Start+0x174>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d022      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800570c:	d01d      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a1f      	ldr	r2, [pc, #124]	; (8005790 <HAL_TIM_PWM_Start+0x17c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d018      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a1d      	ldr	r2, [pc, #116]	; (8005794 <HAL_TIM_PWM_Start+0x180>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d013      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a1c      	ldr	r2, [pc, #112]	; (8005798 <HAL_TIM_PWM_Start+0x184>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00e      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a16      	ldr	r2, [pc, #88]	; (800578c <HAL_TIM_PWM_Start+0x178>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d009      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a18      	ldr	r2, [pc, #96]	; (800579c <HAL_TIM_PWM_Start+0x188>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d004      	beq.n	800574a <HAL_TIM_PWM_Start+0x136>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a16      	ldr	r2, [pc, #88]	; (80057a0 <HAL_TIM_PWM_Start+0x18c>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d111      	bne.n	800576e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f003 0307 	and.w	r3, r3, #7
 8005754:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2b06      	cmp	r3, #6
 800575a:	d010      	beq.n	800577e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0201 	orr.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800576c:	e007      	b.n	800577e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f042 0201 	orr.w	r2, r2, #1
 800577c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40010000 	.word	0x40010000
 800578c:	40010400 	.word	0x40010400
 8005790:	40000400 	.word	0x40000400
 8005794:	40000800 	.word	0x40000800
 8005798:	40000c00 	.word	0x40000c00
 800579c:	40014000 	.word	0x40014000
 80057a0:	40001800 	.word	0x40001800

080057a4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057b0:	2300      	movs	r3, #0
 80057b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d101      	bne.n	80057c2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80057be:	2302      	movs	r3, #2
 80057c0:	e048      	b.n	8005854 <HAL_TIM_OC_ConfigChannel+0xb0>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b0c      	cmp	r3, #12
 80057ce:	d839      	bhi.n	8005844 <HAL_TIM_OC_ConfigChannel+0xa0>
 80057d0:	a201      	add	r2, pc, #4	; (adr r2, 80057d8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80057d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d6:	bf00      	nop
 80057d8:	0800580d 	.word	0x0800580d
 80057dc:	08005845 	.word	0x08005845
 80057e0:	08005845 	.word	0x08005845
 80057e4:	08005845 	.word	0x08005845
 80057e8:	0800581b 	.word	0x0800581b
 80057ec:	08005845 	.word	0x08005845
 80057f0:	08005845 	.word	0x08005845
 80057f4:	08005845 	.word	0x08005845
 80057f8:	08005829 	.word	0x08005829
 80057fc:	08005845 	.word	0x08005845
 8005800:	08005845 	.word	0x08005845
 8005804:	08005845 	.word	0x08005845
 8005808:	08005837 	.word	0x08005837
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68b9      	ldr	r1, [r7, #8]
 8005812:	4618      	mov	r0, r3
 8005814:	f000 fa4c 	bl	8005cb0 <TIM_OC1_SetConfig>
      break;
 8005818:	e017      	b.n	800584a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68b9      	ldr	r1, [r7, #8]
 8005820:	4618      	mov	r0, r3
 8005822:	f000 fab5 	bl	8005d90 <TIM_OC2_SetConfig>
      break;
 8005826:	e010      	b.n	800584a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68b9      	ldr	r1, [r7, #8]
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fb24 	bl	8005e7c <TIM_OC3_SetConfig>
      break;
 8005834:	e009      	b.n	800584a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68b9      	ldr	r1, [r7, #8]
 800583c:	4618      	mov	r0, r3
 800583e:	f000 fb91 	bl	8005f64 <TIM_OC4_SetConfig>
      break;
 8005842:	e002      	b.n	800584a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	75fb      	strb	r3, [r7, #23]
      break;
 8005848:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005852:	7dfb      	ldrb	r3, [r7, #23]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3718      	adds	r7, #24
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005868:	2300      	movs	r3, #0
 800586a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005872:	2b01      	cmp	r3, #1
 8005874:	d101      	bne.n	800587a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005876:	2302      	movs	r3, #2
 8005878:	e0ae      	b.n	80059d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2201      	movs	r2, #1
 800587e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b0c      	cmp	r3, #12
 8005886:	f200 809f 	bhi.w	80059c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800588a:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800588c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005890:	080058c5 	.word	0x080058c5
 8005894:	080059c9 	.word	0x080059c9
 8005898:	080059c9 	.word	0x080059c9
 800589c:	080059c9 	.word	0x080059c9
 80058a0:	08005905 	.word	0x08005905
 80058a4:	080059c9 	.word	0x080059c9
 80058a8:	080059c9 	.word	0x080059c9
 80058ac:	080059c9 	.word	0x080059c9
 80058b0:	08005947 	.word	0x08005947
 80058b4:	080059c9 	.word	0x080059c9
 80058b8:	080059c9 	.word	0x080059c9
 80058bc:	080059c9 	.word	0x080059c9
 80058c0:	08005987 	.word	0x08005987
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68b9      	ldr	r1, [r7, #8]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 f9f0 	bl	8005cb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699a      	ldr	r2, [r3, #24]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0208 	orr.w	r2, r2, #8
 80058de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699a      	ldr	r2, [r3, #24]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0204 	bic.w	r2, r2, #4
 80058ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	6999      	ldr	r1, [r3, #24]
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	691a      	ldr	r2, [r3, #16]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	619a      	str	r2, [r3, #24]
      break;
 8005902:	e064      	b.n	80059ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fa40 	bl	8005d90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	699a      	ldr	r2, [r3, #24]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800591e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699a      	ldr	r2, [r3, #24]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800592e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6999      	ldr	r1, [r3, #24]
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	021a      	lsls	r2, r3, #8
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	619a      	str	r2, [r3, #24]
      break;
 8005944:	e043      	b.n	80059ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68b9      	ldr	r1, [r7, #8]
 800594c:	4618      	mov	r0, r3
 800594e:	f000 fa95 	bl	8005e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	69da      	ldr	r2, [r3, #28]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f042 0208 	orr.w	r2, r2, #8
 8005960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	69da      	ldr	r2, [r3, #28]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 0204 	bic.w	r2, r2, #4
 8005970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	69d9      	ldr	r1, [r3, #28]
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	691a      	ldr	r2, [r3, #16]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	61da      	str	r2, [r3, #28]
      break;
 8005984:	e023      	b.n	80059ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68b9      	ldr	r1, [r7, #8]
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fae9 	bl	8005f64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69da      	ldr	r2, [r3, #28]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	69da      	ldr	r2, [r3, #28]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69d9      	ldr	r1, [r3, #28]
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	021a      	lsls	r2, r3, #8
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	430a      	orrs	r2, r1
 80059c4:	61da      	str	r2, [r3, #28]
      break;
 80059c6:	e002      	b.n	80059ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	75fb      	strb	r3, [r7, #23]
      break;
 80059cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059ea:	2300      	movs	r3, #0
 80059ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_TIM_ConfigClockSource+0x1c>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e0b4      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x186>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a34:	d03e      	beq.n	8005ab4 <HAL_TIM_ConfigClockSource+0xd4>
 8005a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a3a:	f200 8087 	bhi.w	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a42:	f000 8086 	beq.w	8005b52 <HAL_TIM_ConfigClockSource+0x172>
 8005a46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a4a:	d87f      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a4c:	2b70      	cmp	r3, #112	; 0x70
 8005a4e:	d01a      	beq.n	8005a86 <HAL_TIM_ConfigClockSource+0xa6>
 8005a50:	2b70      	cmp	r3, #112	; 0x70
 8005a52:	d87b      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a54:	2b60      	cmp	r3, #96	; 0x60
 8005a56:	d050      	beq.n	8005afa <HAL_TIM_ConfigClockSource+0x11a>
 8005a58:	2b60      	cmp	r3, #96	; 0x60
 8005a5a:	d877      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a5c:	2b50      	cmp	r3, #80	; 0x50
 8005a5e:	d03c      	beq.n	8005ada <HAL_TIM_ConfigClockSource+0xfa>
 8005a60:	2b50      	cmp	r3, #80	; 0x50
 8005a62:	d873      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a64:	2b40      	cmp	r3, #64	; 0x40
 8005a66:	d058      	beq.n	8005b1a <HAL_TIM_ConfigClockSource+0x13a>
 8005a68:	2b40      	cmp	r3, #64	; 0x40
 8005a6a:	d86f      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a6c:	2b30      	cmp	r3, #48	; 0x30
 8005a6e:	d064      	beq.n	8005b3a <HAL_TIM_ConfigClockSource+0x15a>
 8005a70:	2b30      	cmp	r3, #48	; 0x30
 8005a72:	d86b      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	d060      	beq.n	8005b3a <HAL_TIM_ConfigClockSource+0x15a>
 8005a78:	2b20      	cmp	r3, #32
 8005a7a:	d867      	bhi.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d05c      	beq.n	8005b3a <HAL_TIM_ConfigClockSource+0x15a>
 8005a80:	2b10      	cmp	r3, #16
 8005a82:	d05a      	beq.n	8005b3a <HAL_TIM_ConfigClockSource+0x15a>
 8005a84:	e062      	b.n	8005b4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6818      	ldr	r0, [r3, #0]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	6899      	ldr	r1, [r3, #8]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f000 fb35 	bl	8006104 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005aa8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	609a      	str	r2, [r3, #8]
      break;
 8005ab2:	e04f      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6818      	ldr	r0, [r3, #0]
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	6899      	ldr	r1, [r3, #8]
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f000 fb1e 	bl	8006104 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ad6:	609a      	str	r2, [r3, #8]
      break;
 8005ad8:	e03c      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6818      	ldr	r0, [r3, #0]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	6859      	ldr	r1, [r3, #4]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	f000 fa92 	bl	8006010 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2150      	movs	r1, #80	; 0x50
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 faeb 	bl	80060ce <TIM_ITRx_SetConfig>
      break;
 8005af8:	e02c      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6818      	ldr	r0, [r3, #0]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	6859      	ldr	r1, [r3, #4]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	461a      	mov	r2, r3
 8005b08:	f000 fab1 	bl	800606e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2160      	movs	r1, #96	; 0x60
 8005b12:	4618      	mov	r0, r3
 8005b14:	f000 fadb 	bl	80060ce <TIM_ITRx_SetConfig>
      break;
 8005b18:	e01c      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6818      	ldr	r0, [r3, #0]
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	6859      	ldr	r1, [r3, #4]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	461a      	mov	r2, r3
 8005b28:	f000 fa72 	bl	8006010 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2140      	movs	r1, #64	; 0x40
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 facb 	bl	80060ce <TIM_ITRx_SetConfig>
      break;
 8005b38:	e00c      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4619      	mov	r1, r3
 8005b44:	4610      	mov	r0, r2
 8005b46:	f000 fac2 	bl	80060ce <TIM_ITRx_SetConfig>
      break;
 8005b4a:	e003      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005b50:	e000      	b.n	8005b54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
	...

08005b70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b085      	sub	sp, #20
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a40      	ldr	r2, [pc, #256]	; (8005c84 <TIM_Base_SetConfig+0x114>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d013      	beq.n	8005bb0 <TIM_Base_SetConfig+0x40>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b8e:	d00f      	beq.n	8005bb0 <TIM_Base_SetConfig+0x40>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a3d      	ldr	r2, [pc, #244]	; (8005c88 <TIM_Base_SetConfig+0x118>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d00b      	beq.n	8005bb0 <TIM_Base_SetConfig+0x40>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a3c      	ldr	r2, [pc, #240]	; (8005c8c <TIM_Base_SetConfig+0x11c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d007      	beq.n	8005bb0 <TIM_Base_SetConfig+0x40>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a3b      	ldr	r2, [pc, #236]	; (8005c90 <TIM_Base_SetConfig+0x120>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_Base_SetConfig+0x40>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a3a      	ldr	r2, [pc, #232]	; (8005c94 <TIM_Base_SetConfig+0x124>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d108      	bne.n	8005bc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a2f      	ldr	r2, [pc, #188]	; (8005c84 <TIM_Base_SetConfig+0x114>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d02b      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd0:	d027      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a2c      	ldr	r2, [pc, #176]	; (8005c88 <TIM_Base_SetConfig+0x118>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d023      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a2b      	ldr	r2, [pc, #172]	; (8005c8c <TIM_Base_SetConfig+0x11c>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d01f      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a2a      	ldr	r2, [pc, #168]	; (8005c90 <TIM_Base_SetConfig+0x120>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d01b      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a29      	ldr	r2, [pc, #164]	; (8005c94 <TIM_Base_SetConfig+0x124>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d017      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a28      	ldr	r2, [pc, #160]	; (8005c98 <TIM_Base_SetConfig+0x128>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d013      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a27      	ldr	r2, [pc, #156]	; (8005c9c <TIM_Base_SetConfig+0x12c>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00f      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a26      	ldr	r2, [pc, #152]	; (8005ca0 <TIM_Base_SetConfig+0x130>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d00b      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a25      	ldr	r2, [pc, #148]	; (8005ca4 <TIM_Base_SetConfig+0x134>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d007      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a24      	ldr	r2, [pc, #144]	; (8005ca8 <TIM_Base_SetConfig+0x138>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d003      	beq.n	8005c22 <TIM_Base_SetConfig+0xb2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a23      	ldr	r2, [pc, #140]	; (8005cac <TIM_Base_SetConfig+0x13c>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d108      	bne.n	8005c34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	689a      	ldr	r2, [r3, #8]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a0a      	ldr	r2, [pc, #40]	; (8005c84 <TIM_Base_SetConfig+0x114>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d003      	beq.n	8005c68 <TIM_Base_SetConfig+0xf8>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a0c      	ldr	r2, [pc, #48]	; (8005c94 <TIM_Base_SetConfig+0x124>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d103      	bne.n	8005c70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	615a      	str	r2, [r3, #20]
}
 8005c76:	bf00      	nop
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40010000 	.word	0x40010000
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800
 8005c90:	40000c00 	.word	0x40000c00
 8005c94:	40010400 	.word	0x40010400
 8005c98:	40014000 	.word	0x40014000
 8005c9c:	40014400 	.word	0x40014400
 8005ca0:	40014800 	.word	0x40014800
 8005ca4:	40001800 	.word	0x40001800
 8005ca8:	40001c00 	.word	0x40001c00
 8005cac:	40002000 	.word	0x40002000

08005cb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b087      	sub	sp, #28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	f023 0201 	bic.w	r2, r3, #1
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f023 0303 	bic.w	r3, r3, #3
 8005ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f023 0302 	bic.w	r3, r3, #2
 8005cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a20      	ldr	r2, [pc, #128]	; (8005d88 <TIM_OC1_SetConfig+0xd8>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d003      	beq.n	8005d14 <TIM_OC1_SetConfig+0x64>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a1f      	ldr	r2, [pc, #124]	; (8005d8c <TIM_OC1_SetConfig+0xdc>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d10c      	bne.n	8005d2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f023 0308 	bic.w	r3, r3, #8
 8005d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f023 0304 	bic.w	r3, r3, #4
 8005d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a15      	ldr	r2, [pc, #84]	; (8005d88 <TIM_OC1_SetConfig+0xd8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d003      	beq.n	8005d3e <TIM_OC1_SetConfig+0x8e>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a14      	ldr	r2, [pc, #80]	; (8005d8c <TIM_OC1_SetConfig+0xdc>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d111      	bne.n	8005d62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	685a      	ldr	r2, [r3, #4]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	621a      	str	r2, [r3, #32]
}
 8005d7c:	bf00      	nop
 8005d7e:	371c      	adds	r7, #28
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr
 8005d88:	40010000 	.word	0x40010000
 8005d8c:	40010400 	.word	0x40010400

08005d90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f023 0210 	bic.w	r2, r3, #16
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	021b      	lsls	r3, r3, #8
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f023 0320 	bic.w	r3, r3, #32
 8005dda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a22      	ldr	r2, [pc, #136]	; (8005e74 <TIM_OC2_SetConfig+0xe4>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d003      	beq.n	8005df8 <TIM_OC2_SetConfig+0x68>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a21      	ldr	r2, [pc, #132]	; (8005e78 <TIM_OC2_SetConfig+0xe8>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d10d      	bne.n	8005e14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	4a17      	ldr	r2, [pc, #92]	; (8005e74 <TIM_OC2_SetConfig+0xe4>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d003      	beq.n	8005e24 <TIM_OC2_SetConfig+0x94>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a16      	ldr	r2, [pc, #88]	; (8005e78 <TIM_OC2_SetConfig+0xe8>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d113      	bne.n	8005e4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40010000 	.word	0x40010000
 8005e78:	40010400 	.word	0x40010400

08005e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	021b      	lsls	r3, r3, #8
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a21      	ldr	r2, [pc, #132]	; (8005f5c <TIM_OC3_SetConfig+0xe0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d003      	beq.n	8005ee2 <TIM_OC3_SetConfig+0x66>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a20      	ldr	r2, [pc, #128]	; (8005f60 <TIM_OC3_SetConfig+0xe4>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d10d      	bne.n	8005efe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a16      	ldr	r2, [pc, #88]	; (8005f5c <TIM_OC3_SetConfig+0xe0>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d003      	beq.n	8005f0e <TIM_OC3_SetConfig+0x92>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a15      	ldr	r2, [pc, #84]	; (8005f60 <TIM_OC3_SetConfig+0xe4>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d113      	bne.n	8005f36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	697a      	ldr	r2, [r7, #20]
 8005f4e:	621a      	str	r2, [r3, #32]
}
 8005f50:	bf00      	nop
 8005f52:	371c      	adds	r7, #28
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	40010000 	.word	0x40010000
 8005f60:	40010400 	.word	0x40010400

08005f64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b087      	sub	sp, #28
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69db      	ldr	r3, [r3, #28]
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	021b      	lsls	r3, r3, #8
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	031b      	lsls	r3, r3, #12
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a12      	ldr	r2, [pc, #72]	; (8006008 <TIM_OC4_SetConfig+0xa4>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d003      	beq.n	8005fcc <TIM_OC4_SetConfig+0x68>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a11      	ldr	r2, [pc, #68]	; (800600c <TIM_OC4_SetConfig+0xa8>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d109      	bne.n	8005fe0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	019b      	lsls	r3, r3, #6
 8005fda:	697a      	ldr	r2, [r7, #20]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68fa      	ldr	r2, [r7, #12]
 8005fea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685a      	ldr	r2, [r3, #4]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	621a      	str	r2, [r3, #32]
}
 8005ffa:	bf00      	nop
 8005ffc:	371c      	adds	r7, #28
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	40010000 	.word	0x40010000
 800600c:	40010400 	.word	0x40010400

08006010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	f023 0201 	bic.w	r2, r3, #1
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800603a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	4313      	orrs	r3, r2
 8006044:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f023 030a 	bic.w	r3, r3, #10
 800604c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	4313      	orrs	r3, r2
 8006054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	621a      	str	r2, [r3, #32]
}
 8006062:	bf00      	nop
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr

0800606e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800606e:	b480      	push	{r7}
 8006070:	b087      	sub	sp, #28
 8006072:	af00      	add	r7, sp, #0
 8006074:	60f8      	str	r0, [r7, #12]
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	f023 0210 	bic.w	r2, r3, #16
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006098:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	031b      	lsls	r3, r3, #12
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	621a      	str	r2, [r3, #32]
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
 80060d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	f043 0307 	orr.w	r3, r3, #7
 80060f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	609a      	str	r2, [r3, #8]
}
 80060f8:	bf00      	nop
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006104:	b480      	push	{r7}
 8006106:	b087      	sub	sp, #28
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800611e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	021a      	lsls	r2, r3, #8
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	431a      	orrs	r2, r3
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	4313      	orrs	r3, r2
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	4313      	orrs	r3, r2
 8006130:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	697a      	ldr	r2, [r7, #20]
 8006136:	609a      	str	r2, [r3, #8]
}
 8006138:	bf00      	nop
 800613a:	371c      	adds	r7, #28
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006144:	b480      	push	{r7}
 8006146:	b087      	sub	sp, #28
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f003 031f 	and.w	r3, r3, #31
 8006156:	2201      	movs	r2, #1
 8006158:	fa02 f303 	lsl.w	r3, r2, r3
 800615c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6a1a      	ldr	r2, [r3, #32]
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	43db      	mvns	r3, r3
 8006166:	401a      	ands	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6a1a      	ldr	r2, [r3, #32]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f003 031f 	and.w	r3, r3, #31
 8006176:	6879      	ldr	r1, [r7, #4]
 8006178:	fa01 f303 	lsl.w	r3, r1, r3
 800617c:	431a      	orrs	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	621a      	str	r2, [r3, #32]
}
 8006182:	bf00      	nop
 8006184:	371c      	adds	r7, #28
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
	...

08006190 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d101      	bne.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061a4:	2302      	movs	r3, #2
 80061a6:	e05a      	b.n	800625e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a21      	ldr	r2, [pc, #132]	; (800626c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d022      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061f4:	d01d      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a1d      	ldr	r2, [pc, #116]	; (8006270 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d018      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a1b      	ldr	r2, [pc, #108]	; (8006274 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d013      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a1a      	ldr	r2, [pc, #104]	; (8006278 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d00e      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a18      	ldr	r2, [pc, #96]	; (800627c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d009      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a17      	ldr	r2, [pc, #92]	; (8006280 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d004      	beq.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a15      	ldr	r2, [pc, #84]	; (8006284 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d10c      	bne.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006238:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	4313      	orrs	r3, r2
 8006242:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68ba      	ldr	r2, [r7, #8]
 800624a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	40010000 	.word	0x40010000
 8006270:	40000400 	.word	0x40000400
 8006274:	40000800 	.word	0x40000800
 8006278:	40000c00 	.word	0x40000c00
 800627c:	40010400 	.word	0x40010400
 8006280:	40014000 	.word	0x40014000
 8006284:	40001800 	.word	0x40001800

08006288 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e03f      	b.n	800631a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fb ff3c 	bl	800212c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2224      	movs	r2, #36	; 0x24
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68da      	ldr	r2, [r3, #12]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 f829 	bl	8006324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	691a      	ldr	r2, [r3, #16]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80062e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	695a      	ldr	r2, [r3, #20]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68da      	ldr	r2, [r3, #12]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006300:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2220      	movs	r2, #32
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2220      	movs	r2, #32
 8006314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3708      	adds	r7, #8
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006328:	b0c0      	sub	sp, #256	; 0x100
 800632a:	af00      	add	r7, sp, #0
 800632c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006340:	68d9      	ldr	r1, [r3, #12]
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	ea40 0301 	orr.w	r3, r0, r1
 800634c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800634e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	431a      	orrs	r2, r3
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	431a      	orrs	r2, r3
 8006364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800637c:	f021 010c 	bic.w	r1, r1, #12
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800638a:	430b      	orrs	r3, r1
 800638c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800638e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800639a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800639e:	6999      	ldr	r1, [r3, #24]
 80063a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	ea40 0301 	orr.w	r3, r0, r1
 80063aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	4b8f      	ldr	r3, [pc, #572]	; (80065f0 <UART_SetConfig+0x2cc>)
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d005      	beq.n	80063c4 <UART_SetConfig+0xa0>
 80063b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4b8d      	ldr	r3, [pc, #564]	; (80065f4 <UART_SetConfig+0x2d0>)
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d104      	bne.n	80063ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063c4:	f7fe fcb2 	bl	8004d2c <HAL_RCC_GetPCLK2Freq>
 80063c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80063cc:	e003      	b.n	80063d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063ce:	f7fe fc99 	bl	8004d04 <HAL_RCC_GetPCLK1Freq>
 80063d2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063e0:	f040 810c 	bne.w	80065fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80063ee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80063f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80063f6:	4622      	mov	r2, r4
 80063f8:	462b      	mov	r3, r5
 80063fa:	1891      	adds	r1, r2, r2
 80063fc:	65b9      	str	r1, [r7, #88]	; 0x58
 80063fe:	415b      	adcs	r3, r3
 8006400:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006402:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006406:	4621      	mov	r1, r4
 8006408:	eb12 0801 	adds.w	r8, r2, r1
 800640c:	4629      	mov	r1, r5
 800640e:	eb43 0901 	adc.w	r9, r3, r1
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	f04f 0300 	mov.w	r3, #0
 800641a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800641e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006426:	4690      	mov	r8, r2
 8006428:	4699      	mov	r9, r3
 800642a:	4623      	mov	r3, r4
 800642c:	eb18 0303 	adds.w	r3, r8, r3
 8006430:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006434:	462b      	mov	r3, r5
 8006436:	eb49 0303 	adc.w	r3, r9, r3
 800643a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800643e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800644a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800644e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006452:	460b      	mov	r3, r1
 8006454:	18db      	adds	r3, r3, r3
 8006456:	653b      	str	r3, [r7, #80]	; 0x50
 8006458:	4613      	mov	r3, r2
 800645a:	eb42 0303 	adc.w	r3, r2, r3
 800645e:	657b      	str	r3, [r7, #84]	; 0x54
 8006460:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006464:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006468:	f7fa fbee 	bl	8000c48 <__aeabi_uldivmod>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	4b61      	ldr	r3, [pc, #388]	; (80065f8 <UART_SetConfig+0x2d4>)
 8006472:	fba3 2302 	umull	r2, r3, r3, r2
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	011c      	lsls	r4, r3, #4
 800647a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800647e:	2200      	movs	r2, #0
 8006480:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006484:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006488:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800648c:	4642      	mov	r2, r8
 800648e:	464b      	mov	r3, r9
 8006490:	1891      	adds	r1, r2, r2
 8006492:	64b9      	str	r1, [r7, #72]	; 0x48
 8006494:	415b      	adcs	r3, r3
 8006496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006498:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800649c:	4641      	mov	r1, r8
 800649e:	eb12 0a01 	adds.w	sl, r2, r1
 80064a2:	4649      	mov	r1, r9
 80064a4:	eb43 0b01 	adc.w	fp, r3, r1
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	f04f 0300 	mov.w	r3, #0
 80064b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80064b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80064b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064bc:	4692      	mov	sl, r2
 80064be:	469b      	mov	fp, r3
 80064c0:	4643      	mov	r3, r8
 80064c2:	eb1a 0303 	adds.w	r3, sl, r3
 80064c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064ca:	464b      	mov	r3, r9
 80064cc:	eb4b 0303 	adc.w	r3, fp, r3
 80064d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80064d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80064e0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80064e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80064e8:	460b      	mov	r3, r1
 80064ea:	18db      	adds	r3, r3, r3
 80064ec:	643b      	str	r3, [r7, #64]	; 0x40
 80064ee:	4613      	mov	r3, r2
 80064f0:	eb42 0303 	adc.w	r3, r2, r3
 80064f4:	647b      	str	r3, [r7, #68]	; 0x44
 80064f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80064fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80064fe:	f7fa fba3 	bl	8000c48 <__aeabi_uldivmod>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4611      	mov	r1, r2
 8006508:	4b3b      	ldr	r3, [pc, #236]	; (80065f8 <UART_SetConfig+0x2d4>)
 800650a:	fba3 2301 	umull	r2, r3, r3, r1
 800650e:	095b      	lsrs	r3, r3, #5
 8006510:	2264      	movs	r2, #100	; 0x64
 8006512:	fb02 f303 	mul.w	r3, r2, r3
 8006516:	1acb      	subs	r3, r1, r3
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800651e:	4b36      	ldr	r3, [pc, #216]	; (80065f8 <UART_SetConfig+0x2d4>)
 8006520:	fba3 2302 	umull	r2, r3, r3, r2
 8006524:	095b      	lsrs	r3, r3, #5
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800652c:	441c      	add	r4, r3
 800652e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006532:	2200      	movs	r2, #0
 8006534:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006538:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800653c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006540:	4642      	mov	r2, r8
 8006542:	464b      	mov	r3, r9
 8006544:	1891      	adds	r1, r2, r2
 8006546:	63b9      	str	r1, [r7, #56]	; 0x38
 8006548:	415b      	adcs	r3, r3
 800654a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800654c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006550:	4641      	mov	r1, r8
 8006552:	1851      	adds	r1, r2, r1
 8006554:	6339      	str	r1, [r7, #48]	; 0x30
 8006556:	4649      	mov	r1, r9
 8006558:	414b      	adcs	r3, r1
 800655a:	637b      	str	r3, [r7, #52]	; 0x34
 800655c:	f04f 0200 	mov.w	r2, #0
 8006560:	f04f 0300 	mov.w	r3, #0
 8006564:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006568:	4659      	mov	r1, fp
 800656a:	00cb      	lsls	r3, r1, #3
 800656c:	4651      	mov	r1, sl
 800656e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006572:	4651      	mov	r1, sl
 8006574:	00ca      	lsls	r2, r1, #3
 8006576:	4610      	mov	r0, r2
 8006578:	4619      	mov	r1, r3
 800657a:	4603      	mov	r3, r0
 800657c:	4642      	mov	r2, r8
 800657e:	189b      	adds	r3, r3, r2
 8006580:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006584:	464b      	mov	r3, r9
 8006586:	460a      	mov	r2, r1
 8006588:	eb42 0303 	adc.w	r3, r2, r3
 800658c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800659c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80065a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80065a4:	460b      	mov	r3, r1
 80065a6:	18db      	adds	r3, r3, r3
 80065a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80065aa:	4613      	mov	r3, r2
 80065ac:	eb42 0303 	adc.w	r3, r2, r3
 80065b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80065b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80065ba:	f7fa fb45 	bl	8000c48 <__aeabi_uldivmod>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4b0d      	ldr	r3, [pc, #52]	; (80065f8 <UART_SetConfig+0x2d4>)
 80065c4:	fba3 1302 	umull	r1, r3, r3, r2
 80065c8:	095b      	lsrs	r3, r3, #5
 80065ca:	2164      	movs	r1, #100	; 0x64
 80065cc:	fb01 f303 	mul.w	r3, r1, r3
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	3332      	adds	r3, #50	; 0x32
 80065d6:	4a08      	ldr	r2, [pc, #32]	; (80065f8 <UART_SetConfig+0x2d4>)
 80065d8:	fba2 2303 	umull	r2, r3, r2, r3
 80065dc:	095b      	lsrs	r3, r3, #5
 80065de:	f003 0207 	and.w	r2, r3, #7
 80065e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4422      	add	r2, r4
 80065ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065ec:	e105      	b.n	80067fa <UART_SetConfig+0x4d6>
 80065ee:	bf00      	nop
 80065f0:	40011000 	.word	0x40011000
 80065f4:	40011400 	.word	0x40011400
 80065f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006600:	2200      	movs	r2, #0
 8006602:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006606:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800660a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800660e:	4642      	mov	r2, r8
 8006610:	464b      	mov	r3, r9
 8006612:	1891      	adds	r1, r2, r2
 8006614:	6239      	str	r1, [r7, #32]
 8006616:	415b      	adcs	r3, r3
 8006618:	627b      	str	r3, [r7, #36]	; 0x24
 800661a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800661e:	4641      	mov	r1, r8
 8006620:	1854      	adds	r4, r2, r1
 8006622:	4649      	mov	r1, r9
 8006624:	eb43 0501 	adc.w	r5, r3, r1
 8006628:	f04f 0200 	mov.w	r2, #0
 800662c:	f04f 0300 	mov.w	r3, #0
 8006630:	00eb      	lsls	r3, r5, #3
 8006632:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006636:	00e2      	lsls	r2, r4, #3
 8006638:	4614      	mov	r4, r2
 800663a:	461d      	mov	r5, r3
 800663c:	4643      	mov	r3, r8
 800663e:	18e3      	adds	r3, r4, r3
 8006640:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006644:	464b      	mov	r3, r9
 8006646:	eb45 0303 	adc.w	r3, r5, r3
 800664a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800664e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800665a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800665e:	f04f 0200 	mov.w	r2, #0
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800666a:	4629      	mov	r1, r5
 800666c:	008b      	lsls	r3, r1, #2
 800666e:	4621      	mov	r1, r4
 8006670:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006674:	4621      	mov	r1, r4
 8006676:	008a      	lsls	r2, r1, #2
 8006678:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800667c:	f7fa fae4 	bl	8000c48 <__aeabi_uldivmod>
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	4b60      	ldr	r3, [pc, #384]	; (8006808 <UART_SetConfig+0x4e4>)
 8006686:	fba3 2302 	umull	r2, r3, r3, r2
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	011c      	lsls	r4, r3, #4
 800668e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006692:	2200      	movs	r2, #0
 8006694:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006698:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800669c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80066a0:	4642      	mov	r2, r8
 80066a2:	464b      	mov	r3, r9
 80066a4:	1891      	adds	r1, r2, r2
 80066a6:	61b9      	str	r1, [r7, #24]
 80066a8:	415b      	adcs	r3, r3
 80066aa:	61fb      	str	r3, [r7, #28]
 80066ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066b0:	4641      	mov	r1, r8
 80066b2:	1851      	adds	r1, r2, r1
 80066b4:	6139      	str	r1, [r7, #16]
 80066b6:	4649      	mov	r1, r9
 80066b8:	414b      	adcs	r3, r1
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066c8:	4659      	mov	r1, fp
 80066ca:	00cb      	lsls	r3, r1, #3
 80066cc:	4651      	mov	r1, sl
 80066ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066d2:	4651      	mov	r1, sl
 80066d4:	00ca      	lsls	r2, r1, #3
 80066d6:	4610      	mov	r0, r2
 80066d8:	4619      	mov	r1, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	4642      	mov	r2, r8
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80066e4:	464b      	mov	r3, r9
 80066e6:	460a      	mov	r2, r1
 80066e8:	eb42 0303 	adc.w	r3, r2, r3
 80066ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80066fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80066fc:	f04f 0200 	mov.w	r2, #0
 8006700:	f04f 0300 	mov.w	r3, #0
 8006704:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006708:	4649      	mov	r1, r9
 800670a:	008b      	lsls	r3, r1, #2
 800670c:	4641      	mov	r1, r8
 800670e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006712:	4641      	mov	r1, r8
 8006714:	008a      	lsls	r2, r1, #2
 8006716:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800671a:	f7fa fa95 	bl	8000c48 <__aeabi_uldivmod>
 800671e:	4602      	mov	r2, r0
 8006720:	460b      	mov	r3, r1
 8006722:	4b39      	ldr	r3, [pc, #228]	; (8006808 <UART_SetConfig+0x4e4>)
 8006724:	fba3 1302 	umull	r1, r3, r3, r2
 8006728:	095b      	lsrs	r3, r3, #5
 800672a:	2164      	movs	r1, #100	; 0x64
 800672c:	fb01 f303 	mul.w	r3, r1, r3
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	011b      	lsls	r3, r3, #4
 8006734:	3332      	adds	r3, #50	; 0x32
 8006736:	4a34      	ldr	r2, [pc, #208]	; (8006808 <UART_SetConfig+0x4e4>)
 8006738:	fba2 2303 	umull	r2, r3, r2, r3
 800673c:	095b      	lsrs	r3, r3, #5
 800673e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006742:	441c      	add	r4, r3
 8006744:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006748:	2200      	movs	r2, #0
 800674a:	673b      	str	r3, [r7, #112]	; 0x70
 800674c:	677a      	str	r2, [r7, #116]	; 0x74
 800674e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006752:	4642      	mov	r2, r8
 8006754:	464b      	mov	r3, r9
 8006756:	1891      	adds	r1, r2, r2
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	415b      	adcs	r3, r3
 800675c:	60fb      	str	r3, [r7, #12]
 800675e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006762:	4641      	mov	r1, r8
 8006764:	1851      	adds	r1, r2, r1
 8006766:	6039      	str	r1, [r7, #0]
 8006768:	4649      	mov	r1, r9
 800676a:	414b      	adcs	r3, r1
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	f04f 0200 	mov.w	r2, #0
 8006772:	f04f 0300 	mov.w	r3, #0
 8006776:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800677a:	4659      	mov	r1, fp
 800677c:	00cb      	lsls	r3, r1, #3
 800677e:	4651      	mov	r1, sl
 8006780:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006784:	4651      	mov	r1, sl
 8006786:	00ca      	lsls	r2, r1, #3
 8006788:	4610      	mov	r0, r2
 800678a:	4619      	mov	r1, r3
 800678c:	4603      	mov	r3, r0
 800678e:	4642      	mov	r2, r8
 8006790:	189b      	adds	r3, r3, r2
 8006792:	66bb      	str	r3, [r7, #104]	; 0x68
 8006794:	464b      	mov	r3, r9
 8006796:	460a      	mov	r2, r1
 8006798:	eb42 0303 	adc.w	r3, r2, r3
 800679c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	663b      	str	r3, [r7, #96]	; 0x60
 80067a8:	667a      	str	r2, [r7, #100]	; 0x64
 80067aa:	f04f 0200 	mov.w	r2, #0
 80067ae:	f04f 0300 	mov.w	r3, #0
 80067b2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80067b6:	4649      	mov	r1, r9
 80067b8:	008b      	lsls	r3, r1, #2
 80067ba:	4641      	mov	r1, r8
 80067bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067c0:	4641      	mov	r1, r8
 80067c2:	008a      	lsls	r2, r1, #2
 80067c4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80067c8:	f7fa fa3e 	bl	8000c48 <__aeabi_uldivmod>
 80067cc:	4602      	mov	r2, r0
 80067ce:	460b      	mov	r3, r1
 80067d0:	4b0d      	ldr	r3, [pc, #52]	; (8006808 <UART_SetConfig+0x4e4>)
 80067d2:	fba3 1302 	umull	r1, r3, r3, r2
 80067d6:	095b      	lsrs	r3, r3, #5
 80067d8:	2164      	movs	r1, #100	; 0x64
 80067da:	fb01 f303 	mul.w	r3, r1, r3
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	011b      	lsls	r3, r3, #4
 80067e2:	3332      	adds	r3, #50	; 0x32
 80067e4:	4a08      	ldr	r2, [pc, #32]	; (8006808 <UART_SetConfig+0x4e4>)
 80067e6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ea:	095b      	lsrs	r3, r3, #5
 80067ec:	f003 020f 	and.w	r2, r3, #15
 80067f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4422      	add	r2, r4
 80067f8:	609a      	str	r2, [r3, #8]
}
 80067fa:	bf00      	nop
 80067fc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006800:	46bd      	mov	sp, r7
 8006802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006806:	bf00      	nop
 8006808:	51eb851f 	.word	0x51eb851f

0800680c <SPI1_ReadWriteByte>:
						4Kbytes                                                    *
            16                                                     *
*********************************************************************************/	
 
static char SPI1_ReadWriteByte(uint8_t txdata)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af02      	add	r7, sp, #8
 8006812:	4603      	mov	r3, r0
 8006814:	71fb      	strb	r3, [r7, #7]
	uint8_t rxdata=00;
 8006816:	2300      	movs	r3, #0
 8006818:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_TransmitReceive(&hspi1,&txdata,&rxdata,1,3);
 800681a:	f107 020f 	add.w	r2, r7, #15
 800681e:	1df9      	adds	r1, r7, #7
 8006820:	2303      	movs	r3, #3
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	2301      	movs	r3, #1
 8006826:	4804      	ldr	r0, [pc, #16]	; (8006838 <SPI1_ReadWriteByte+0x2c>)
 8006828:	f7fe fb1d 	bl	8004e66 <HAL_SPI_TransmitReceive>
	return rxdata;
 800682c:	7bfb      	ldrb	r3, [r7, #15]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3710      	adds	r7, #16
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	20004160 	.word	0x20004160

0800683c <W25QXX_Init>:

u16 W25QXX_ID;	 
													 
//SPI FLASHIO
void W25QXX_Init(void)
{ 
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
    
    __HAL_RCC_GPIOG_CLK_ENABLE();           //GPIOG
 8006842:	2300      	movs	r3, #0
 8006844:	603b      	str	r3, [r7, #0]
 8006846:	4b13      	ldr	r3, [pc, #76]	; (8006894 <W25QXX_Init+0x58>)
 8006848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684a:	4a12      	ldr	r2, [pc, #72]	; (8006894 <W25QXX_Init+0x58>)
 800684c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006850:	6313      	str	r3, [r2, #48]	; 0x30
 8006852:	4b10      	ldr	r3, [pc, #64]	; (8006894 <W25QXX_Init+0x58>)
 8006854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800685a:	603b      	str	r3, [r7, #0]
 800685c:	683b      	ldr	r3, [r7, #0]
    
    //PG8
    GPIO_Initure.Pin=GPIO_PIN_8;            //PG8
 800685e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006862:	607b      	str	r3, [r7, #4]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //
 8006864:	2301      	movs	r3, #1
 8006866:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Pull=GPIO_PULLUP;          //
 8006868:	2301      	movs	r3, #1
 800686a:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Speed=GPIO_SPEED_FAST;     //         
 800686c:	2302      	movs	r3, #2
 800686e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOG,&GPIO_Initure);     //
 8006870:	1d3b      	adds	r3, r7, #4
 8006872:	4619      	mov	r1, r3
 8006874:	4808      	ldr	r0, [pc, #32]	; (8006898 <W25QXX_Init+0x5c>)
 8006876:	f7fd fc07 	bl	8004088 <HAL_GPIO_Init>

	W25QXX_CS=1;			                                    //SPI FLASH
 800687a:	4b08      	ldr	r3, [pc, #32]	; (800689c <W25QXX_Init+0x60>)
 800687c:	2201      	movs	r2, #1
 800687e:	601a      	str	r2, [r3, #0]
	W25QXX_ID=W25QXX_ReadID();	                          //FLASH ID.
 8006880:	f000 f810 	bl	80068a4 <W25QXX_ReadID>
 8006884:	4603      	mov	r3, r0
 8006886:	461a      	mov	r2, r3
 8006888:	4b05      	ldr	r3, [pc, #20]	; (80068a0 <W25QXX_Init+0x64>)
 800688a:	801a      	strh	r2, [r3, #0]
}
 800688c:	bf00      	nop
 800688e:	3718      	adds	r7, #24
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	40023800 	.word	0x40023800
 8006898:	40021800 	.word	0x40021800
 800689c:	424302a0 	.word	0x424302a0
 80068a0:	200042dc 	.word	0x200042dc

080068a4 <W25QXX_ReadID>:
            0XEF15,W25Q32  
            0XEF16,W25Q64 
            0XEF17,W25Q128      
****************************************************************************/  
u16 W25QXX_ReadID(void)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
	u16 IDnum = 0;	  
 80068aa:	2300      	movs	r3, #0
 80068ac:	80fb      	strh	r3, [r7, #6]
	W25QXX_CS=0;				    
 80068ae:	4b15      	ldr	r3, [pc, #84]	; (8006904 <W25QXX_ReadID+0x60>)
 80068b0:	2200      	movs	r2, #0
 80068b2:	601a      	str	r2, [r3, #0]
	SPI1_ReadWriteByte(0x90); //ID	    
 80068b4:	2090      	movs	r0, #144	; 0x90
 80068b6:	f7ff ffa9 	bl	800680c <SPI1_ReadWriteByte>
	SPI1_ReadWriteByte(0x00); 	    
 80068ba:	2000      	movs	r0, #0
 80068bc:	f7ff ffa6 	bl	800680c <SPI1_ReadWriteByte>
	SPI1_ReadWriteByte(0x00); 	    
 80068c0:	2000      	movs	r0, #0
 80068c2:	f7ff ffa3 	bl	800680c <SPI1_ReadWriteByte>
	SPI1_ReadWriteByte(0x00); 	 			   
 80068c6:	2000      	movs	r0, #0
 80068c8:	f7ff ffa0 	bl	800680c <SPI1_ReadWriteByte>
	IDnum|=SPI1_ReadWriteByte(0xFF)<<8;  
 80068cc:	20ff      	movs	r0, #255	; 0xff
 80068ce:	f7ff ff9d 	bl	800680c <SPI1_ReadWriteByte>
 80068d2:	4603      	mov	r3, r0
 80068d4:	021b      	lsls	r3, r3, #8
 80068d6:	b21a      	sxth	r2, r3
 80068d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068dc:	4313      	orrs	r3, r2
 80068de:	b21b      	sxth	r3, r3
 80068e0:	80fb      	strh	r3, [r7, #6]
	IDnum|=SPI1_ReadWriteByte(0xFF);	 
 80068e2:	20ff      	movs	r0, #255	; 0xff
 80068e4:	f7ff ff92 	bl	800680c <SPI1_ReadWriteByte>
 80068e8:	4603      	mov	r3, r0
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	88fb      	ldrh	r3, [r7, #6]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	80fb      	strh	r3, [r7, #6]
	W25QXX_CS=1;				    
 80068f2:	4b04      	ldr	r3, [pc, #16]	; (8006904 <W25QXX_ReadID+0x60>)
 80068f4:	2201      	movs	r2, #1
 80068f6:	601a      	str	r2, [r3, #0]
	return IDnum;
 80068f8:	88fb      	ldrh	r3, [r7, #6]
} 
 80068fa:	4618      	mov	r0, r3
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	424302a0 	.word	0x424302a0

08006908 <delay_init>:
#include "base.h"
static u8 fac_us = 0; //us
//
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK) {
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	4603      	mov	r3, r0
 8006910:	71fb      	strb	r3, [r7, #7]
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); //SysTickHCLK
 8006912:	2004      	movs	r0, #4
 8006914:	f7fd f82c 	bl	8003970 <HAL_SYSTICK_CLKSourceConfig>
	fac_us = SYSCLK;
 8006918:	4a03      	ldr	r2, [pc, #12]	; (8006928 <delay_init+0x20>)
 800691a:	79fb      	ldrb	r3, [r7, #7]
 800691c:	7013      	strb	r3, [r2, #0]
}
 800691e:	bf00      	nop
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	200042de 	.word	0x200042de

0800692c <delay_us>:
void delay_ns(u8 t) {
	do {
		;
	} while (--t);
}
void delay_us(u32 nus) {
 800692c:	b480      	push	{r7}
 800692e:	b089      	sub	sp, #36	; 0x24
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told, tnow, tcnt = 0;
 8006934:	2300      	movs	r3, #0
 8006936:	61bb      	str	r3, [r7, #24]
	u32 reload = SysTick->LOAD; //LOAD
 8006938:	4b1a      	ldr	r3, [pc, #104]	; (80069a4 <delay_us+0x78>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	617b      	str	r3, [r7, #20]
	ticks = nus * fac_us;       //
 800693e:	4b1a      	ldr	r3, [pc, #104]	; (80069a8 <delay_us+0x7c>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	fb02 f303 	mul.w	r3, r2, r3
 800694a:	613b      	str	r3, [r7, #16]
	told = SysTick->VAL;        //
 800694c:	4b15      	ldr	r3, [pc, #84]	; (80069a4 <delay_us+0x78>)
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	61fb      	str	r3, [r7, #28]
	while (1) {
		tnow = SysTick->VAL;
 8006952:	4b14      	ldr	r3, [pc, #80]	; (80069a4 <delay_us+0x78>)
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	60fb      	str	r3, [r7, #12]
		if (tnow != told) {
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	429a      	cmp	r2, r3
 800695e:	d0f8      	beq.n	8006952 <delay_us+0x26>
			if (tnow < told)
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	429a      	cmp	r2, r3
 8006966:	d206      	bcs.n	8006976 <delay_us+0x4a>
				tcnt += told - tnow; //SYSTICK.
 8006968:	69fa      	ldr	r2, [r7, #28]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	69ba      	ldr	r2, [r7, #24]
 8006970:	4413      	add	r3, r2
 8006972:	61bb      	str	r3, [r7, #24]
 8006974:	e007      	b.n	8006986 <delay_us+0x5a>
			else
				tcnt += reload - tnow + told;
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	1ad2      	subs	r2, r2, r3
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	4413      	add	r3, r2
 8006980:	69ba      	ldr	r2, [r7, #24]
 8006982:	4413      	add	r3, r2
 8006984:	61bb      	str	r3, [r7, #24]
			told = tnow;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	61fb      	str	r3, [r7, #28]
			if (tcnt >= ticks)
 800698a:	69ba      	ldr	r2, [r7, #24]
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	429a      	cmp	r2, r3
 8006990:	d200      	bcs.n	8006994 <delay_us+0x68>
		tnow = SysTick->VAL;
 8006992:	e7de      	b.n	8006952 <delay_us+0x26>
				break; ///,.
 8006994:	bf00      	nop
		}
	};
}
 8006996:	bf00      	nop
 8006998:	3724      	adds	r7, #36	; 0x24
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	e000e010 	.word	0xe000e010
 80069a8:	200042de 	.word	0x200042de

080069ac <delay_ms>:
//nms
//nms:ms
void delay_ms(u16 nms) {
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for (i = 0; i < nms; i++)
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	e006      	b.n	80069ca <delay_ms+0x1e>
		delay_us(1000);
 80069bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80069c0:	f7ff ffb4 	bl	800692c <delay_us>
	for (i = 0; i < nms; i++)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	3301      	adds	r3, #1
 80069c8:	60fb      	str	r3, [r7, #12]
 80069ca:	88fb      	ldrh	r3, [r7, #6]
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d3f4      	bcc.n	80069bc <delay_ms+0x10>
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <arm_pid_init_f32>:
 80069dc:	edd0 6a08 	vldr	s13, [r0, #32]
 80069e0:	edd0 7a06 	vldr	s15, [r0, #24]
 80069e4:	ed90 7a07 	vldr	s14, [r0, #28]
 80069e8:	edc0 6a02 	vstr	s13, [r0, #8]
 80069ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069f0:	ee36 6aa6 	vadd.f32	s12, s13, s13
 80069f4:	eef1 7a67 	vneg.f32	s15, s15
 80069f8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80069fc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006a00:	ed80 7a00 	vstr	s14, [r0]
 8006a04:	edc0 7a01 	vstr	s15, [r0, #4]
 8006a08:	b119      	cbz	r1, 8006a12 <arm_pid_init_f32+0x36>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60c3      	str	r3, [r0, #12]
 8006a0e:	6103      	str	r3, [r0, #16]
 8006a10:	6143      	str	r3, [r0, #20]
 8006a12:	4770      	bx	lr

08006a14 <__errno>:
 8006a14:	4b01      	ldr	r3, [pc, #4]	; (8006a1c <__errno+0x8>)
 8006a16:	6818      	ldr	r0, [r3, #0]
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	20000014 	.word	0x20000014

08006a20 <__libc_init_array>:
 8006a20:	b570      	push	{r4, r5, r6, lr}
 8006a22:	4d0d      	ldr	r5, [pc, #52]	; (8006a58 <__libc_init_array+0x38>)
 8006a24:	4c0d      	ldr	r4, [pc, #52]	; (8006a5c <__libc_init_array+0x3c>)
 8006a26:	1b64      	subs	r4, r4, r5
 8006a28:	10a4      	asrs	r4, r4, #2
 8006a2a:	2600      	movs	r6, #0
 8006a2c:	42a6      	cmp	r6, r4
 8006a2e:	d109      	bne.n	8006a44 <__libc_init_array+0x24>
 8006a30:	4d0b      	ldr	r5, [pc, #44]	; (8006a60 <__libc_init_array+0x40>)
 8006a32:	4c0c      	ldr	r4, [pc, #48]	; (8006a64 <__libc_init_array+0x44>)
 8006a34:	f002 ff02 	bl	800983c <_init>
 8006a38:	1b64      	subs	r4, r4, r5
 8006a3a:	10a4      	asrs	r4, r4, #2
 8006a3c:	2600      	movs	r6, #0
 8006a3e:	42a6      	cmp	r6, r4
 8006a40:	d105      	bne.n	8006a4e <__libc_init_array+0x2e>
 8006a42:	bd70      	pop	{r4, r5, r6, pc}
 8006a44:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a48:	4798      	blx	r3
 8006a4a:	3601      	adds	r6, #1
 8006a4c:	e7ee      	b.n	8006a2c <__libc_init_array+0xc>
 8006a4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a52:	4798      	blx	r3
 8006a54:	3601      	adds	r6, #1
 8006a56:	e7f2      	b.n	8006a3e <__libc_init_array+0x1e>
 8006a58:	08009c74 	.word	0x08009c74
 8006a5c:	08009c74 	.word	0x08009c74
 8006a60:	08009c74 	.word	0x08009c74
 8006a64:	08009c78 	.word	0x08009c78

08006a68 <memcpy>:
 8006a68:	440a      	add	r2, r1
 8006a6a:	4291      	cmp	r1, r2
 8006a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a70:	d100      	bne.n	8006a74 <memcpy+0xc>
 8006a72:	4770      	bx	lr
 8006a74:	b510      	push	{r4, lr}
 8006a76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a7e:	4291      	cmp	r1, r2
 8006a80:	d1f9      	bne.n	8006a76 <memcpy+0xe>
 8006a82:	bd10      	pop	{r4, pc}

08006a84 <memset>:
 8006a84:	4402      	add	r2, r0
 8006a86:	4603      	mov	r3, r0
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d100      	bne.n	8006a8e <memset+0xa>
 8006a8c:	4770      	bx	lr
 8006a8e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a92:	e7f9      	b.n	8006a88 <memset+0x4>

08006a94 <__cvt>:
 8006a94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a98:	ec55 4b10 	vmov	r4, r5, d0
 8006a9c:	2d00      	cmp	r5, #0
 8006a9e:	460e      	mov	r6, r1
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	462b      	mov	r3, r5
 8006aa4:	bfbb      	ittet	lt
 8006aa6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006aaa:	461d      	movlt	r5, r3
 8006aac:	2300      	movge	r3, #0
 8006aae:	232d      	movlt	r3, #45	; 0x2d
 8006ab0:	700b      	strb	r3, [r1, #0]
 8006ab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ab4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ab8:	4691      	mov	r9, r2
 8006aba:	f023 0820 	bic.w	r8, r3, #32
 8006abe:	bfbc      	itt	lt
 8006ac0:	4622      	movlt	r2, r4
 8006ac2:	4614      	movlt	r4, r2
 8006ac4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ac8:	d005      	beq.n	8006ad6 <__cvt+0x42>
 8006aca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ace:	d100      	bne.n	8006ad2 <__cvt+0x3e>
 8006ad0:	3601      	adds	r6, #1
 8006ad2:	2102      	movs	r1, #2
 8006ad4:	e000      	b.n	8006ad8 <__cvt+0x44>
 8006ad6:	2103      	movs	r1, #3
 8006ad8:	ab03      	add	r3, sp, #12
 8006ada:	9301      	str	r3, [sp, #4]
 8006adc:	ab02      	add	r3, sp, #8
 8006ade:	9300      	str	r3, [sp, #0]
 8006ae0:	ec45 4b10 	vmov	d0, r4, r5
 8006ae4:	4653      	mov	r3, sl
 8006ae6:	4632      	mov	r2, r6
 8006ae8:	f000 fcea 	bl	80074c0 <_dtoa_r>
 8006aec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006af0:	4607      	mov	r7, r0
 8006af2:	d102      	bne.n	8006afa <__cvt+0x66>
 8006af4:	f019 0f01 	tst.w	r9, #1
 8006af8:	d022      	beq.n	8006b40 <__cvt+0xac>
 8006afa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006afe:	eb07 0906 	add.w	r9, r7, r6
 8006b02:	d110      	bne.n	8006b26 <__cvt+0x92>
 8006b04:	783b      	ldrb	r3, [r7, #0]
 8006b06:	2b30      	cmp	r3, #48	; 0x30
 8006b08:	d10a      	bne.n	8006b20 <__cvt+0x8c>
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	4620      	mov	r0, r4
 8006b10:	4629      	mov	r1, r5
 8006b12:	f7f9 ffd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b16:	b918      	cbnz	r0, 8006b20 <__cvt+0x8c>
 8006b18:	f1c6 0601 	rsb	r6, r6, #1
 8006b1c:	f8ca 6000 	str.w	r6, [sl]
 8006b20:	f8da 3000 	ldr.w	r3, [sl]
 8006b24:	4499      	add	r9, r3
 8006b26:	2200      	movs	r2, #0
 8006b28:	2300      	movs	r3, #0
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	f7f9 ffcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b32:	b108      	cbz	r0, 8006b38 <__cvt+0xa4>
 8006b34:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b38:	2230      	movs	r2, #48	; 0x30
 8006b3a:	9b03      	ldr	r3, [sp, #12]
 8006b3c:	454b      	cmp	r3, r9
 8006b3e:	d307      	bcc.n	8006b50 <__cvt+0xbc>
 8006b40:	9b03      	ldr	r3, [sp, #12]
 8006b42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b44:	1bdb      	subs	r3, r3, r7
 8006b46:	4638      	mov	r0, r7
 8006b48:	6013      	str	r3, [r2, #0]
 8006b4a:	b004      	add	sp, #16
 8006b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b50:	1c59      	adds	r1, r3, #1
 8006b52:	9103      	str	r1, [sp, #12]
 8006b54:	701a      	strb	r2, [r3, #0]
 8006b56:	e7f0      	b.n	8006b3a <__cvt+0xa6>

08006b58 <__exponent>:
 8006b58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2900      	cmp	r1, #0
 8006b5e:	bfb8      	it	lt
 8006b60:	4249      	neglt	r1, r1
 8006b62:	f803 2b02 	strb.w	r2, [r3], #2
 8006b66:	bfb4      	ite	lt
 8006b68:	222d      	movlt	r2, #45	; 0x2d
 8006b6a:	222b      	movge	r2, #43	; 0x2b
 8006b6c:	2909      	cmp	r1, #9
 8006b6e:	7042      	strb	r2, [r0, #1]
 8006b70:	dd2a      	ble.n	8006bc8 <__exponent+0x70>
 8006b72:	f10d 0407 	add.w	r4, sp, #7
 8006b76:	46a4      	mov	ip, r4
 8006b78:	270a      	movs	r7, #10
 8006b7a:	46a6      	mov	lr, r4
 8006b7c:	460a      	mov	r2, r1
 8006b7e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b82:	fb07 1516 	mls	r5, r7, r6, r1
 8006b86:	3530      	adds	r5, #48	; 0x30
 8006b88:	2a63      	cmp	r2, #99	; 0x63
 8006b8a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b8e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b92:	4631      	mov	r1, r6
 8006b94:	dcf1      	bgt.n	8006b7a <__exponent+0x22>
 8006b96:	3130      	adds	r1, #48	; 0x30
 8006b98:	f1ae 0502 	sub.w	r5, lr, #2
 8006b9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ba0:	1c44      	adds	r4, r0, #1
 8006ba2:	4629      	mov	r1, r5
 8006ba4:	4561      	cmp	r1, ip
 8006ba6:	d30a      	bcc.n	8006bbe <__exponent+0x66>
 8006ba8:	f10d 0209 	add.w	r2, sp, #9
 8006bac:	eba2 020e 	sub.w	r2, r2, lr
 8006bb0:	4565      	cmp	r5, ip
 8006bb2:	bf88      	it	hi
 8006bb4:	2200      	movhi	r2, #0
 8006bb6:	4413      	add	r3, r2
 8006bb8:	1a18      	subs	r0, r3, r0
 8006bba:	b003      	add	sp, #12
 8006bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bc2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006bc6:	e7ed      	b.n	8006ba4 <__exponent+0x4c>
 8006bc8:	2330      	movs	r3, #48	; 0x30
 8006bca:	3130      	adds	r1, #48	; 0x30
 8006bcc:	7083      	strb	r3, [r0, #2]
 8006bce:	70c1      	strb	r1, [r0, #3]
 8006bd0:	1d03      	adds	r3, r0, #4
 8006bd2:	e7f1      	b.n	8006bb8 <__exponent+0x60>

08006bd4 <_printf_float>:
 8006bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd8:	ed2d 8b02 	vpush	{d8}
 8006bdc:	b08d      	sub	sp, #52	; 0x34
 8006bde:	460c      	mov	r4, r1
 8006be0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006be4:	4616      	mov	r6, r2
 8006be6:	461f      	mov	r7, r3
 8006be8:	4605      	mov	r5, r0
 8006bea:	f001 fa57 	bl	800809c <_localeconv_r>
 8006bee:	f8d0 a000 	ldr.w	sl, [r0]
 8006bf2:	4650      	mov	r0, sl
 8006bf4:	f7f9 faec 	bl	80001d0 <strlen>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	930a      	str	r3, [sp, #40]	; 0x28
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	9305      	str	r3, [sp, #20]
 8006c00:	f8d8 3000 	ldr.w	r3, [r8]
 8006c04:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c08:	3307      	adds	r3, #7
 8006c0a:	f023 0307 	bic.w	r3, r3, #7
 8006c0e:	f103 0208 	add.w	r2, r3, #8
 8006c12:	f8c8 2000 	str.w	r2, [r8]
 8006c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c26:	9307      	str	r3, [sp, #28]
 8006c28:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c2c:	ee08 0a10 	vmov	s16, r0
 8006c30:	4b9f      	ldr	r3, [pc, #636]	; (8006eb0 <_printf_float+0x2dc>)
 8006c32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c36:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3a:	f7f9 ff77 	bl	8000b2c <__aeabi_dcmpun>
 8006c3e:	bb88      	cbnz	r0, 8006ca4 <_printf_float+0xd0>
 8006c40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c44:	4b9a      	ldr	r3, [pc, #616]	; (8006eb0 <_printf_float+0x2dc>)
 8006c46:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4a:	f7f9 ff51 	bl	8000af0 <__aeabi_dcmple>
 8006c4e:	bb48      	cbnz	r0, 8006ca4 <_printf_float+0xd0>
 8006c50:	2200      	movs	r2, #0
 8006c52:	2300      	movs	r3, #0
 8006c54:	4640      	mov	r0, r8
 8006c56:	4649      	mov	r1, r9
 8006c58:	f7f9 ff40 	bl	8000adc <__aeabi_dcmplt>
 8006c5c:	b110      	cbz	r0, 8006c64 <_printf_float+0x90>
 8006c5e:	232d      	movs	r3, #45	; 0x2d
 8006c60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c64:	4b93      	ldr	r3, [pc, #588]	; (8006eb4 <_printf_float+0x2e0>)
 8006c66:	4894      	ldr	r0, [pc, #592]	; (8006eb8 <_printf_float+0x2e4>)
 8006c68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c6c:	bf94      	ite	ls
 8006c6e:	4698      	movls	r8, r3
 8006c70:	4680      	movhi	r8, r0
 8006c72:	2303      	movs	r3, #3
 8006c74:	6123      	str	r3, [r4, #16]
 8006c76:	9b05      	ldr	r3, [sp, #20]
 8006c78:	f023 0204 	bic.w	r2, r3, #4
 8006c7c:	6022      	str	r2, [r4, #0]
 8006c7e:	f04f 0900 	mov.w	r9, #0
 8006c82:	9700      	str	r7, [sp, #0]
 8006c84:	4633      	mov	r3, r6
 8006c86:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c88:	4621      	mov	r1, r4
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	f000 f9d8 	bl	8007040 <_printf_common>
 8006c90:	3001      	adds	r0, #1
 8006c92:	f040 8090 	bne.w	8006db6 <_printf_float+0x1e2>
 8006c96:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9a:	b00d      	add	sp, #52	; 0x34
 8006c9c:	ecbd 8b02 	vpop	{d8}
 8006ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca4:	4642      	mov	r2, r8
 8006ca6:	464b      	mov	r3, r9
 8006ca8:	4640      	mov	r0, r8
 8006caa:	4649      	mov	r1, r9
 8006cac:	f7f9 ff3e 	bl	8000b2c <__aeabi_dcmpun>
 8006cb0:	b140      	cbz	r0, 8006cc4 <_printf_float+0xf0>
 8006cb2:	464b      	mov	r3, r9
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	bfbc      	itt	lt
 8006cb8:	232d      	movlt	r3, #45	; 0x2d
 8006cba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006cbe:	487f      	ldr	r0, [pc, #508]	; (8006ebc <_printf_float+0x2e8>)
 8006cc0:	4b7f      	ldr	r3, [pc, #508]	; (8006ec0 <_printf_float+0x2ec>)
 8006cc2:	e7d1      	b.n	8006c68 <_printf_float+0x94>
 8006cc4:	6863      	ldr	r3, [r4, #4]
 8006cc6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006cca:	9206      	str	r2, [sp, #24]
 8006ccc:	1c5a      	adds	r2, r3, #1
 8006cce:	d13f      	bne.n	8006d50 <_printf_float+0x17c>
 8006cd0:	2306      	movs	r3, #6
 8006cd2:	6063      	str	r3, [r4, #4]
 8006cd4:	9b05      	ldr	r3, [sp, #20]
 8006cd6:	6861      	ldr	r1, [r4, #4]
 8006cd8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006cdc:	2300      	movs	r3, #0
 8006cde:	9303      	str	r3, [sp, #12]
 8006ce0:	ab0a      	add	r3, sp, #40	; 0x28
 8006ce2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006ce6:	ab09      	add	r3, sp, #36	; 0x24
 8006ce8:	ec49 8b10 	vmov	d0, r8, r9
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	6022      	str	r2, [r4, #0]
 8006cf0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	f7ff fecd 	bl	8006a94 <__cvt>
 8006cfa:	9b06      	ldr	r3, [sp, #24]
 8006cfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cfe:	2b47      	cmp	r3, #71	; 0x47
 8006d00:	4680      	mov	r8, r0
 8006d02:	d108      	bne.n	8006d16 <_printf_float+0x142>
 8006d04:	1cc8      	adds	r0, r1, #3
 8006d06:	db02      	blt.n	8006d0e <_printf_float+0x13a>
 8006d08:	6863      	ldr	r3, [r4, #4]
 8006d0a:	4299      	cmp	r1, r3
 8006d0c:	dd41      	ble.n	8006d92 <_printf_float+0x1be>
 8006d0e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d12:	fa5f fb8b 	uxtb.w	fp, fp
 8006d16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d1a:	d820      	bhi.n	8006d5e <_printf_float+0x18a>
 8006d1c:	3901      	subs	r1, #1
 8006d1e:	465a      	mov	r2, fp
 8006d20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d24:	9109      	str	r1, [sp, #36]	; 0x24
 8006d26:	f7ff ff17 	bl	8006b58 <__exponent>
 8006d2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d2c:	1813      	adds	r3, r2, r0
 8006d2e:	2a01      	cmp	r2, #1
 8006d30:	4681      	mov	r9, r0
 8006d32:	6123      	str	r3, [r4, #16]
 8006d34:	dc02      	bgt.n	8006d3c <_printf_float+0x168>
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	07d2      	lsls	r2, r2, #31
 8006d3a:	d501      	bpl.n	8006d40 <_printf_float+0x16c>
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	6123      	str	r3, [r4, #16]
 8006d40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d09c      	beq.n	8006c82 <_printf_float+0xae>
 8006d48:	232d      	movs	r3, #45	; 0x2d
 8006d4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d4e:	e798      	b.n	8006c82 <_printf_float+0xae>
 8006d50:	9a06      	ldr	r2, [sp, #24]
 8006d52:	2a47      	cmp	r2, #71	; 0x47
 8006d54:	d1be      	bne.n	8006cd4 <_printf_float+0x100>
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1bc      	bne.n	8006cd4 <_printf_float+0x100>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e7b9      	b.n	8006cd2 <_printf_float+0xfe>
 8006d5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006d62:	d118      	bne.n	8006d96 <_printf_float+0x1c2>
 8006d64:	2900      	cmp	r1, #0
 8006d66:	6863      	ldr	r3, [r4, #4]
 8006d68:	dd0b      	ble.n	8006d82 <_printf_float+0x1ae>
 8006d6a:	6121      	str	r1, [r4, #16]
 8006d6c:	b913      	cbnz	r3, 8006d74 <_printf_float+0x1a0>
 8006d6e:	6822      	ldr	r2, [r4, #0]
 8006d70:	07d0      	lsls	r0, r2, #31
 8006d72:	d502      	bpl.n	8006d7a <_printf_float+0x1a6>
 8006d74:	3301      	adds	r3, #1
 8006d76:	440b      	add	r3, r1
 8006d78:	6123      	str	r3, [r4, #16]
 8006d7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d7c:	f04f 0900 	mov.w	r9, #0
 8006d80:	e7de      	b.n	8006d40 <_printf_float+0x16c>
 8006d82:	b913      	cbnz	r3, 8006d8a <_printf_float+0x1b6>
 8006d84:	6822      	ldr	r2, [r4, #0]
 8006d86:	07d2      	lsls	r2, r2, #31
 8006d88:	d501      	bpl.n	8006d8e <_printf_float+0x1ba>
 8006d8a:	3302      	adds	r3, #2
 8006d8c:	e7f4      	b.n	8006d78 <_printf_float+0x1a4>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e7f2      	b.n	8006d78 <_printf_float+0x1a4>
 8006d92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d98:	4299      	cmp	r1, r3
 8006d9a:	db05      	blt.n	8006da8 <_printf_float+0x1d4>
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	6121      	str	r1, [r4, #16]
 8006da0:	07d8      	lsls	r0, r3, #31
 8006da2:	d5ea      	bpl.n	8006d7a <_printf_float+0x1a6>
 8006da4:	1c4b      	adds	r3, r1, #1
 8006da6:	e7e7      	b.n	8006d78 <_printf_float+0x1a4>
 8006da8:	2900      	cmp	r1, #0
 8006daa:	bfd4      	ite	le
 8006dac:	f1c1 0202 	rsble	r2, r1, #2
 8006db0:	2201      	movgt	r2, #1
 8006db2:	4413      	add	r3, r2
 8006db4:	e7e0      	b.n	8006d78 <_printf_float+0x1a4>
 8006db6:	6823      	ldr	r3, [r4, #0]
 8006db8:	055a      	lsls	r2, r3, #21
 8006dba:	d407      	bmi.n	8006dcc <_printf_float+0x1f8>
 8006dbc:	6923      	ldr	r3, [r4, #16]
 8006dbe:	4642      	mov	r2, r8
 8006dc0:	4631      	mov	r1, r6
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	47b8      	blx	r7
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	d12c      	bne.n	8006e24 <_printf_float+0x250>
 8006dca:	e764      	b.n	8006c96 <_printf_float+0xc2>
 8006dcc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006dd0:	f240 80e0 	bls.w	8006f94 <_printf_float+0x3c0>
 8006dd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dd8:	2200      	movs	r2, #0
 8006dda:	2300      	movs	r3, #0
 8006ddc:	f7f9 fe74 	bl	8000ac8 <__aeabi_dcmpeq>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	d034      	beq.n	8006e4e <_printf_float+0x27a>
 8006de4:	4a37      	ldr	r2, [pc, #220]	; (8006ec4 <_printf_float+0x2f0>)
 8006de6:	2301      	movs	r3, #1
 8006de8:	4631      	mov	r1, r6
 8006dea:	4628      	mov	r0, r5
 8006dec:	47b8      	blx	r7
 8006dee:	3001      	adds	r0, #1
 8006df0:	f43f af51 	beq.w	8006c96 <_printf_float+0xc2>
 8006df4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	db02      	blt.n	8006e02 <_printf_float+0x22e>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	07d8      	lsls	r0, r3, #31
 8006e00:	d510      	bpl.n	8006e24 <_printf_float+0x250>
 8006e02:	ee18 3a10 	vmov	r3, s16
 8006e06:	4652      	mov	r2, sl
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	f43f af41 	beq.w	8006c96 <_printf_float+0xc2>
 8006e14:	f04f 0800 	mov.w	r8, #0
 8006e18:	f104 091a 	add.w	r9, r4, #26
 8006e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	4543      	cmp	r3, r8
 8006e22:	dc09      	bgt.n	8006e38 <_printf_float+0x264>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	079b      	lsls	r3, r3, #30
 8006e28:	f100 8105 	bmi.w	8007036 <_printf_float+0x462>
 8006e2c:	68e0      	ldr	r0, [r4, #12]
 8006e2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e30:	4298      	cmp	r0, r3
 8006e32:	bfb8      	it	lt
 8006e34:	4618      	movlt	r0, r3
 8006e36:	e730      	b.n	8006c9a <_printf_float+0xc6>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	464a      	mov	r2, r9
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4628      	mov	r0, r5
 8006e40:	47b8      	blx	r7
 8006e42:	3001      	adds	r0, #1
 8006e44:	f43f af27 	beq.w	8006c96 <_printf_float+0xc2>
 8006e48:	f108 0801 	add.w	r8, r8, #1
 8006e4c:	e7e6      	b.n	8006e1c <_printf_float+0x248>
 8006e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	dc39      	bgt.n	8006ec8 <_printf_float+0x2f4>
 8006e54:	4a1b      	ldr	r2, [pc, #108]	; (8006ec4 <_printf_float+0x2f0>)
 8006e56:	2301      	movs	r3, #1
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	47b8      	blx	r7
 8006e5e:	3001      	adds	r0, #1
 8006e60:	f43f af19 	beq.w	8006c96 <_printf_float+0xc2>
 8006e64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	d102      	bne.n	8006e72 <_printf_float+0x29e>
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	07d9      	lsls	r1, r3, #31
 8006e70:	d5d8      	bpl.n	8006e24 <_printf_float+0x250>
 8006e72:	ee18 3a10 	vmov	r3, s16
 8006e76:	4652      	mov	r2, sl
 8006e78:	4631      	mov	r1, r6
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	47b8      	blx	r7
 8006e7e:	3001      	adds	r0, #1
 8006e80:	f43f af09 	beq.w	8006c96 <_printf_float+0xc2>
 8006e84:	f04f 0900 	mov.w	r9, #0
 8006e88:	f104 0a1a 	add.w	sl, r4, #26
 8006e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e8e:	425b      	negs	r3, r3
 8006e90:	454b      	cmp	r3, r9
 8006e92:	dc01      	bgt.n	8006e98 <_printf_float+0x2c4>
 8006e94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e96:	e792      	b.n	8006dbe <_printf_float+0x1ea>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	4652      	mov	r2, sl
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	47b8      	blx	r7
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f43f aef7 	beq.w	8006c96 <_printf_float+0xc2>
 8006ea8:	f109 0901 	add.w	r9, r9, #1
 8006eac:	e7ee      	b.n	8006e8c <_printf_float+0x2b8>
 8006eae:	bf00      	nop
 8006eb0:	7fefffff 	.word	0x7fefffff
 8006eb4:	08009894 	.word	0x08009894
 8006eb8:	08009898 	.word	0x08009898
 8006ebc:	080098a0 	.word	0x080098a0
 8006ec0:	0800989c 	.word	0x0800989c
 8006ec4:	080098a4 	.word	0x080098a4
 8006ec8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	bfa8      	it	ge
 8006ed0:	461a      	movge	r2, r3
 8006ed2:	2a00      	cmp	r2, #0
 8006ed4:	4691      	mov	r9, r2
 8006ed6:	dc37      	bgt.n	8006f48 <_printf_float+0x374>
 8006ed8:	f04f 0b00 	mov.w	fp, #0
 8006edc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ee0:	f104 021a 	add.w	r2, r4, #26
 8006ee4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ee6:	9305      	str	r3, [sp, #20]
 8006ee8:	eba3 0309 	sub.w	r3, r3, r9
 8006eec:	455b      	cmp	r3, fp
 8006eee:	dc33      	bgt.n	8006f58 <_printf_float+0x384>
 8006ef0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	db3b      	blt.n	8006f70 <_printf_float+0x39c>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	07da      	lsls	r2, r3, #31
 8006efc:	d438      	bmi.n	8006f70 <_printf_float+0x39c>
 8006efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f00:	9a05      	ldr	r2, [sp, #20]
 8006f02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f04:	1a9a      	subs	r2, r3, r2
 8006f06:	eba3 0901 	sub.w	r9, r3, r1
 8006f0a:	4591      	cmp	r9, r2
 8006f0c:	bfa8      	it	ge
 8006f0e:	4691      	movge	r9, r2
 8006f10:	f1b9 0f00 	cmp.w	r9, #0
 8006f14:	dc35      	bgt.n	8006f82 <_printf_float+0x3ae>
 8006f16:	f04f 0800 	mov.w	r8, #0
 8006f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f1e:	f104 0a1a 	add.w	sl, r4, #26
 8006f22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f26:	1a9b      	subs	r3, r3, r2
 8006f28:	eba3 0309 	sub.w	r3, r3, r9
 8006f2c:	4543      	cmp	r3, r8
 8006f2e:	f77f af79 	ble.w	8006e24 <_printf_float+0x250>
 8006f32:	2301      	movs	r3, #1
 8006f34:	4652      	mov	r2, sl
 8006f36:	4631      	mov	r1, r6
 8006f38:	4628      	mov	r0, r5
 8006f3a:	47b8      	blx	r7
 8006f3c:	3001      	adds	r0, #1
 8006f3e:	f43f aeaa 	beq.w	8006c96 <_printf_float+0xc2>
 8006f42:	f108 0801 	add.w	r8, r8, #1
 8006f46:	e7ec      	b.n	8006f22 <_printf_float+0x34e>
 8006f48:	4613      	mov	r3, r2
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	4642      	mov	r2, r8
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	d1c0      	bne.n	8006ed8 <_printf_float+0x304>
 8006f56:	e69e      	b.n	8006c96 <_printf_float+0xc2>
 8006f58:	2301      	movs	r3, #1
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	9205      	str	r2, [sp, #20]
 8006f60:	47b8      	blx	r7
 8006f62:	3001      	adds	r0, #1
 8006f64:	f43f ae97 	beq.w	8006c96 <_printf_float+0xc2>
 8006f68:	9a05      	ldr	r2, [sp, #20]
 8006f6a:	f10b 0b01 	add.w	fp, fp, #1
 8006f6e:	e7b9      	b.n	8006ee4 <_printf_float+0x310>
 8006f70:	ee18 3a10 	vmov	r3, s16
 8006f74:	4652      	mov	r2, sl
 8006f76:	4631      	mov	r1, r6
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b8      	blx	r7
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	d1be      	bne.n	8006efe <_printf_float+0x32a>
 8006f80:	e689      	b.n	8006c96 <_printf_float+0xc2>
 8006f82:	9a05      	ldr	r2, [sp, #20]
 8006f84:	464b      	mov	r3, r9
 8006f86:	4442      	add	r2, r8
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	47b8      	blx	r7
 8006f8e:	3001      	adds	r0, #1
 8006f90:	d1c1      	bne.n	8006f16 <_printf_float+0x342>
 8006f92:	e680      	b.n	8006c96 <_printf_float+0xc2>
 8006f94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f96:	2a01      	cmp	r2, #1
 8006f98:	dc01      	bgt.n	8006f9e <_printf_float+0x3ca>
 8006f9a:	07db      	lsls	r3, r3, #31
 8006f9c:	d538      	bpl.n	8007010 <_printf_float+0x43c>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	4642      	mov	r2, r8
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	47b8      	blx	r7
 8006fa8:	3001      	adds	r0, #1
 8006faa:	f43f ae74 	beq.w	8006c96 <_printf_float+0xc2>
 8006fae:	ee18 3a10 	vmov	r3, s16
 8006fb2:	4652      	mov	r2, sl
 8006fb4:	4631      	mov	r1, r6
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b8      	blx	r7
 8006fba:	3001      	adds	r0, #1
 8006fbc:	f43f ae6b 	beq.w	8006c96 <_printf_float+0xc2>
 8006fc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f7f9 fd7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fcc:	b9d8      	cbnz	r0, 8007006 <_printf_float+0x432>
 8006fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd0:	f108 0201 	add.w	r2, r8, #1
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	4628      	mov	r0, r5
 8006fda:	47b8      	blx	r7
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d10e      	bne.n	8006ffe <_printf_float+0x42a>
 8006fe0:	e659      	b.n	8006c96 <_printf_float+0xc2>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4652      	mov	r2, sl
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b8      	blx	r7
 8006fec:	3001      	adds	r0, #1
 8006fee:	f43f ae52 	beq.w	8006c96 <_printf_float+0xc2>
 8006ff2:	f108 0801 	add.w	r8, r8, #1
 8006ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	4543      	cmp	r3, r8
 8006ffc:	dcf1      	bgt.n	8006fe2 <_printf_float+0x40e>
 8006ffe:	464b      	mov	r3, r9
 8007000:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007004:	e6dc      	b.n	8006dc0 <_printf_float+0x1ec>
 8007006:	f04f 0800 	mov.w	r8, #0
 800700a:	f104 0a1a 	add.w	sl, r4, #26
 800700e:	e7f2      	b.n	8006ff6 <_printf_float+0x422>
 8007010:	2301      	movs	r3, #1
 8007012:	4642      	mov	r2, r8
 8007014:	e7df      	b.n	8006fd6 <_printf_float+0x402>
 8007016:	2301      	movs	r3, #1
 8007018:	464a      	mov	r2, r9
 800701a:	4631      	mov	r1, r6
 800701c:	4628      	mov	r0, r5
 800701e:	47b8      	blx	r7
 8007020:	3001      	adds	r0, #1
 8007022:	f43f ae38 	beq.w	8006c96 <_printf_float+0xc2>
 8007026:	f108 0801 	add.w	r8, r8, #1
 800702a:	68e3      	ldr	r3, [r4, #12]
 800702c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800702e:	1a5b      	subs	r3, r3, r1
 8007030:	4543      	cmp	r3, r8
 8007032:	dcf0      	bgt.n	8007016 <_printf_float+0x442>
 8007034:	e6fa      	b.n	8006e2c <_printf_float+0x258>
 8007036:	f04f 0800 	mov.w	r8, #0
 800703a:	f104 0919 	add.w	r9, r4, #25
 800703e:	e7f4      	b.n	800702a <_printf_float+0x456>

08007040 <_printf_common>:
 8007040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007044:	4616      	mov	r6, r2
 8007046:	4699      	mov	r9, r3
 8007048:	688a      	ldr	r2, [r1, #8]
 800704a:	690b      	ldr	r3, [r1, #16]
 800704c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007050:	4293      	cmp	r3, r2
 8007052:	bfb8      	it	lt
 8007054:	4613      	movlt	r3, r2
 8007056:	6033      	str	r3, [r6, #0]
 8007058:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800705c:	4607      	mov	r7, r0
 800705e:	460c      	mov	r4, r1
 8007060:	b10a      	cbz	r2, 8007066 <_printf_common+0x26>
 8007062:	3301      	adds	r3, #1
 8007064:	6033      	str	r3, [r6, #0]
 8007066:	6823      	ldr	r3, [r4, #0]
 8007068:	0699      	lsls	r1, r3, #26
 800706a:	bf42      	ittt	mi
 800706c:	6833      	ldrmi	r3, [r6, #0]
 800706e:	3302      	addmi	r3, #2
 8007070:	6033      	strmi	r3, [r6, #0]
 8007072:	6825      	ldr	r5, [r4, #0]
 8007074:	f015 0506 	ands.w	r5, r5, #6
 8007078:	d106      	bne.n	8007088 <_printf_common+0x48>
 800707a:	f104 0a19 	add.w	sl, r4, #25
 800707e:	68e3      	ldr	r3, [r4, #12]
 8007080:	6832      	ldr	r2, [r6, #0]
 8007082:	1a9b      	subs	r3, r3, r2
 8007084:	42ab      	cmp	r3, r5
 8007086:	dc26      	bgt.n	80070d6 <_printf_common+0x96>
 8007088:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800708c:	1e13      	subs	r3, r2, #0
 800708e:	6822      	ldr	r2, [r4, #0]
 8007090:	bf18      	it	ne
 8007092:	2301      	movne	r3, #1
 8007094:	0692      	lsls	r2, r2, #26
 8007096:	d42b      	bmi.n	80070f0 <_printf_common+0xb0>
 8007098:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800709c:	4649      	mov	r1, r9
 800709e:	4638      	mov	r0, r7
 80070a0:	47c0      	blx	r8
 80070a2:	3001      	adds	r0, #1
 80070a4:	d01e      	beq.n	80070e4 <_printf_common+0xa4>
 80070a6:	6823      	ldr	r3, [r4, #0]
 80070a8:	68e5      	ldr	r5, [r4, #12]
 80070aa:	6832      	ldr	r2, [r6, #0]
 80070ac:	f003 0306 	and.w	r3, r3, #6
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	bf08      	it	eq
 80070b4:	1aad      	subeq	r5, r5, r2
 80070b6:	68a3      	ldr	r3, [r4, #8]
 80070b8:	6922      	ldr	r2, [r4, #16]
 80070ba:	bf0c      	ite	eq
 80070bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070c0:	2500      	movne	r5, #0
 80070c2:	4293      	cmp	r3, r2
 80070c4:	bfc4      	itt	gt
 80070c6:	1a9b      	subgt	r3, r3, r2
 80070c8:	18ed      	addgt	r5, r5, r3
 80070ca:	2600      	movs	r6, #0
 80070cc:	341a      	adds	r4, #26
 80070ce:	42b5      	cmp	r5, r6
 80070d0:	d11a      	bne.n	8007108 <_printf_common+0xc8>
 80070d2:	2000      	movs	r0, #0
 80070d4:	e008      	b.n	80070e8 <_printf_common+0xa8>
 80070d6:	2301      	movs	r3, #1
 80070d8:	4652      	mov	r2, sl
 80070da:	4649      	mov	r1, r9
 80070dc:	4638      	mov	r0, r7
 80070de:	47c0      	blx	r8
 80070e0:	3001      	adds	r0, #1
 80070e2:	d103      	bne.n	80070ec <_printf_common+0xac>
 80070e4:	f04f 30ff 	mov.w	r0, #4294967295
 80070e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ec:	3501      	adds	r5, #1
 80070ee:	e7c6      	b.n	800707e <_printf_common+0x3e>
 80070f0:	18e1      	adds	r1, r4, r3
 80070f2:	1c5a      	adds	r2, r3, #1
 80070f4:	2030      	movs	r0, #48	; 0x30
 80070f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070fa:	4422      	add	r2, r4
 80070fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007100:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007104:	3302      	adds	r3, #2
 8007106:	e7c7      	b.n	8007098 <_printf_common+0x58>
 8007108:	2301      	movs	r3, #1
 800710a:	4622      	mov	r2, r4
 800710c:	4649      	mov	r1, r9
 800710e:	4638      	mov	r0, r7
 8007110:	47c0      	blx	r8
 8007112:	3001      	adds	r0, #1
 8007114:	d0e6      	beq.n	80070e4 <_printf_common+0xa4>
 8007116:	3601      	adds	r6, #1
 8007118:	e7d9      	b.n	80070ce <_printf_common+0x8e>
	...

0800711c <_printf_i>:
 800711c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007120:	7e0f      	ldrb	r7, [r1, #24]
 8007122:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007124:	2f78      	cmp	r7, #120	; 0x78
 8007126:	4691      	mov	r9, r2
 8007128:	4680      	mov	r8, r0
 800712a:	460c      	mov	r4, r1
 800712c:	469a      	mov	sl, r3
 800712e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007132:	d807      	bhi.n	8007144 <_printf_i+0x28>
 8007134:	2f62      	cmp	r7, #98	; 0x62
 8007136:	d80a      	bhi.n	800714e <_printf_i+0x32>
 8007138:	2f00      	cmp	r7, #0
 800713a:	f000 80d8 	beq.w	80072ee <_printf_i+0x1d2>
 800713e:	2f58      	cmp	r7, #88	; 0x58
 8007140:	f000 80a3 	beq.w	800728a <_printf_i+0x16e>
 8007144:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007148:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800714c:	e03a      	b.n	80071c4 <_printf_i+0xa8>
 800714e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007152:	2b15      	cmp	r3, #21
 8007154:	d8f6      	bhi.n	8007144 <_printf_i+0x28>
 8007156:	a101      	add	r1, pc, #4	; (adr r1, 800715c <_printf_i+0x40>)
 8007158:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800715c:	080071b5 	.word	0x080071b5
 8007160:	080071c9 	.word	0x080071c9
 8007164:	08007145 	.word	0x08007145
 8007168:	08007145 	.word	0x08007145
 800716c:	08007145 	.word	0x08007145
 8007170:	08007145 	.word	0x08007145
 8007174:	080071c9 	.word	0x080071c9
 8007178:	08007145 	.word	0x08007145
 800717c:	08007145 	.word	0x08007145
 8007180:	08007145 	.word	0x08007145
 8007184:	08007145 	.word	0x08007145
 8007188:	080072d5 	.word	0x080072d5
 800718c:	080071f9 	.word	0x080071f9
 8007190:	080072b7 	.word	0x080072b7
 8007194:	08007145 	.word	0x08007145
 8007198:	08007145 	.word	0x08007145
 800719c:	080072f7 	.word	0x080072f7
 80071a0:	08007145 	.word	0x08007145
 80071a4:	080071f9 	.word	0x080071f9
 80071a8:	08007145 	.word	0x08007145
 80071ac:	08007145 	.word	0x08007145
 80071b0:	080072bf 	.word	0x080072bf
 80071b4:	682b      	ldr	r3, [r5, #0]
 80071b6:	1d1a      	adds	r2, r3, #4
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	602a      	str	r2, [r5, #0]
 80071bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071c4:	2301      	movs	r3, #1
 80071c6:	e0a3      	b.n	8007310 <_printf_i+0x1f4>
 80071c8:	6820      	ldr	r0, [r4, #0]
 80071ca:	6829      	ldr	r1, [r5, #0]
 80071cc:	0606      	lsls	r6, r0, #24
 80071ce:	f101 0304 	add.w	r3, r1, #4
 80071d2:	d50a      	bpl.n	80071ea <_printf_i+0xce>
 80071d4:	680e      	ldr	r6, [r1, #0]
 80071d6:	602b      	str	r3, [r5, #0]
 80071d8:	2e00      	cmp	r6, #0
 80071da:	da03      	bge.n	80071e4 <_printf_i+0xc8>
 80071dc:	232d      	movs	r3, #45	; 0x2d
 80071de:	4276      	negs	r6, r6
 80071e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071e4:	485e      	ldr	r0, [pc, #376]	; (8007360 <_printf_i+0x244>)
 80071e6:	230a      	movs	r3, #10
 80071e8:	e019      	b.n	800721e <_printf_i+0x102>
 80071ea:	680e      	ldr	r6, [r1, #0]
 80071ec:	602b      	str	r3, [r5, #0]
 80071ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80071f2:	bf18      	it	ne
 80071f4:	b236      	sxthne	r6, r6
 80071f6:	e7ef      	b.n	80071d8 <_printf_i+0xbc>
 80071f8:	682b      	ldr	r3, [r5, #0]
 80071fa:	6820      	ldr	r0, [r4, #0]
 80071fc:	1d19      	adds	r1, r3, #4
 80071fe:	6029      	str	r1, [r5, #0]
 8007200:	0601      	lsls	r1, r0, #24
 8007202:	d501      	bpl.n	8007208 <_printf_i+0xec>
 8007204:	681e      	ldr	r6, [r3, #0]
 8007206:	e002      	b.n	800720e <_printf_i+0xf2>
 8007208:	0646      	lsls	r6, r0, #25
 800720a:	d5fb      	bpl.n	8007204 <_printf_i+0xe8>
 800720c:	881e      	ldrh	r6, [r3, #0]
 800720e:	4854      	ldr	r0, [pc, #336]	; (8007360 <_printf_i+0x244>)
 8007210:	2f6f      	cmp	r7, #111	; 0x6f
 8007212:	bf0c      	ite	eq
 8007214:	2308      	moveq	r3, #8
 8007216:	230a      	movne	r3, #10
 8007218:	2100      	movs	r1, #0
 800721a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800721e:	6865      	ldr	r5, [r4, #4]
 8007220:	60a5      	str	r5, [r4, #8]
 8007222:	2d00      	cmp	r5, #0
 8007224:	bfa2      	ittt	ge
 8007226:	6821      	ldrge	r1, [r4, #0]
 8007228:	f021 0104 	bicge.w	r1, r1, #4
 800722c:	6021      	strge	r1, [r4, #0]
 800722e:	b90e      	cbnz	r6, 8007234 <_printf_i+0x118>
 8007230:	2d00      	cmp	r5, #0
 8007232:	d04d      	beq.n	80072d0 <_printf_i+0x1b4>
 8007234:	4615      	mov	r5, r2
 8007236:	fbb6 f1f3 	udiv	r1, r6, r3
 800723a:	fb03 6711 	mls	r7, r3, r1, r6
 800723e:	5dc7      	ldrb	r7, [r0, r7]
 8007240:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007244:	4637      	mov	r7, r6
 8007246:	42bb      	cmp	r3, r7
 8007248:	460e      	mov	r6, r1
 800724a:	d9f4      	bls.n	8007236 <_printf_i+0x11a>
 800724c:	2b08      	cmp	r3, #8
 800724e:	d10b      	bne.n	8007268 <_printf_i+0x14c>
 8007250:	6823      	ldr	r3, [r4, #0]
 8007252:	07de      	lsls	r6, r3, #31
 8007254:	d508      	bpl.n	8007268 <_printf_i+0x14c>
 8007256:	6923      	ldr	r3, [r4, #16]
 8007258:	6861      	ldr	r1, [r4, #4]
 800725a:	4299      	cmp	r1, r3
 800725c:	bfde      	ittt	le
 800725e:	2330      	movle	r3, #48	; 0x30
 8007260:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007264:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007268:	1b52      	subs	r2, r2, r5
 800726a:	6122      	str	r2, [r4, #16]
 800726c:	f8cd a000 	str.w	sl, [sp]
 8007270:	464b      	mov	r3, r9
 8007272:	aa03      	add	r2, sp, #12
 8007274:	4621      	mov	r1, r4
 8007276:	4640      	mov	r0, r8
 8007278:	f7ff fee2 	bl	8007040 <_printf_common>
 800727c:	3001      	adds	r0, #1
 800727e:	d14c      	bne.n	800731a <_printf_i+0x1fe>
 8007280:	f04f 30ff 	mov.w	r0, #4294967295
 8007284:	b004      	add	sp, #16
 8007286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728a:	4835      	ldr	r0, [pc, #212]	; (8007360 <_printf_i+0x244>)
 800728c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007290:	6829      	ldr	r1, [r5, #0]
 8007292:	6823      	ldr	r3, [r4, #0]
 8007294:	f851 6b04 	ldr.w	r6, [r1], #4
 8007298:	6029      	str	r1, [r5, #0]
 800729a:	061d      	lsls	r5, r3, #24
 800729c:	d514      	bpl.n	80072c8 <_printf_i+0x1ac>
 800729e:	07df      	lsls	r7, r3, #31
 80072a0:	bf44      	itt	mi
 80072a2:	f043 0320 	orrmi.w	r3, r3, #32
 80072a6:	6023      	strmi	r3, [r4, #0]
 80072a8:	b91e      	cbnz	r6, 80072b2 <_printf_i+0x196>
 80072aa:	6823      	ldr	r3, [r4, #0]
 80072ac:	f023 0320 	bic.w	r3, r3, #32
 80072b0:	6023      	str	r3, [r4, #0]
 80072b2:	2310      	movs	r3, #16
 80072b4:	e7b0      	b.n	8007218 <_printf_i+0xfc>
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	f043 0320 	orr.w	r3, r3, #32
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	2378      	movs	r3, #120	; 0x78
 80072c0:	4828      	ldr	r0, [pc, #160]	; (8007364 <_printf_i+0x248>)
 80072c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072c6:	e7e3      	b.n	8007290 <_printf_i+0x174>
 80072c8:	0659      	lsls	r1, r3, #25
 80072ca:	bf48      	it	mi
 80072cc:	b2b6      	uxthmi	r6, r6
 80072ce:	e7e6      	b.n	800729e <_printf_i+0x182>
 80072d0:	4615      	mov	r5, r2
 80072d2:	e7bb      	b.n	800724c <_printf_i+0x130>
 80072d4:	682b      	ldr	r3, [r5, #0]
 80072d6:	6826      	ldr	r6, [r4, #0]
 80072d8:	6961      	ldr	r1, [r4, #20]
 80072da:	1d18      	adds	r0, r3, #4
 80072dc:	6028      	str	r0, [r5, #0]
 80072de:	0635      	lsls	r5, r6, #24
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	d501      	bpl.n	80072e8 <_printf_i+0x1cc>
 80072e4:	6019      	str	r1, [r3, #0]
 80072e6:	e002      	b.n	80072ee <_printf_i+0x1d2>
 80072e8:	0670      	lsls	r0, r6, #25
 80072ea:	d5fb      	bpl.n	80072e4 <_printf_i+0x1c8>
 80072ec:	8019      	strh	r1, [r3, #0]
 80072ee:	2300      	movs	r3, #0
 80072f0:	6123      	str	r3, [r4, #16]
 80072f2:	4615      	mov	r5, r2
 80072f4:	e7ba      	b.n	800726c <_printf_i+0x150>
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	1d1a      	adds	r2, r3, #4
 80072fa:	602a      	str	r2, [r5, #0]
 80072fc:	681d      	ldr	r5, [r3, #0]
 80072fe:	6862      	ldr	r2, [r4, #4]
 8007300:	2100      	movs	r1, #0
 8007302:	4628      	mov	r0, r5
 8007304:	f7f8 ff6c 	bl	80001e0 <memchr>
 8007308:	b108      	cbz	r0, 800730e <_printf_i+0x1f2>
 800730a:	1b40      	subs	r0, r0, r5
 800730c:	6060      	str	r0, [r4, #4]
 800730e:	6863      	ldr	r3, [r4, #4]
 8007310:	6123      	str	r3, [r4, #16]
 8007312:	2300      	movs	r3, #0
 8007314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007318:	e7a8      	b.n	800726c <_printf_i+0x150>
 800731a:	6923      	ldr	r3, [r4, #16]
 800731c:	462a      	mov	r2, r5
 800731e:	4649      	mov	r1, r9
 8007320:	4640      	mov	r0, r8
 8007322:	47d0      	blx	sl
 8007324:	3001      	adds	r0, #1
 8007326:	d0ab      	beq.n	8007280 <_printf_i+0x164>
 8007328:	6823      	ldr	r3, [r4, #0]
 800732a:	079b      	lsls	r3, r3, #30
 800732c:	d413      	bmi.n	8007356 <_printf_i+0x23a>
 800732e:	68e0      	ldr	r0, [r4, #12]
 8007330:	9b03      	ldr	r3, [sp, #12]
 8007332:	4298      	cmp	r0, r3
 8007334:	bfb8      	it	lt
 8007336:	4618      	movlt	r0, r3
 8007338:	e7a4      	b.n	8007284 <_printf_i+0x168>
 800733a:	2301      	movs	r3, #1
 800733c:	4632      	mov	r2, r6
 800733e:	4649      	mov	r1, r9
 8007340:	4640      	mov	r0, r8
 8007342:	47d0      	blx	sl
 8007344:	3001      	adds	r0, #1
 8007346:	d09b      	beq.n	8007280 <_printf_i+0x164>
 8007348:	3501      	adds	r5, #1
 800734a:	68e3      	ldr	r3, [r4, #12]
 800734c:	9903      	ldr	r1, [sp, #12]
 800734e:	1a5b      	subs	r3, r3, r1
 8007350:	42ab      	cmp	r3, r5
 8007352:	dcf2      	bgt.n	800733a <_printf_i+0x21e>
 8007354:	e7eb      	b.n	800732e <_printf_i+0x212>
 8007356:	2500      	movs	r5, #0
 8007358:	f104 0619 	add.w	r6, r4, #25
 800735c:	e7f5      	b.n	800734a <_printf_i+0x22e>
 800735e:	bf00      	nop
 8007360:	080098a6 	.word	0x080098a6
 8007364:	080098b7 	.word	0x080098b7

08007368 <siprintf>:
 8007368:	b40e      	push	{r1, r2, r3}
 800736a:	b500      	push	{lr}
 800736c:	b09c      	sub	sp, #112	; 0x70
 800736e:	ab1d      	add	r3, sp, #116	; 0x74
 8007370:	9002      	str	r0, [sp, #8]
 8007372:	9006      	str	r0, [sp, #24]
 8007374:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007378:	4809      	ldr	r0, [pc, #36]	; (80073a0 <siprintf+0x38>)
 800737a:	9107      	str	r1, [sp, #28]
 800737c:	9104      	str	r1, [sp, #16]
 800737e:	4909      	ldr	r1, [pc, #36]	; (80073a4 <siprintf+0x3c>)
 8007380:	f853 2b04 	ldr.w	r2, [r3], #4
 8007384:	9105      	str	r1, [sp, #20]
 8007386:	6800      	ldr	r0, [r0, #0]
 8007388:	9301      	str	r3, [sp, #4]
 800738a:	a902      	add	r1, sp, #8
 800738c:	f001 fb68 	bl	8008a60 <_svfiprintf_r>
 8007390:	9b02      	ldr	r3, [sp, #8]
 8007392:	2200      	movs	r2, #0
 8007394:	701a      	strb	r2, [r3, #0]
 8007396:	b01c      	add	sp, #112	; 0x70
 8007398:	f85d eb04 	ldr.w	lr, [sp], #4
 800739c:	b003      	add	sp, #12
 800739e:	4770      	bx	lr
 80073a0:	20000014 	.word	0x20000014
 80073a4:	ffff0208 	.word	0xffff0208

080073a8 <quorem>:
 80073a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	6903      	ldr	r3, [r0, #16]
 80073ae:	690c      	ldr	r4, [r1, #16]
 80073b0:	42a3      	cmp	r3, r4
 80073b2:	4607      	mov	r7, r0
 80073b4:	f2c0 8081 	blt.w	80074ba <quorem+0x112>
 80073b8:	3c01      	subs	r4, #1
 80073ba:	f101 0814 	add.w	r8, r1, #20
 80073be:	f100 0514 	add.w	r5, r0, #20
 80073c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073c6:	9301      	str	r3, [sp, #4]
 80073c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073d0:	3301      	adds	r3, #1
 80073d2:	429a      	cmp	r2, r3
 80073d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80073e0:	d331      	bcc.n	8007446 <quorem+0x9e>
 80073e2:	f04f 0e00 	mov.w	lr, #0
 80073e6:	4640      	mov	r0, r8
 80073e8:	46ac      	mov	ip, r5
 80073ea:	46f2      	mov	sl, lr
 80073ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80073f0:	b293      	uxth	r3, r2
 80073f2:	fb06 e303 	mla	r3, r6, r3, lr
 80073f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	ebaa 0303 	sub.w	r3, sl, r3
 8007400:	f8dc a000 	ldr.w	sl, [ip]
 8007404:	0c12      	lsrs	r2, r2, #16
 8007406:	fa13 f38a 	uxtah	r3, r3, sl
 800740a:	fb06 e202 	mla	r2, r6, r2, lr
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	9b00      	ldr	r3, [sp, #0]
 8007412:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007416:	b292      	uxth	r2, r2
 8007418:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800741c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007420:	f8bd 3000 	ldrh.w	r3, [sp]
 8007424:	4581      	cmp	r9, r0
 8007426:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800742a:	f84c 3b04 	str.w	r3, [ip], #4
 800742e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007432:	d2db      	bcs.n	80073ec <quorem+0x44>
 8007434:	f855 300b 	ldr.w	r3, [r5, fp]
 8007438:	b92b      	cbnz	r3, 8007446 <quorem+0x9e>
 800743a:	9b01      	ldr	r3, [sp, #4]
 800743c:	3b04      	subs	r3, #4
 800743e:	429d      	cmp	r5, r3
 8007440:	461a      	mov	r2, r3
 8007442:	d32e      	bcc.n	80074a2 <quorem+0xfa>
 8007444:	613c      	str	r4, [r7, #16]
 8007446:	4638      	mov	r0, r7
 8007448:	f001 f8b6 	bl	80085b8 <__mcmp>
 800744c:	2800      	cmp	r0, #0
 800744e:	db24      	blt.n	800749a <quorem+0xf2>
 8007450:	3601      	adds	r6, #1
 8007452:	4628      	mov	r0, r5
 8007454:	f04f 0c00 	mov.w	ip, #0
 8007458:	f858 2b04 	ldr.w	r2, [r8], #4
 800745c:	f8d0 e000 	ldr.w	lr, [r0]
 8007460:	b293      	uxth	r3, r2
 8007462:	ebac 0303 	sub.w	r3, ip, r3
 8007466:	0c12      	lsrs	r2, r2, #16
 8007468:	fa13 f38e 	uxtah	r3, r3, lr
 800746c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007470:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007474:	b29b      	uxth	r3, r3
 8007476:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800747a:	45c1      	cmp	r9, r8
 800747c:	f840 3b04 	str.w	r3, [r0], #4
 8007480:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007484:	d2e8      	bcs.n	8007458 <quorem+0xb0>
 8007486:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800748a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800748e:	b922      	cbnz	r2, 800749a <quorem+0xf2>
 8007490:	3b04      	subs	r3, #4
 8007492:	429d      	cmp	r5, r3
 8007494:	461a      	mov	r2, r3
 8007496:	d30a      	bcc.n	80074ae <quorem+0x106>
 8007498:	613c      	str	r4, [r7, #16]
 800749a:	4630      	mov	r0, r6
 800749c:	b003      	add	sp, #12
 800749e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a2:	6812      	ldr	r2, [r2, #0]
 80074a4:	3b04      	subs	r3, #4
 80074a6:	2a00      	cmp	r2, #0
 80074a8:	d1cc      	bne.n	8007444 <quorem+0x9c>
 80074aa:	3c01      	subs	r4, #1
 80074ac:	e7c7      	b.n	800743e <quorem+0x96>
 80074ae:	6812      	ldr	r2, [r2, #0]
 80074b0:	3b04      	subs	r3, #4
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	d1f0      	bne.n	8007498 <quorem+0xf0>
 80074b6:	3c01      	subs	r4, #1
 80074b8:	e7eb      	b.n	8007492 <quorem+0xea>
 80074ba:	2000      	movs	r0, #0
 80074bc:	e7ee      	b.n	800749c <quorem+0xf4>
	...

080074c0 <_dtoa_r>:
 80074c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074c4:	ed2d 8b04 	vpush	{d8-d9}
 80074c8:	ec57 6b10 	vmov	r6, r7, d0
 80074cc:	b093      	sub	sp, #76	; 0x4c
 80074ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80074d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80074d4:	9106      	str	r1, [sp, #24]
 80074d6:	ee10 aa10 	vmov	sl, s0
 80074da:	4604      	mov	r4, r0
 80074dc:	9209      	str	r2, [sp, #36]	; 0x24
 80074de:	930c      	str	r3, [sp, #48]	; 0x30
 80074e0:	46bb      	mov	fp, r7
 80074e2:	b975      	cbnz	r5, 8007502 <_dtoa_r+0x42>
 80074e4:	2010      	movs	r0, #16
 80074e6:	f000 fddd 	bl	80080a4 <malloc>
 80074ea:	4602      	mov	r2, r0
 80074ec:	6260      	str	r0, [r4, #36]	; 0x24
 80074ee:	b920      	cbnz	r0, 80074fa <_dtoa_r+0x3a>
 80074f0:	4ba7      	ldr	r3, [pc, #668]	; (8007790 <_dtoa_r+0x2d0>)
 80074f2:	21ea      	movs	r1, #234	; 0xea
 80074f4:	48a7      	ldr	r0, [pc, #668]	; (8007794 <_dtoa_r+0x2d4>)
 80074f6:	f001 fbc3 	bl	8008c80 <__assert_func>
 80074fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80074fe:	6005      	str	r5, [r0, #0]
 8007500:	60c5      	str	r5, [r0, #12]
 8007502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007504:	6819      	ldr	r1, [r3, #0]
 8007506:	b151      	cbz	r1, 800751e <_dtoa_r+0x5e>
 8007508:	685a      	ldr	r2, [r3, #4]
 800750a:	604a      	str	r2, [r1, #4]
 800750c:	2301      	movs	r3, #1
 800750e:	4093      	lsls	r3, r2
 8007510:	608b      	str	r3, [r1, #8]
 8007512:	4620      	mov	r0, r4
 8007514:	f000 fe0e 	bl	8008134 <_Bfree>
 8007518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800751a:	2200      	movs	r2, #0
 800751c:	601a      	str	r2, [r3, #0]
 800751e:	1e3b      	subs	r3, r7, #0
 8007520:	bfaa      	itet	ge
 8007522:	2300      	movge	r3, #0
 8007524:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007528:	f8c8 3000 	strge.w	r3, [r8]
 800752c:	4b9a      	ldr	r3, [pc, #616]	; (8007798 <_dtoa_r+0x2d8>)
 800752e:	bfbc      	itt	lt
 8007530:	2201      	movlt	r2, #1
 8007532:	f8c8 2000 	strlt.w	r2, [r8]
 8007536:	ea33 030b 	bics.w	r3, r3, fp
 800753a:	d11b      	bne.n	8007574 <_dtoa_r+0xb4>
 800753c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800753e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007542:	6013      	str	r3, [r2, #0]
 8007544:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007548:	4333      	orrs	r3, r6
 800754a:	f000 8592 	beq.w	8008072 <_dtoa_r+0xbb2>
 800754e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007550:	b963      	cbnz	r3, 800756c <_dtoa_r+0xac>
 8007552:	4b92      	ldr	r3, [pc, #584]	; (800779c <_dtoa_r+0x2dc>)
 8007554:	e022      	b.n	800759c <_dtoa_r+0xdc>
 8007556:	4b92      	ldr	r3, [pc, #584]	; (80077a0 <_dtoa_r+0x2e0>)
 8007558:	9301      	str	r3, [sp, #4]
 800755a:	3308      	adds	r3, #8
 800755c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	9801      	ldr	r0, [sp, #4]
 8007562:	b013      	add	sp, #76	; 0x4c
 8007564:	ecbd 8b04 	vpop	{d8-d9}
 8007568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800756c:	4b8b      	ldr	r3, [pc, #556]	; (800779c <_dtoa_r+0x2dc>)
 800756e:	9301      	str	r3, [sp, #4]
 8007570:	3303      	adds	r3, #3
 8007572:	e7f3      	b.n	800755c <_dtoa_r+0x9c>
 8007574:	2200      	movs	r2, #0
 8007576:	2300      	movs	r3, #0
 8007578:	4650      	mov	r0, sl
 800757a:	4659      	mov	r1, fp
 800757c:	f7f9 faa4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007580:	ec4b ab19 	vmov	d9, sl, fp
 8007584:	4680      	mov	r8, r0
 8007586:	b158      	cbz	r0, 80075a0 <_dtoa_r+0xe0>
 8007588:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800758a:	2301      	movs	r3, #1
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007590:	2b00      	cmp	r3, #0
 8007592:	f000 856b 	beq.w	800806c <_dtoa_r+0xbac>
 8007596:	4883      	ldr	r0, [pc, #524]	; (80077a4 <_dtoa_r+0x2e4>)
 8007598:	6018      	str	r0, [r3, #0]
 800759a:	1e43      	subs	r3, r0, #1
 800759c:	9301      	str	r3, [sp, #4]
 800759e:	e7df      	b.n	8007560 <_dtoa_r+0xa0>
 80075a0:	ec4b ab10 	vmov	d0, sl, fp
 80075a4:	aa10      	add	r2, sp, #64	; 0x40
 80075a6:	a911      	add	r1, sp, #68	; 0x44
 80075a8:	4620      	mov	r0, r4
 80075aa:	f001 f8ab 	bl	8008704 <__d2b>
 80075ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80075b2:	ee08 0a10 	vmov	s16, r0
 80075b6:	2d00      	cmp	r5, #0
 80075b8:	f000 8084 	beq.w	80076c4 <_dtoa_r+0x204>
 80075bc:	ee19 3a90 	vmov	r3, s19
 80075c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80075c8:	4656      	mov	r6, sl
 80075ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80075ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80075d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80075d6:	4b74      	ldr	r3, [pc, #464]	; (80077a8 <_dtoa_r+0x2e8>)
 80075d8:	2200      	movs	r2, #0
 80075da:	4630      	mov	r0, r6
 80075dc:	4639      	mov	r1, r7
 80075de:	f7f8 fe53 	bl	8000288 <__aeabi_dsub>
 80075e2:	a365      	add	r3, pc, #404	; (adr r3, 8007778 <_dtoa_r+0x2b8>)
 80075e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e8:	f7f9 f806 	bl	80005f8 <__aeabi_dmul>
 80075ec:	a364      	add	r3, pc, #400	; (adr r3, 8007780 <_dtoa_r+0x2c0>)
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f7f8 fe4b 	bl	800028c <__adddf3>
 80075f6:	4606      	mov	r6, r0
 80075f8:	4628      	mov	r0, r5
 80075fa:	460f      	mov	r7, r1
 80075fc:	f7f8 ff92 	bl	8000524 <__aeabi_i2d>
 8007600:	a361      	add	r3, pc, #388	; (adr r3, 8007788 <_dtoa_r+0x2c8>)
 8007602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007606:	f7f8 fff7 	bl	80005f8 <__aeabi_dmul>
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	4630      	mov	r0, r6
 8007610:	4639      	mov	r1, r7
 8007612:	f7f8 fe3b 	bl	800028c <__adddf3>
 8007616:	4606      	mov	r6, r0
 8007618:	460f      	mov	r7, r1
 800761a:	f7f9 fa9d 	bl	8000b58 <__aeabi_d2iz>
 800761e:	2200      	movs	r2, #0
 8007620:	9000      	str	r0, [sp, #0]
 8007622:	2300      	movs	r3, #0
 8007624:	4630      	mov	r0, r6
 8007626:	4639      	mov	r1, r7
 8007628:	f7f9 fa58 	bl	8000adc <__aeabi_dcmplt>
 800762c:	b150      	cbz	r0, 8007644 <_dtoa_r+0x184>
 800762e:	9800      	ldr	r0, [sp, #0]
 8007630:	f7f8 ff78 	bl	8000524 <__aeabi_i2d>
 8007634:	4632      	mov	r2, r6
 8007636:	463b      	mov	r3, r7
 8007638:	f7f9 fa46 	bl	8000ac8 <__aeabi_dcmpeq>
 800763c:	b910      	cbnz	r0, 8007644 <_dtoa_r+0x184>
 800763e:	9b00      	ldr	r3, [sp, #0]
 8007640:	3b01      	subs	r3, #1
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	9b00      	ldr	r3, [sp, #0]
 8007646:	2b16      	cmp	r3, #22
 8007648:	d85a      	bhi.n	8007700 <_dtoa_r+0x240>
 800764a:	9a00      	ldr	r2, [sp, #0]
 800764c:	4b57      	ldr	r3, [pc, #348]	; (80077ac <_dtoa_r+0x2ec>)
 800764e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007656:	ec51 0b19 	vmov	r0, r1, d9
 800765a:	f7f9 fa3f 	bl	8000adc <__aeabi_dcmplt>
 800765e:	2800      	cmp	r0, #0
 8007660:	d050      	beq.n	8007704 <_dtoa_r+0x244>
 8007662:	9b00      	ldr	r3, [sp, #0]
 8007664:	3b01      	subs	r3, #1
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	2300      	movs	r3, #0
 800766a:	930b      	str	r3, [sp, #44]	; 0x2c
 800766c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800766e:	1b5d      	subs	r5, r3, r5
 8007670:	1e6b      	subs	r3, r5, #1
 8007672:	9305      	str	r3, [sp, #20]
 8007674:	bf45      	ittet	mi
 8007676:	f1c5 0301 	rsbmi	r3, r5, #1
 800767a:	9304      	strmi	r3, [sp, #16]
 800767c:	2300      	movpl	r3, #0
 800767e:	2300      	movmi	r3, #0
 8007680:	bf4c      	ite	mi
 8007682:	9305      	strmi	r3, [sp, #20]
 8007684:	9304      	strpl	r3, [sp, #16]
 8007686:	9b00      	ldr	r3, [sp, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	db3d      	blt.n	8007708 <_dtoa_r+0x248>
 800768c:	9b05      	ldr	r3, [sp, #20]
 800768e:	9a00      	ldr	r2, [sp, #0]
 8007690:	920a      	str	r2, [sp, #40]	; 0x28
 8007692:	4413      	add	r3, r2
 8007694:	9305      	str	r3, [sp, #20]
 8007696:	2300      	movs	r3, #0
 8007698:	9307      	str	r3, [sp, #28]
 800769a:	9b06      	ldr	r3, [sp, #24]
 800769c:	2b09      	cmp	r3, #9
 800769e:	f200 8089 	bhi.w	80077b4 <_dtoa_r+0x2f4>
 80076a2:	2b05      	cmp	r3, #5
 80076a4:	bfc4      	itt	gt
 80076a6:	3b04      	subgt	r3, #4
 80076a8:	9306      	strgt	r3, [sp, #24]
 80076aa:	9b06      	ldr	r3, [sp, #24]
 80076ac:	f1a3 0302 	sub.w	r3, r3, #2
 80076b0:	bfcc      	ite	gt
 80076b2:	2500      	movgt	r5, #0
 80076b4:	2501      	movle	r5, #1
 80076b6:	2b03      	cmp	r3, #3
 80076b8:	f200 8087 	bhi.w	80077ca <_dtoa_r+0x30a>
 80076bc:	e8df f003 	tbb	[pc, r3]
 80076c0:	59383a2d 	.word	0x59383a2d
 80076c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80076c8:	441d      	add	r5, r3
 80076ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80076ce:	2b20      	cmp	r3, #32
 80076d0:	bfc1      	itttt	gt
 80076d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80076d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80076da:	fa0b f303 	lslgt.w	r3, fp, r3
 80076de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80076e2:	bfda      	itte	le
 80076e4:	f1c3 0320 	rsble	r3, r3, #32
 80076e8:	fa06 f003 	lslle.w	r0, r6, r3
 80076ec:	4318      	orrgt	r0, r3
 80076ee:	f7f8 ff09 	bl	8000504 <__aeabi_ui2d>
 80076f2:	2301      	movs	r3, #1
 80076f4:	4606      	mov	r6, r0
 80076f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80076fa:	3d01      	subs	r5, #1
 80076fc:	930e      	str	r3, [sp, #56]	; 0x38
 80076fe:	e76a      	b.n	80075d6 <_dtoa_r+0x116>
 8007700:	2301      	movs	r3, #1
 8007702:	e7b2      	b.n	800766a <_dtoa_r+0x1aa>
 8007704:	900b      	str	r0, [sp, #44]	; 0x2c
 8007706:	e7b1      	b.n	800766c <_dtoa_r+0x1ac>
 8007708:	9b04      	ldr	r3, [sp, #16]
 800770a:	9a00      	ldr	r2, [sp, #0]
 800770c:	1a9b      	subs	r3, r3, r2
 800770e:	9304      	str	r3, [sp, #16]
 8007710:	4253      	negs	r3, r2
 8007712:	9307      	str	r3, [sp, #28]
 8007714:	2300      	movs	r3, #0
 8007716:	930a      	str	r3, [sp, #40]	; 0x28
 8007718:	e7bf      	b.n	800769a <_dtoa_r+0x1da>
 800771a:	2300      	movs	r3, #0
 800771c:	9308      	str	r3, [sp, #32]
 800771e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007720:	2b00      	cmp	r3, #0
 8007722:	dc55      	bgt.n	80077d0 <_dtoa_r+0x310>
 8007724:	2301      	movs	r3, #1
 8007726:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800772a:	461a      	mov	r2, r3
 800772c:	9209      	str	r2, [sp, #36]	; 0x24
 800772e:	e00c      	b.n	800774a <_dtoa_r+0x28a>
 8007730:	2301      	movs	r3, #1
 8007732:	e7f3      	b.n	800771c <_dtoa_r+0x25c>
 8007734:	2300      	movs	r3, #0
 8007736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007738:	9308      	str	r3, [sp, #32]
 800773a:	9b00      	ldr	r3, [sp, #0]
 800773c:	4413      	add	r3, r2
 800773e:	9302      	str	r3, [sp, #8]
 8007740:	3301      	adds	r3, #1
 8007742:	2b01      	cmp	r3, #1
 8007744:	9303      	str	r3, [sp, #12]
 8007746:	bfb8      	it	lt
 8007748:	2301      	movlt	r3, #1
 800774a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800774c:	2200      	movs	r2, #0
 800774e:	6042      	str	r2, [r0, #4]
 8007750:	2204      	movs	r2, #4
 8007752:	f102 0614 	add.w	r6, r2, #20
 8007756:	429e      	cmp	r6, r3
 8007758:	6841      	ldr	r1, [r0, #4]
 800775a:	d93d      	bls.n	80077d8 <_dtoa_r+0x318>
 800775c:	4620      	mov	r0, r4
 800775e:	f000 fca9 	bl	80080b4 <_Balloc>
 8007762:	9001      	str	r0, [sp, #4]
 8007764:	2800      	cmp	r0, #0
 8007766:	d13b      	bne.n	80077e0 <_dtoa_r+0x320>
 8007768:	4b11      	ldr	r3, [pc, #68]	; (80077b0 <_dtoa_r+0x2f0>)
 800776a:	4602      	mov	r2, r0
 800776c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007770:	e6c0      	b.n	80074f4 <_dtoa_r+0x34>
 8007772:	2301      	movs	r3, #1
 8007774:	e7df      	b.n	8007736 <_dtoa_r+0x276>
 8007776:	bf00      	nop
 8007778:	636f4361 	.word	0x636f4361
 800777c:	3fd287a7 	.word	0x3fd287a7
 8007780:	8b60c8b3 	.word	0x8b60c8b3
 8007784:	3fc68a28 	.word	0x3fc68a28
 8007788:	509f79fb 	.word	0x509f79fb
 800778c:	3fd34413 	.word	0x3fd34413
 8007790:	080098d5 	.word	0x080098d5
 8007794:	080098ec 	.word	0x080098ec
 8007798:	7ff00000 	.word	0x7ff00000
 800779c:	080098d1 	.word	0x080098d1
 80077a0:	080098c8 	.word	0x080098c8
 80077a4:	080098a5 	.word	0x080098a5
 80077a8:	3ff80000 	.word	0x3ff80000
 80077ac:	080099e0 	.word	0x080099e0
 80077b0:	08009947 	.word	0x08009947
 80077b4:	2501      	movs	r5, #1
 80077b6:	2300      	movs	r3, #0
 80077b8:	9306      	str	r3, [sp, #24]
 80077ba:	9508      	str	r5, [sp, #32]
 80077bc:	f04f 33ff 	mov.w	r3, #4294967295
 80077c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80077c4:	2200      	movs	r2, #0
 80077c6:	2312      	movs	r3, #18
 80077c8:	e7b0      	b.n	800772c <_dtoa_r+0x26c>
 80077ca:	2301      	movs	r3, #1
 80077cc:	9308      	str	r3, [sp, #32]
 80077ce:	e7f5      	b.n	80077bc <_dtoa_r+0x2fc>
 80077d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80077d6:	e7b8      	b.n	800774a <_dtoa_r+0x28a>
 80077d8:	3101      	adds	r1, #1
 80077da:	6041      	str	r1, [r0, #4]
 80077dc:	0052      	lsls	r2, r2, #1
 80077de:	e7b8      	b.n	8007752 <_dtoa_r+0x292>
 80077e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077e2:	9a01      	ldr	r2, [sp, #4]
 80077e4:	601a      	str	r2, [r3, #0]
 80077e6:	9b03      	ldr	r3, [sp, #12]
 80077e8:	2b0e      	cmp	r3, #14
 80077ea:	f200 809d 	bhi.w	8007928 <_dtoa_r+0x468>
 80077ee:	2d00      	cmp	r5, #0
 80077f0:	f000 809a 	beq.w	8007928 <_dtoa_r+0x468>
 80077f4:	9b00      	ldr	r3, [sp, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	dd32      	ble.n	8007860 <_dtoa_r+0x3a0>
 80077fa:	4ab7      	ldr	r2, [pc, #732]	; (8007ad8 <_dtoa_r+0x618>)
 80077fc:	f003 030f 	and.w	r3, r3, #15
 8007800:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007804:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007808:	9b00      	ldr	r3, [sp, #0]
 800780a:	05d8      	lsls	r0, r3, #23
 800780c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007810:	d516      	bpl.n	8007840 <_dtoa_r+0x380>
 8007812:	4bb2      	ldr	r3, [pc, #712]	; (8007adc <_dtoa_r+0x61c>)
 8007814:	ec51 0b19 	vmov	r0, r1, d9
 8007818:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800781c:	f7f9 f816 	bl	800084c <__aeabi_ddiv>
 8007820:	f007 070f 	and.w	r7, r7, #15
 8007824:	4682      	mov	sl, r0
 8007826:	468b      	mov	fp, r1
 8007828:	2503      	movs	r5, #3
 800782a:	4eac      	ldr	r6, [pc, #688]	; (8007adc <_dtoa_r+0x61c>)
 800782c:	b957      	cbnz	r7, 8007844 <_dtoa_r+0x384>
 800782e:	4642      	mov	r2, r8
 8007830:	464b      	mov	r3, r9
 8007832:	4650      	mov	r0, sl
 8007834:	4659      	mov	r1, fp
 8007836:	f7f9 f809 	bl	800084c <__aeabi_ddiv>
 800783a:	4682      	mov	sl, r0
 800783c:	468b      	mov	fp, r1
 800783e:	e028      	b.n	8007892 <_dtoa_r+0x3d2>
 8007840:	2502      	movs	r5, #2
 8007842:	e7f2      	b.n	800782a <_dtoa_r+0x36a>
 8007844:	07f9      	lsls	r1, r7, #31
 8007846:	d508      	bpl.n	800785a <_dtoa_r+0x39a>
 8007848:	4640      	mov	r0, r8
 800784a:	4649      	mov	r1, r9
 800784c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007850:	f7f8 fed2 	bl	80005f8 <__aeabi_dmul>
 8007854:	3501      	adds	r5, #1
 8007856:	4680      	mov	r8, r0
 8007858:	4689      	mov	r9, r1
 800785a:	107f      	asrs	r7, r7, #1
 800785c:	3608      	adds	r6, #8
 800785e:	e7e5      	b.n	800782c <_dtoa_r+0x36c>
 8007860:	f000 809b 	beq.w	800799a <_dtoa_r+0x4da>
 8007864:	9b00      	ldr	r3, [sp, #0]
 8007866:	4f9d      	ldr	r7, [pc, #628]	; (8007adc <_dtoa_r+0x61c>)
 8007868:	425e      	negs	r6, r3
 800786a:	4b9b      	ldr	r3, [pc, #620]	; (8007ad8 <_dtoa_r+0x618>)
 800786c:	f006 020f 	and.w	r2, r6, #15
 8007870:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007878:	ec51 0b19 	vmov	r0, r1, d9
 800787c:	f7f8 febc 	bl	80005f8 <__aeabi_dmul>
 8007880:	1136      	asrs	r6, r6, #4
 8007882:	4682      	mov	sl, r0
 8007884:	468b      	mov	fp, r1
 8007886:	2300      	movs	r3, #0
 8007888:	2502      	movs	r5, #2
 800788a:	2e00      	cmp	r6, #0
 800788c:	d17a      	bne.n	8007984 <_dtoa_r+0x4c4>
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1d3      	bne.n	800783a <_dtoa_r+0x37a>
 8007892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007894:	2b00      	cmp	r3, #0
 8007896:	f000 8082 	beq.w	800799e <_dtoa_r+0x4de>
 800789a:	4b91      	ldr	r3, [pc, #580]	; (8007ae0 <_dtoa_r+0x620>)
 800789c:	2200      	movs	r2, #0
 800789e:	4650      	mov	r0, sl
 80078a0:	4659      	mov	r1, fp
 80078a2:	f7f9 f91b 	bl	8000adc <__aeabi_dcmplt>
 80078a6:	2800      	cmp	r0, #0
 80078a8:	d079      	beq.n	800799e <_dtoa_r+0x4de>
 80078aa:	9b03      	ldr	r3, [sp, #12]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d076      	beq.n	800799e <_dtoa_r+0x4de>
 80078b0:	9b02      	ldr	r3, [sp, #8]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	dd36      	ble.n	8007924 <_dtoa_r+0x464>
 80078b6:	9b00      	ldr	r3, [sp, #0]
 80078b8:	4650      	mov	r0, sl
 80078ba:	4659      	mov	r1, fp
 80078bc:	1e5f      	subs	r7, r3, #1
 80078be:	2200      	movs	r2, #0
 80078c0:	4b88      	ldr	r3, [pc, #544]	; (8007ae4 <_dtoa_r+0x624>)
 80078c2:	f7f8 fe99 	bl	80005f8 <__aeabi_dmul>
 80078c6:	9e02      	ldr	r6, [sp, #8]
 80078c8:	4682      	mov	sl, r0
 80078ca:	468b      	mov	fp, r1
 80078cc:	3501      	adds	r5, #1
 80078ce:	4628      	mov	r0, r5
 80078d0:	f7f8 fe28 	bl	8000524 <__aeabi_i2d>
 80078d4:	4652      	mov	r2, sl
 80078d6:	465b      	mov	r3, fp
 80078d8:	f7f8 fe8e 	bl	80005f8 <__aeabi_dmul>
 80078dc:	4b82      	ldr	r3, [pc, #520]	; (8007ae8 <_dtoa_r+0x628>)
 80078de:	2200      	movs	r2, #0
 80078e0:	f7f8 fcd4 	bl	800028c <__adddf3>
 80078e4:	46d0      	mov	r8, sl
 80078e6:	46d9      	mov	r9, fp
 80078e8:	4682      	mov	sl, r0
 80078ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80078ee:	2e00      	cmp	r6, #0
 80078f0:	d158      	bne.n	80079a4 <_dtoa_r+0x4e4>
 80078f2:	4b7e      	ldr	r3, [pc, #504]	; (8007aec <_dtoa_r+0x62c>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	4640      	mov	r0, r8
 80078f8:	4649      	mov	r1, r9
 80078fa:	f7f8 fcc5 	bl	8000288 <__aeabi_dsub>
 80078fe:	4652      	mov	r2, sl
 8007900:	465b      	mov	r3, fp
 8007902:	4680      	mov	r8, r0
 8007904:	4689      	mov	r9, r1
 8007906:	f7f9 f907 	bl	8000b18 <__aeabi_dcmpgt>
 800790a:	2800      	cmp	r0, #0
 800790c:	f040 8295 	bne.w	8007e3a <_dtoa_r+0x97a>
 8007910:	4652      	mov	r2, sl
 8007912:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007916:	4640      	mov	r0, r8
 8007918:	4649      	mov	r1, r9
 800791a:	f7f9 f8df 	bl	8000adc <__aeabi_dcmplt>
 800791e:	2800      	cmp	r0, #0
 8007920:	f040 8289 	bne.w	8007e36 <_dtoa_r+0x976>
 8007924:	ec5b ab19 	vmov	sl, fp, d9
 8007928:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800792a:	2b00      	cmp	r3, #0
 800792c:	f2c0 8148 	blt.w	8007bc0 <_dtoa_r+0x700>
 8007930:	9a00      	ldr	r2, [sp, #0]
 8007932:	2a0e      	cmp	r2, #14
 8007934:	f300 8144 	bgt.w	8007bc0 <_dtoa_r+0x700>
 8007938:	4b67      	ldr	r3, [pc, #412]	; (8007ad8 <_dtoa_r+0x618>)
 800793a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800793e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007944:	2b00      	cmp	r3, #0
 8007946:	f280 80d5 	bge.w	8007af4 <_dtoa_r+0x634>
 800794a:	9b03      	ldr	r3, [sp, #12]
 800794c:	2b00      	cmp	r3, #0
 800794e:	f300 80d1 	bgt.w	8007af4 <_dtoa_r+0x634>
 8007952:	f040 826f 	bne.w	8007e34 <_dtoa_r+0x974>
 8007956:	4b65      	ldr	r3, [pc, #404]	; (8007aec <_dtoa_r+0x62c>)
 8007958:	2200      	movs	r2, #0
 800795a:	4640      	mov	r0, r8
 800795c:	4649      	mov	r1, r9
 800795e:	f7f8 fe4b 	bl	80005f8 <__aeabi_dmul>
 8007962:	4652      	mov	r2, sl
 8007964:	465b      	mov	r3, fp
 8007966:	f7f9 f8cd 	bl	8000b04 <__aeabi_dcmpge>
 800796a:	9e03      	ldr	r6, [sp, #12]
 800796c:	4637      	mov	r7, r6
 800796e:	2800      	cmp	r0, #0
 8007970:	f040 8245 	bne.w	8007dfe <_dtoa_r+0x93e>
 8007974:	9d01      	ldr	r5, [sp, #4]
 8007976:	2331      	movs	r3, #49	; 0x31
 8007978:	f805 3b01 	strb.w	r3, [r5], #1
 800797c:	9b00      	ldr	r3, [sp, #0]
 800797e:	3301      	adds	r3, #1
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	e240      	b.n	8007e06 <_dtoa_r+0x946>
 8007984:	07f2      	lsls	r2, r6, #31
 8007986:	d505      	bpl.n	8007994 <_dtoa_r+0x4d4>
 8007988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800798c:	f7f8 fe34 	bl	80005f8 <__aeabi_dmul>
 8007990:	3501      	adds	r5, #1
 8007992:	2301      	movs	r3, #1
 8007994:	1076      	asrs	r6, r6, #1
 8007996:	3708      	adds	r7, #8
 8007998:	e777      	b.n	800788a <_dtoa_r+0x3ca>
 800799a:	2502      	movs	r5, #2
 800799c:	e779      	b.n	8007892 <_dtoa_r+0x3d2>
 800799e:	9f00      	ldr	r7, [sp, #0]
 80079a0:	9e03      	ldr	r6, [sp, #12]
 80079a2:	e794      	b.n	80078ce <_dtoa_r+0x40e>
 80079a4:	9901      	ldr	r1, [sp, #4]
 80079a6:	4b4c      	ldr	r3, [pc, #304]	; (8007ad8 <_dtoa_r+0x618>)
 80079a8:	4431      	add	r1, r6
 80079aa:	910d      	str	r1, [sp, #52]	; 0x34
 80079ac:	9908      	ldr	r1, [sp, #32]
 80079ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80079b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079b6:	2900      	cmp	r1, #0
 80079b8:	d043      	beq.n	8007a42 <_dtoa_r+0x582>
 80079ba:	494d      	ldr	r1, [pc, #308]	; (8007af0 <_dtoa_r+0x630>)
 80079bc:	2000      	movs	r0, #0
 80079be:	f7f8 ff45 	bl	800084c <__aeabi_ddiv>
 80079c2:	4652      	mov	r2, sl
 80079c4:	465b      	mov	r3, fp
 80079c6:	f7f8 fc5f 	bl	8000288 <__aeabi_dsub>
 80079ca:	9d01      	ldr	r5, [sp, #4]
 80079cc:	4682      	mov	sl, r0
 80079ce:	468b      	mov	fp, r1
 80079d0:	4649      	mov	r1, r9
 80079d2:	4640      	mov	r0, r8
 80079d4:	f7f9 f8c0 	bl	8000b58 <__aeabi_d2iz>
 80079d8:	4606      	mov	r6, r0
 80079da:	f7f8 fda3 	bl	8000524 <__aeabi_i2d>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4640      	mov	r0, r8
 80079e4:	4649      	mov	r1, r9
 80079e6:	f7f8 fc4f 	bl	8000288 <__aeabi_dsub>
 80079ea:	3630      	adds	r6, #48	; 0x30
 80079ec:	f805 6b01 	strb.w	r6, [r5], #1
 80079f0:	4652      	mov	r2, sl
 80079f2:	465b      	mov	r3, fp
 80079f4:	4680      	mov	r8, r0
 80079f6:	4689      	mov	r9, r1
 80079f8:	f7f9 f870 	bl	8000adc <__aeabi_dcmplt>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	d163      	bne.n	8007ac8 <_dtoa_r+0x608>
 8007a00:	4642      	mov	r2, r8
 8007a02:	464b      	mov	r3, r9
 8007a04:	4936      	ldr	r1, [pc, #216]	; (8007ae0 <_dtoa_r+0x620>)
 8007a06:	2000      	movs	r0, #0
 8007a08:	f7f8 fc3e 	bl	8000288 <__aeabi_dsub>
 8007a0c:	4652      	mov	r2, sl
 8007a0e:	465b      	mov	r3, fp
 8007a10:	f7f9 f864 	bl	8000adc <__aeabi_dcmplt>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	f040 80b5 	bne.w	8007b84 <_dtoa_r+0x6c4>
 8007a1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a1c:	429d      	cmp	r5, r3
 8007a1e:	d081      	beq.n	8007924 <_dtoa_r+0x464>
 8007a20:	4b30      	ldr	r3, [pc, #192]	; (8007ae4 <_dtoa_r+0x624>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	4650      	mov	r0, sl
 8007a26:	4659      	mov	r1, fp
 8007a28:	f7f8 fde6 	bl	80005f8 <__aeabi_dmul>
 8007a2c:	4b2d      	ldr	r3, [pc, #180]	; (8007ae4 <_dtoa_r+0x624>)
 8007a2e:	4682      	mov	sl, r0
 8007a30:	468b      	mov	fp, r1
 8007a32:	4640      	mov	r0, r8
 8007a34:	4649      	mov	r1, r9
 8007a36:	2200      	movs	r2, #0
 8007a38:	f7f8 fdde 	bl	80005f8 <__aeabi_dmul>
 8007a3c:	4680      	mov	r8, r0
 8007a3e:	4689      	mov	r9, r1
 8007a40:	e7c6      	b.n	80079d0 <_dtoa_r+0x510>
 8007a42:	4650      	mov	r0, sl
 8007a44:	4659      	mov	r1, fp
 8007a46:	f7f8 fdd7 	bl	80005f8 <__aeabi_dmul>
 8007a4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a4c:	9d01      	ldr	r5, [sp, #4]
 8007a4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a50:	4682      	mov	sl, r0
 8007a52:	468b      	mov	fp, r1
 8007a54:	4649      	mov	r1, r9
 8007a56:	4640      	mov	r0, r8
 8007a58:	f7f9 f87e 	bl	8000b58 <__aeabi_d2iz>
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	f7f8 fd61 	bl	8000524 <__aeabi_i2d>
 8007a62:	3630      	adds	r6, #48	; 0x30
 8007a64:	4602      	mov	r2, r0
 8007a66:	460b      	mov	r3, r1
 8007a68:	4640      	mov	r0, r8
 8007a6a:	4649      	mov	r1, r9
 8007a6c:	f7f8 fc0c 	bl	8000288 <__aeabi_dsub>
 8007a70:	f805 6b01 	strb.w	r6, [r5], #1
 8007a74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a76:	429d      	cmp	r5, r3
 8007a78:	4680      	mov	r8, r0
 8007a7a:	4689      	mov	r9, r1
 8007a7c:	f04f 0200 	mov.w	r2, #0
 8007a80:	d124      	bne.n	8007acc <_dtoa_r+0x60c>
 8007a82:	4b1b      	ldr	r3, [pc, #108]	; (8007af0 <_dtoa_r+0x630>)
 8007a84:	4650      	mov	r0, sl
 8007a86:	4659      	mov	r1, fp
 8007a88:	f7f8 fc00 	bl	800028c <__adddf3>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
 8007a90:	4640      	mov	r0, r8
 8007a92:	4649      	mov	r1, r9
 8007a94:	f7f9 f840 	bl	8000b18 <__aeabi_dcmpgt>
 8007a98:	2800      	cmp	r0, #0
 8007a9a:	d173      	bne.n	8007b84 <_dtoa_r+0x6c4>
 8007a9c:	4652      	mov	r2, sl
 8007a9e:	465b      	mov	r3, fp
 8007aa0:	4913      	ldr	r1, [pc, #76]	; (8007af0 <_dtoa_r+0x630>)
 8007aa2:	2000      	movs	r0, #0
 8007aa4:	f7f8 fbf0 	bl	8000288 <__aeabi_dsub>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4640      	mov	r0, r8
 8007aae:	4649      	mov	r1, r9
 8007ab0:	f7f9 f814 	bl	8000adc <__aeabi_dcmplt>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	f43f af35 	beq.w	8007924 <_dtoa_r+0x464>
 8007aba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007abc:	1e6b      	subs	r3, r5, #1
 8007abe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ac0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ac4:	2b30      	cmp	r3, #48	; 0x30
 8007ac6:	d0f8      	beq.n	8007aba <_dtoa_r+0x5fa>
 8007ac8:	9700      	str	r7, [sp, #0]
 8007aca:	e049      	b.n	8007b60 <_dtoa_r+0x6a0>
 8007acc:	4b05      	ldr	r3, [pc, #20]	; (8007ae4 <_dtoa_r+0x624>)
 8007ace:	f7f8 fd93 	bl	80005f8 <__aeabi_dmul>
 8007ad2:	4680      	mov	r8, r0
 8007ad4:	4689      	mov	r9, r1
 8007ad6:	e7bd      	b.n	8007a54 <_dtoa_r+0x594>
 8007ad8:	080099e0 	.word	0x080099e0
 8007adc:	080099b8 	.word	0x080099b8
 8007ae0:	3ff00000 	.word	0x3ff00000
 8007ae4:	40240000 	.word	0x40240000
 8007ae8:	401c0000 	.word	0x401c0000
 8007aec:	40140000 	.word	0x40140000
 8007af0:	3fe00000 	.word	0x3fe00000
 8007af4:	9d01      	ldr	r5, [sp, #4]
 8007af6:	4656      	mov	r6, sl
 8007af8:	465f      	mov	r7, fp
 8007afa:	4642      	mov	r2, r8
 8007afc:	464b      	mov	r3, r9
 8007afe:	4630      	mov	r0, r6
 8007b00:	4639      	mov	r1, r7
 8007b02:	f7f8 fea3 	bl	800084c <__aeabi_ddiv>
 8007b06:	f7f9 f827 	bl	8000b58 <__aeabi_d2iz>
 8007b0a:	4682      	mov	sl, r0
 8007b0c:	f7f8 fd0a 	bl	8000524 <__aeabi_i2d>
 8007b10:	4642      	mov	r2, r8
 8007b12:	464b      	mov	r3, r9
 8007b14:	f7f8 fd70 	bl	80005f8 <__aeabi_dmul>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	4639      	mov	r1, r7
 8007b20:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007b24:	f7f8 fbb0 	bl	8000288 <__aeabi_dsub>
 8007b28:	f805 6b01 	strb.w	r6, [r5], #1
 8007b2c:	9e01      	ldr	r6, [sp, #4]
 8007b2e:	9f03      	ldr	r7, [sp, #12]
 8007b30:	1bae      	subs	r6, r5, r6
 8007b32:	42b7      	cmp	r7, r6
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	d135      	bne.n	8007ba6 <_dtoa_r+0x6e6>
 8007b3a:	f7f8 fba7 	bl	800028c <__adddf3>
 8007b3e:	4642      	mov	r2, r8
 8007b40:	464b      	mov	r3, r9
 8007b42:	4606      	mov	r6, r0
 8007b44:	460f      	mov	r7, r1
 8007b46:	f7f8 ffe7 	bl	8000b18 <__aeabi_dcmpgt>
 8007b4a:	b9d0      	cbnz	r0, 8007b82 <_dtoa_r+0x6c2>
 8007b4c:	4642      	mov	r2, r8
 8007b4e:	464b      	mov	r3, r9
 8007b50:	4630      	mov	r0, r6
 8007b52:	4639      	mov	r1, r7
 8007b54:	f7f8 ffb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b58:	b110      	cbz	r0, 8007b60 <_dtoa_r+0x6a0>
 8007b5a:	f01a 0f01 	tst.w	sl, #1
 8007b5e:	d110      	bne.n	8007b82 <_dtoa_r+0x6c2>
 8007b60:	4620      	mov	r0, r4
 8007b62:	ee18 1a10 	vmov	r1, s16
 8007b66:	f000 fae5 	bl	8008134 <_Bfree>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	9800      	ldr	r0, [sp, #0]
 8007b6e:	702b      	strb	r3, [r5, #0]
 8007b70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b72:	3001      	adds	r0, #1
 8007b74:	6018      	str	r0, [r3, #0]
 8007b76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f43f acf1 	beq.w	8007560 <_dtoa_r+0xa0>
 8007b7e:	601d      	str	r5, [r3, #0]
 8007b80:	e4ee      	b.n	8007560 <_dtoa_r+0xa0>
 8007b82:	9f00      	ldr	r7, [sp, #0]
 8007b84:	462b      	mov	r3, r5
 8007b86:	461d      	mov	r5, r3
 8007b88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b8c:	2a39      	cmp	r2, #57	; 0x39
 8007b8e:	d106      	bne.n	8007b9e <_dtoa_r+0x6de>
 8007b90:	9a01      	ldr	r2, [sp, #4]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d1f7      	bne.n	8007b86 <_dtoa_r+0x6c6>
 8007b96:	9901      	ldr	r1, [sp, #4]
 8007b98:	2230      	movs	r2, #48	; 0x30
 8007b9a:	3701      	adds	r7, #1
 8007b9c:	700a      	strb	r2, [r1, #0]
 8007b9e:	781a      	ldrb	r2, [r3, #0]
 8007ba0:	3201      	adds	r2, #1
 8007ba2:	701a      	strb	r2, [r3, #0]
 8007ba4:	e790      	b.n	8007ac8 <_dtoa_r+0x608>
 8007ba6:	4ba6      	ldr	r3, [pc, #664]	; (8007e40 <_dtoa_r+0x980>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f7f8 fd25 	bl	80005f8 <__aeabi_dmul>
 8007bae:	2200      	movs	r2, #0
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	460f      	mov	r7, r1
 8007bb6:	f7f8 ff87 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	d09d      	beq.n	8007afa <_dtoa_r+0x63a>
 8007bbe:	e7cf      	b.n	8007b60 <_dtoa_r+0x6a0>
 8007bc0:	9a08      	ldr	r2, [sp, #32]
 8007bc2:	2a00      	cmp	r2, #0
 8007bc4:	f000 80d7 	beq.w	8007d76 <_dtoa_r+0x8b6>
 8007bc8:	9a06      	ldr	r2, [sp, #24]
 8007bca:	2a01      	cmp	r2, #1
 8007bcc:	f300 80ba 	bgt.w	8007d44 <_dtoa_r+0x884>
 8007bd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bd2:	2a00      	cmp	r2, #0
 8007bd4:	f000 80b2 	beq.w	8007d3c <_dtoa_r+0x87c>
 8007bd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007bdc:	9e07      	ldr	r6, [sp, #28]
 8007bde:	9d04      	ldr	r5, [sp, #16]
 8007be0:	9a04      	ldr	r2, [sp, #16]
 8007be2:	441a      	add	r2, r3
 8007be4:	9204      	str	r2, [sp, #16]
 8007be6:	9a05      	ldr	r2, [sp, #20]
 8007be8:	2101      	movs	r1, #1
 8007bea:	441a      	add	r2, r3
 8007bec:	4620      	mov	r0, r4
 8007bee:	9205      	str	r2, [sp, #20]
 8007bf0:	f000 fb58 	bl	80082a4 <__i2b>
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	2d00      	cmp	r5, #0
 8007bf8:	dd0c      	ble.n	8007c14 <_dtoa_r+0x754>
 8007bfa:	9b05      	ldr	r3, [sp, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dd09      	ble.n	8007c14 <_dtoa_r+0x754>
 8007c00:	42ab      	cmp	r3, r5
 8007c02:	9a04      	ldr	r2, [sp, #16]
 8007c04:	bfa8      	it	ge
 8007c06:	462b      	movge	r3, r5
 8007c08:	1ad2      	subs	r2, r2, r3
 8007c0a:	9204      	str	r2, [sp, #16]
 8007c0c:	9a05      	ldr	r2, [sp, #20]
 8007c0e:	1aed      	subs	r5, r5, r3
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	9305      	str	r3, [sp, #20]
 8007c14:	9b07      	ldr	r3, [sp, #28]
 8007c16:	b31b      	cbz	r3, 8007c60 <_dtoa_r+0x7a0>
 8007c18:	9b08      	ldr	r3, [sp, #32]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f000 80af 	beq.w	8007d7e <_dtoa_r+0x8be>
 8007c20:	2e00      	cmp	r6, #0
 8007c22:	dd13      	ble.n	8007c4c <_dtoa_r+0x78c>
 8007c24:	4639      	mov	r1, r7
 8007c26:	4632      	mov	r2, r6
 8007c28:	4620      	mov	r0, r4
 8007c2a:	f000 fbfb 	bl	8008424 <__pow5mult>
 8007c2e:	ee18 2a10 	vmov	r2, s16
 8007c32:	4601      	mov	r1, r0
 8007c34:	4607      	mov	r7, r0
 8007c36:	4620      	mov	r0, r4
 8007c38:	f000 fb4a 	bl	80082d0 <__multiply>
 8007c3c:	ee18 1a10 	vmov	r1, s16
 8007c40:	4680      	mov	r8, r0
 8007c42:	4620      	mov	r0, r4
 8007c44:	f000 fa76 	bl	8008134 <_Bfree>
 8007c48:	ee08 8a10 	vmov	s16, r8
 8007c4c:	9b07      	ldr	r3, [sp, #28]
 8007c4e:	1b9a      	subs	r2, r3, r6
 8007c50:	d006      	beq.n	8007c60 <_dtoa_r+0x7a0>
 8007c52:	ee18 1a10 	vmov	r1, s16
 8007c56:	4620      	mov	r0, r4
 8007c58:	f000 fbe4 	bl	8008424 <__pow5mult>
 8007c5c:	ee08 0a10 	vmov	s16, r0
 8007c60:	2101      	movs	r1, #1
 8007c62:	4620      	mov	r0, r4
 8007c64:	f000 fb1e 	bl	80082a4 <__i2b>
 8007c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	4606      	mov	r6, r0
 8007c6e:	f340 8088 	ble.w	8007d82 <_dtoa_r+0x8c2>
 8007c72:	461a      	mov	r2, r3
 8007c74:	4601      	mov	r1, r0
 8007c76:	4620      	mov	r0, r4
 8007c78:	f000 fbd4 	bl	8008424 <__pow5mult>
 8007c7c:	9b06      	ldr	r3, [sp, #24]
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	4606      	mov	r6, r0
 8007c82:	f340 8081 	ble.w	8007d88 <_dtoa_r+0x8c8>
 8007c86:	f04f 0800 	mov.w	r8, #0
 8007c8a:	6933      	ldr	r3, [r6, #16]
 8007c8c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c90:	6918      	ldr	r0, [r3, #16]
 8007c92:	f000 fab7 	bl	8008204 <__hi0bits>
 8007c96:	f1c0 0020 	rsb	r0, r0, #32
 8007c9a:	9b05      	ldr	r3, [sp, #20]
 8007c9c:	4418      	add	r0, r3
 8007c9e:	f010 001f 	ands.w	r0, r0, #31
 8007ca2:	f000 8092 	beq.w	8007dca <_dtoa_r+0x90a>
 8007ca6:	f1c0 0320 	rsb	r3, r0, #32
 8007caa:	2b04      	cmp	r3, #4
 8007cac:	f340 808a 	ble.w	8007dc4 <_dtoa_r+0x904>
 8007cb0:	f1c0 001c 	rsb	r0, r0, #28
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	4403      	add	r3, r0
 8007cb8:	9304      	str	r3, [sp, #16]
 8007cba:	9b05      	ldr	r3, [sp, #20]
 8007cbc:	4403      	add	r3, r0
 8007cbe:	4405      	add	r5, r0
 8007cc0:	9305      	str	r3, [sp, #20]
 8007cc2:	9b04      	ldr	r3, [sp, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	dd07      	ble.n	8007cd8 <_dtoa_r+0x818>
 8007cc8:	ee18 1a10 	vmov	r1, s16
 8007ccc:	461a      	mov	r2, r3
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f000 fc02 	bl	80084d8 <__lshift>
 8007cd4:	ee08 0a10 	vmov	s16, r0
 8007cd8:	9b05      	ldr	r3, [sp, #20]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	dd05      	ble.n	8007cea <_dtoa_r+0x82a>
 8007cde:	4631      	mov	r1, r6
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	f000 fbf8 	bl	80084d8 <__lshift>
 8007ce8:	4606      	mov	r6, r0
 8007cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d06e      	beq.n	8007dce <_dtoa_r+0x90e>
 8007cf0:	ee18 0a10 	vmov	r0, s16
 8007cf4:	4631      	mov	r1, r6
 8007cf6:	f000 fc5f 	bl	80085b8 <__mcmp>
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	da67      	bge.n	8007dce <_dtoa_r+0x90e>
 8007cfe:	9b00      	ldr	r3, [sp, #0]
 8007d00:	3b01      	subs	r3, #1
 8007d02:	ee18 1a10 	vmov	r1, s16
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	220a      	movs	r2, #10
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f000 fa33 	bl	8008178 <__multadd>
 8007d12:	9b08      	ldr	r3, [sp, #32]
 8007d14:	ee08 0a10 	vmov	s16, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f000 81b1 	beq.w	8008080 <_dtoa_r+0xbc0>
 8007d1e:	2300      	movs	r3, #0
 8007d20:	4639      	mov	r1, r7
 8007d22:	220a      	movs	r2, #10
 8007d24:	4620      	mov	r0, r4
 8007d26:	f000 fa27 	bl	8008178 <__multadd>
 8007d2a:	9b02      	ldr	r3, [sp, #8]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	4607      	mov	r7, r0
 8007d30:	f300 808e 	bgt.w	8007e50 <_dtoa_r+0x990>
 8007d34:	9b06      	ldr	r3, [sp, #24]
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	dc51      	bgt.n	8007dde <_dtoa_r+0x91e>
 8007d3a:	e089      	b.n	8007e50 <_dtoa_r+0x990>
 8007d3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d42:	e74b      	b.n	8007bdc <_dtoa_r+0x71c>
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	1e5e      	subs	r6, r3, #1
 8007d48:	9b07      	ldr	r3, [sp, #28]
 8007d4a:	42b3      	cmp	r3, r6
 8007d4c:	bfbf      	itttt	lt
 8007d4e:	9b07      	ldrlt	r3, [sp, #28]
 8007d50:	9607      	strlt	r6, [sp, #28]
 8007d52:	1af2      	sublt	r2, r6, r3
 8007d54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007d56:	bfb6      	itet	lt
 8007d58:	189b      	addlt	r3, r3, r2
 8007d5a:	1b9e      	subge	r6, r3, r6
 8007d5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	bfb8      	it	lt
 8007d62:	2600      	movlt	r6, #0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	bfb7      	itett	lt
 8007d68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007d6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007d70:	1a9d      	sublt	r5, r3, r2
 8007d72:	2300      	movlt	r3, #0
 8007d74:	e734      	b.n	8007be0 <_dtoa_r+0x720>
 8007d76:	9e07      	ldr	r6, [sp, #28]
 8007d78:	9d04      	ldr	r5, [sp, #16]
 8007d7a:	9f08      	ldr	r7, [sp, #32]
 8007d7c:	e73b      	b.n	8007bf6 <_dtoa_r+0x736>
 8007d7e:	9a07      	ldr	r2, [sp, #28]
 8007d80:	e767      	b.n	8007c52 <_dtoa_r+0x792>
 8007d82:	9b06      	ldr	r3, [sp, #24]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	dc18      	bgt.n	8007dba <_dtoa_r+0x8fa>
 8007d88:	f1ba 0f00 	cmp.w	sl, #0
 8007d8c:	d115      	bne.n	8007dba <_dtoa_r+0x8fa>
 8007d8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d92:	b993      	cbnz	r3, 8007dba <_dtoa_r+0x8fa>
 8007d94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007d98:	0d1b      	lsrs	r3, r3, #20
 8007d9a:	051b      	lsls	r3, r3, #20
 8007d9c:	b183      	cbz	r3, 8007dc0 <_dtoa_r+0x900>
 8007d9e:	9b04      	ldr	r3, [sp, #16]
 8007da0:	3301      	adds	r3, #1
 8007da2:	9304      	str	r3, [sp, #16]
 8007da4:	9b05      	ldr	r3, [sp, #20]
 8007da6:	3301      	adds	r3, #1
 8007da8:	9305      	str	r3, [sp, #20]
 8007daa:	f04f 0801 	mov.w	r8, #1
 8007dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f47f af6a 	bne.w	8007c8a <_dtoa_r+0x7ca>
 8007db6:	2001      	movs	r0, #1
 8007db8:	e76f      	b.n	8007c9a <_dtoa_r+0x7da>
 8007dba:	f04f 0800 	mov.w	r8, #0
 8007dbe:	e7f6      	b.n	8007dae <_dtoa_r+0x8ee>
 8007dc0:	4698      	mov	r8, r3
 8007dc2:	e7f4      	b.n	8007dae <_dtoa_r+0x8ee>
 8007dc4:	f43f af7d 	beq.w	8007cc2 <_dtoa_r+0x802>
 8007dc8:	4618      	mov	r0, r3
 8007dca:	301c      	adds	r0, #28
 8007dcc:	e772      	b.n	8007cb4 <_dtoa_r+0x7f4>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	dc37      	bgt.n	8007e44 <_dtoa_r+0x984>
 8007dd4:	9b06      	ldr	r3, [sp, #24]
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	dd34      	ble.n	8007e44 <_dtoa_r+0x984>
 8007dda:	9b03      	ldr	r3, [sp, #12]
 8007ddc:	9302      	str	r3, [sp, #8]
 8007dde:	9b02      	ldr	r3, [sp, #8]
 8007de0:	b96b      	cbnz	r3, 8007dfe <_dtoa_r+0x93e>
 8007de2:	4631      	mov	r1, r6
 8007de4:	2205      	movs	r2, #5
 8007de6:	4620      	mov	r0, r4
 8007de8:	f000 f9c6 	bl	8008178 <__multadd>
 8007dec:	4601      	mov	r1, r0
 8007dee:	4606      	mov	r6, r0
 8007df0:	ee18 0a10 	vmov	r0, s16
 8007df4:	f000 fbe0 	bl	80085b8 <__mcmp>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	f73f adbb 	bgt.w	8007974 <_dtoa_r+0x4b4>
 8007dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e00:	9d01      	ldr	r5, [sp, #4]
 8007e02:	43db      	mvns	r3, r3
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	f04f 0800 	mov.w	r8, #0
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	f000 f991 	bl	8008134 <_Bfree>
 8007e12:	2f00      	cmp	r7, #0
 8007e14:	f43f aea4 	beq.w	8007b60 <_dtoa_r+0x6a0>
 8007e18:	f1b8 0f00 	cmp.w	r8, #0
 8007e1c:	d005      	beq.n	8007e2a <_dtoa_r+0x96a>
 8007e1e:	45b8      	cmp	r8, r7
 8007e20:	d003      	beq.n	8007e2a <_dtoa_r+0x96a>
 8007e22:	4641      	mov	r1, r8
 8007e24:	4620      	mov	r0, r4
 8007e26:	f000 f985 	bl	8008134 <_Bfree>
 8007e2a:	4639      	mov	r1, r7
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 f981 	bl	8008134 <_Bfree>
 8007e32:	e695      	b.n	8007b60 <_dtoa_r+0x6a0>
 8007e34:	2600      	movs	r6, #0
 8007e36:	4637      	mov	r7, r6
 8007e38:	e7e1      	b.n	8007dfe <_dtoa_r+0x93e>
 8007e3a:	9700      	str	r7, [sp, #0]
 8007e3c:	4637      	mov	r7, r6
 8007e3e:	e599      	b.n	8007974 <_dtoa_r+0x4b4>
 8007e40:	40240000 	.word	0x40240000
 8007e44:	9b08      	ldr	r3, [sp, #32]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f000 80ca 	beq.w	8007fe0 <_dtoa_r+0xb20>
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	9302      	str	r3, [sp, #8]
 8007e50:	2d00      	cmp	r5, #0
 8007e52:	dd05      	ble.n	8007e60 <_dtoa_r+0x9a0>
 8007e54:	4639      	mov	r1, r7
 8007e56:	462a      	mov	r2, r5
 8007e58:	4620      	mov	r0, r4
 8007e5a:	f000 fb3d 	bl	80084d8 <__lshift>
 8007e5e:	4607      	mov	r7, r0
 8007e60:	f1b8 0f00 	cmp.w	r8, #0
 8007e64:	d05b      	beq.n	8007f1e <_dtoa_r+0xa5e>
 8007e66:	6879      	ldr	r1, [r7, #4]
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f000 f923 	bl	80080b4 <_Balloc>
 8007e6e:	4605      	mov	r5, r0
 8007e70:	b928      	cbnz	r0, 8007e7e <_dtoa_r+0x9be>
 8007e72:	4b87      	ldr	r3, [pc, #540]	; (8008090 <_dtoa_r+0xbd0>)
 8007e74:	4602      	mov	r2, r0
 8007e76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007e7a:	f7ff bb3b 	b.w	80074f4 <_dtoa_r+0x34>
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	3202      	adds	r2, #2
 8007e82:	0092      	lsls	r2, r2, #2
 8007e84:	f107 010c 	add.w	r1, r7, #12
 8007e88:	300c      	adds	r0, #12
 8007e8a:	f7fe fded 	bl	8006a68 <memcpy>
 8007e8e:	2201      	movs	r2, #1
 8007e90:	4629      	mov	r1, r5
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 fb20 	bl	80084d8 <__lshift>
 8007e98:	9b01      	ldr	r3, [sp, #4]
 8007e9a:	f103 0901 	add.w	r9, r3, #1
 8007e9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	9305      	str	r3, [sp, #20]
 8007ea6:	f00a 0301 	and.w	r3, sl, #1
 8007eaa:	46b8      	mov	r8, r7
 8007eac:	9304      	str	r3, [sp, #16]
 8007eae:	4607      	mov	r7, r0
 8007eb0:	4631      	mov	r1, r6
 8007eb2:	ee18 0a10 	vmov	r0, s16
 8007eb6:	f7ff fa77 	bl	80073a8 <quorem>
 8007eba:	4641      	mov	r1, r8
 8007ebc:	9002      	str	r0, [sp, #8]
 8007ebe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007ec2:	ee18 0a10 	vmov	r0, s16
 8007ec6:	f000 fb77 	bl	80085b8 <__mcmp>
 8007eca:	463a      	mov	r2, r7
 8007ecc:	9003      	str	r0, [sp, #12]
 8007ece:	4631      	mov	r1, r6
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f000 fb8d 	bl	80085f0 <__mdiff>
 8007ed6:	68c2      	ldr	r2, [r0, #12]
 8007ed8:	f109 3bff 	add.w	fp, r9, #4294967295
 8007edc:	4605      	mov	r5, r0
 8007ede:	bb02      	cbnz	r2, 8007f22 <_dtoa_r+0xa62>
 8007ee0:	4601      	mov	r1, r0
 8007ee2:	ee18 0a10 	vmov	r0, s16
 8007ee6:	f000 fb67 	bl	80085b8 <__mcmp>
 8007eea:	4602      	mov	r2, r0
 8007eec:	4629      	mov	r1, r5
 8007eee:	4620      	mov	r0, r4
 8007ef0:	9207      	str	r2, [sp, #28]
 8007ef2:	f000 f91f 	bl	8008134 <_Bfree>
 8007ef6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007efa:	ea43 0102 	orr.w	r1, r3, r2
 8007efe:	9b04      	ldr	r3, [sp, #16]
 8007f00:	430b      	orrs	r3, r1
 8007f02:	464d      	mov	r5, r9
 8007f04:	d10f      	bne.n	8007f26 <_dtoa_r+0xa66>
 8007f06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007f0a:	d02a      	beq.n	8007f62 <_dtoa_r+0xaa2>
 8007f0c:	9b03      	ldr	r3, [sp, #12]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	dd02      	ble.n	8007f18 <_dtoa_r+0xa58>
 8007f12:	9b02      	ldr	r3, [sp, #8]
 8007f14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007f18:	f88b a000 	strb.w	sl, [fp]
 8007f1c:	e775      	b.n	8007e0a <_dtoa_r+0x94a>
 8007f1e:	4638      	mov	r0, r7
 8007f20:	e7ba      	b.n	8007e98 <_dtoa_r+0x9d8>
 8007f22:	2201      	movs	r2, #1
 8007f24:	e7e2      	b.n	8007eec <_dtoa_r+0xa2c>
 8007f26:	9b03      	ldr	r3, [sp, #12]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	db04      	blt.n	8007f36 <_dtoa_r+0xa76>
 8007f2c:	9906      	ldr	r1, [sp, #24]
 8007f2e:	430b      	orrs	r3, r1
 8007f30:	9904      	ldr	r1, [sp, #16]
 8007f32:	430b      	orrs	r3, r1
 8007f34:	d122      	bne.n	8007f7c <_dtoa_r+0xabc>
 8007f36:	2a00      	cmp	r2, #0
 8007f38:	ddee      	ble.n	8007f18 <_dtoa_r+0xa58>
 8007f3a:	ee18 1a10 	vmov	r1, s16
 8007f3e:	2201      	movs	r2, #1
 8007f40:	4620      	mov	r0, r4
 8007f42:	f000 fac9 	bl	80084d8 <__lshift>
 8007f46:	4631      	mov	r1, r6
 8007f48:	ee08 0a10 	vmov	s16, r0
 8007f4c:	f000 fb34 	bl	80085b8 <__mcmp>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	dc03      	bgt.n	8007f5c <_dtoa_r+0xa9c>
 8007f54:	d1e0      	bne.n	8007f18 <_dtoa_r+0xa58>
 8007f56:	f01a 0f01 	tst.w	sl, #1
 8007f5a:	d0dd      	beq.n	8007f18 <_dtoa_r+0xa58>
 8007f5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007f60:	d1d7      	bne.n	8007f12 <_dtoa_r+0xa52>
 8007f62:	2339      	movs	r3, #57	; 0x39
 8007f64:	f88b 3000 	strb.w	r3, [fp]
 8007f68:	462b      	mov	r3, r5
 8007f6a:	461d      	mov	r5, r3
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f72:	2a39      	cmp	r2, #57	; 0x39
 8007f74:	d071      	beq.n	800805a <_dtoa_r+0xb9a>
 8007f76:	3201      	adds	r2, #1
 8007f78:	701a      	strb	r2, [r3, #0]
 8007f7a:	e746      	b.n	8007e0a <_dtoa_r+0x94a>
 8007f7c:	2a00      	cmp	r2, #0
 8007f7e:	dd07      	ble.n	8007f90 <_dtoa_r+0xad0>
 8007f80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007f84:	d0ed      	beq.n	8007f62 <_dtoa_r+0xaa2>
 8007f86:	f10a 0301 	add.w	r3, sl, #1
 8007f8a:	f88b 3000 	strb.w	r3, [fp]
 8007f8e:	e73c      	b.n	8007e0a <_dtoa_r+0x94a>
 8007f90:	9b05      	ldr	r3, [sp, #20]
 8007f92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007f96:	4599      	cmp	r9, r3
 8007f98:	d047      	beq.n	800802a <_dtoa_r+0xb6a>
 8007f9a:	ee18 1a10 	vmov	r1, s16
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	220a      	movs	r2, #10
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f000 f8e8 	bl	8008178 <__multadd>
 8007fa8:	45b8      	cmp	r8, r7
 8007faa:	ee08 0a10 	vmov	s16, r0
 8007fae:	f04f 0300 	mov.w	r3, #0
 8007fb2:	f04f 020a 	mov.w	r2, #10
 8007fb6:	4641      	mov	r1, r8
 8007fb8:	4620      	mov	r0, r4
 8007fba:	d106      	bne.n	8007fca <_dtoa_r+0xb0a>
 8007fbc:	f000 f8dc 	bl	8008178 <__multadd>
 8007fc0:	4680      	mov	r8, r0
 8007fc2:	4607      	mov	r7, r0
 8007fc4:	f109 0901 	add.w	r9, r9, #1
 8007fc8:	e772      	b.n	8007eb0 <_dtoa_r+0x9f0>
 8007fca:	f000 f8d5 	bl	8008178 <__multadd>
 8007fce:	4639      	mov	r1, r7
 8007fd0:	4680      	mov	r8, r0
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	220a      	movs	r2, #10
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f000 f8ce 	bl	8008178 <__multadd>
 8007fdc:	4607      	mov	r7, r0
 8007fde:	e7f1      	b.n	8007fc4 <_dtoa_r+0xb04>
 8007fe0:	9b03      	ldr	r3, [sp, #12]
 8007fe2:	9302      	str	r3, [sp, #8]
 8007fe4:	9d01      	ldr	r5, [sp, #4]
 8007fe6:	ee18 0a10 	vmov	r0, s16
 8007fea:	4631      	mov	r1, r6
 8007fec:	f7ff f9dc 	bl	80073a8 <quorem>
 8007ff0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007ff4:	9b01      	ldr	r3, [sp, #4]
 8007ff6:	f805 ab01 	strb.w	sl, [r5], #1
 8007ffa:	1aea      	subs	r2, r5, r3
 8007ffc:	9b02      	ldr	r3, [sp, #8]
 8007ffe:	4293      	cmp	r3, r2
 8008000:	dd09      	ble.n	8008016 <_dtoa_r+0xb56>
 8008002:	ee18 1a10 	vmov	r1, s16
 8008006:	2300      	movs	r3, #0
 8008008:	220a      	movs	r2, #10
 800800a:	4620      	mov	r0, r4
 800800c:	f000 f8b4 	bl	8008178 <__multadd>
 8008010:	ee08 0a10 	vmov	s16, r0
 8008014:	e7e7      	b.n	8007fe6 <_dtoa_r+0xb26>
 8008016:	9b02      	ldr	r3, [sp, #8]
 8008018:	2b00      	cmp	r3, #0
 800801a:	bfc8      	it	gt
 800801c:	461d      	movgt	r5, r3
 800801e:	9b01      	ldr	r3, [sp, #4]
 8008020:	bfd8      	it	le
 8008022:	2501      	movle	r5, #1
 8008024:	441d      	add	r5, r3
 8008026:	f04f 0800 	mov.w	r8, #0
 800802a:	ee18 1a10 	vmov	r1, s16
 800802e:	2201      	movs	r2, #1
 8008030:	4620      	mov	r0, r4
 8008032:	f000 fa51 	bl	80084d8 <__lshift>
 8008036:	4631      	mov	r1, r6
 8008038:	ee08 0a10 	vmov	s16, r0
 800803c:	f000 fabc 	bl	80085b8 <__mcmp>
 8008040:	2800      	cmp	r0, #0
 8008042:	dc91      	bgt.n	8007f68 <_dtoa_r+0xaa8>
 8008044:	d102      	bne.n	800804c <_dtoa_r+0xb8c>
 8008046:	f01a 0f01 	tst.w	sl, #1
 800804a:	d18d      	bne.n	8007f68 <_dtoa_r+0xaa8>
 800804c:	462b      	mov	r3, r5
 800804e:	461d      	mov	r5, r3
 8008050:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008054:	2a30      	cmp	r2, #48	; 0x30
 8008056:	d0fa      	beq.n	800804e <_dtoa_r+0xb8e>
 8008058:	e6d7      	b.n	8007e0a <_dtoa_r+0x94a>
 800805a:	9a01      	ldr	r2, [sp, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	d184      	bne.n	8007f6a <_dtoa_r+0xaaa>
 8008060:	9b00      	ldr	r3, [sp, #0]
 8008062:	3301      	adds	r3, #1
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	2331      	movs	r3, #49	; 0x31
 8008068:	7013      	strb	r3, [r2, #0]
 800806a:	e6ce      	b.n	8007e0a <_dtoa_r+0x94a>
 800806c:	4b09      	ldr	r3, [pc, #36]	; (8008094 <_dtoa_r+0xbd4>)
 800806e:	f7ff ba95 	b.w	800759c <_dtoa_r+0xdc>
 8008072:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008074:	2b00      	cmp	r3, #0
 8008076:	f47f aa6e 	bne.w	8007556 <_dtoa_r+0x96>
 800807a:	4b07      	ldr	r3, [pc, #28]	; (8008098 <_dtoa_r+0xbd8>)
 800807c:	f7ff ba8e 	b.w	800759c <_dtoa_r+0xdc>
 8008080:	9b02      	ldr	r3, [sp, #8]
 8008082:	2b00      	cmp	r3, #0
 8008084:	dcae      	bgt.n	8007fe4 <_dtoa_r+0xb24>
 8008086:	9b06      	ldr	r3, [sp, #24]
 8008088:	2b02      	cmp	r3, #2
 800808a:	f73f aea8 	bgt.w	8007dde <_dtoa_r+0x91e>
 800808e:	e7a9      	b.n	8007fe4 <_dtoa_r+0xb24>
 8008090:	08009947 	.word	0x08009947
 8008094:	080098a4 	.word	0x080098a4
 8008098:	080098c8 	.word	0x080098c8

0800809c <_localeconv_r>:
 800809c:	4800      	ldr	r0, [pc, #0]	; (80080a0 <_localeconv_r+0x4>)
 800809e:	4770      	bx	lr
 80080a0:	20000168 	.word	0x20000168

080080a4 <malloc>:
 80080a4:	4b02      	ldr	r3, [pc, #8]	; (80080b0 <malloc+0xc>)
 80080a6:	4601      	mov	r1, r0
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	f000 bc09 	b.w	80088c0 <_malloc_r>
 80080ae:	bf00      	nop
 80080b0:	20000014 	.word	0x20000014

080080b4 <_Balloc>:
 80080b4:	b570      	push	{r4, r5, r6, lr}
 80080b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080b8:	4604      	mov	r4, r0
 80080ba:	460d      	mov	r5, r1
 80080bc:	b976      	cbnz	r6, 80080dc <_Balloc+0x28>
 80080be:	2010      	movs	r0, #16
 80080c0:	f7ff fff0 	bl	80080a4 <malloc>
 80080c4:	4602      	mov	r2, r0
 80080c6:	6260      	str	r0, [r4, #36]	; 0x24
 80080c8:	b920      	cbnz	r0, 80080d4 <_Balloc+0x20>
 80080ca:	4b18      	ldr	r3, [pc, #96]	; (800812c <_Balloc+0x78>)
 80080cc:	4818      	ldr	r0, [pc, #96]	; (8008130 <_Balloc+0x7c>)
 80080ce:	2166      	movs	r1, #102	; 0x66
 80080d0:	f000 fdd6 	bl	8008c80 <__assert_func>
 80080d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080d8:	6006      	str	r6, [r0, #0]
 80080da:	60c6      	str	r6, [r0, #12]
 80080dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080de:	68f3      	ldr	r3, [r6, #12]
 80080e0:	b183      	cbz	r3, 8008104 <_Balloc+0x50>
 80080e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080ea:	b9b8      	cbnz	r0, 800811c <_Balloc+0x68>
 80080ec:	2101      	movs	r1, #1
 80080ee:	fa01 f605 	lsl.w	r6, r1, r5
 80080f2:	1d72      	adds	r2, r6, #5
 80080f4:	0092      	lsls	r2, r2, #2
 80080f6:	4620      	mov	r0, r4
 80080f8:	f000 fb60 	bl	80087bc <_calloc_r>
 80080fc:	b160      	cbz	r0, 8008118 <_Balloc+0x64>
 80080fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008102:	e00e      	b.n	8008122 <_Balloc+0x6e>
 8008104:	2221      	movs	r2, #33	; 0x21
 8008106:	2104      	movs	r1, #4
 8008108:	4620      	mov	r0, r4
 800810a:	f000 fb57 	bl	80087bc <_calloc_r>
 800810e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008110:	60f0      	str	r0, [r6, #12]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1e4      	bne.n	80080e2 <_Balloc+0x2e>
 8008118:	2000      	movs	r0, #0
 800811a:	bd70      	pop	{r4, r5, r6, pc}
 800811c:	6802      	ldr	r2, [r0, #0]
 800811e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008122:	2300      	movs	r3, #0
 8008124:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008128:	e7f7      	b.n	800811a <_Balloc+0x66>
 800812a:	bf00      	nop
 800812c:	080098d5 	.word	0x080098d5
 8008130:	08009958 	.word	0x08009958

08008134 <_Bfree>:
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008138:	4605      	mov	r5, r0
 800813a:	460c      	mov	r4, r1
 800813c:	b976      	cbnz	r6, 800815c <_Bfree+0x28>
 800813e:	2010      	movs	r0, #16
 8008140:	f7ff ffb0 	bl	80080a4 <malloc>
 8008144:	4602      	mov	r2, r0
 8008146:	6268      	str	r0, [r5, #36]	; 0x24
 8008148:	b920      	cbnz	r0, 8008154 <_Bfree+0x20>
 800814a:	4b09      	ldr	r3, [pc, #36]	; (8008170 <_Bfree+0x3c>)
 800814c:	4809      	ldr	r0, [pc, #36]	; (8008174 <_Bfree+0x40>)
 800814e:	218a      	movs	r1, #138	; 0x8a
 8008150:	f000 fd96 	bl	8008c80 <__assert_func>
 8008154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008158:	6006      	str	r6, [r0, #0]
 800815a:	60c6      	str	r6, [r0, #12]
 800815c:	b13c      	cbz	r4, 800816e <_Bfree+0x3a>
 800815e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008160:	6862      	ldr	r2, [r4, #4]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008168:	6021      	str	r1, [r4, #0]
 800816a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800816e:	bd70      	pop	{r4, r5, r6, pc}
 8008170:	080098d5 	.word	0x080098d5
 8008174:	08009958 	.word	0x08009958

08008178 <__multadd>:
 8008178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800817c:	690d      	ldr	r5, [r1, #16]
 800817e:	4607      	mov	r7, r0
 8008180:	460c      	mov	r4, r1
 8008182:	461e      	mov	r6, r3
 8008184:	f101 0c14 	add.w	ip, r1, #20
 8008188:	2000      	movs	r0, #0
 800818a:	f8dc 3000 	ldr.w	r3, [ip]
 800818e:	b299      	uxth	r1, r3
 8008190:	fb02 6101 	mla	r1, r2, r1, r6
 8008194:	0c1e      	lsrs	r6, r3, #16
 8008196:	0c0b      	lsrs	r3, r1, #16
 8008198:	fb02 3306 	mla	r3, r2, r6, r3
 800819c:	b289      	uxth	r1, r1
 800819e:	3001      	adds	r0, #1
 80081a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081a4:	4285      	cmp	r5, r0
 80081a6:	f84c 1b04 	str.w	r1, [ip], #4
 80081aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80081ae:	dcec      	bgt.n	800818a <__multadd+0x12>
 80081b0:	b30e      	cbz	r6, 80081f6 <__multadd+0x7e>
 80081b2:	68a3      	ldr	r3, [r4, #8]
 80081b4:	42ab      	cmp	r3, r5
 80081b6:	dc19      	bgt.n	80081ec <__multadd+0x74>
 80081b8:	6861      	ldr	r1, [r4, #4]
 80081ba:	4638      	mov	r0, r7
 80081bc:	3101      	adds	r1, #1
 80081be:	f7ff ff79 	bl	80080b4 <_Balloc>
 80081c2:	4680      	mov	r8, r0
 80081c4:	b928      	cbnz	r0, 80081d2 <__multadd+0x5a>
 80081c6:	4602      	mov	r2, r0
 80081c8:	4b0c      	ldr	r3, [pc, #48]	; (80081fc <__multadd+0x84>)
 80081ca:	480d      	ldr	r0, [pc, #52]	; (8008200 <__multadd+0x88>)
 80081cc:	21b5      	movs	r1, #181	; 0xb5
 80081ce:	f000 fd57 	bl	8008c80 <__assert_func>
 80081d2:	6922      	ldr	r2, [r4, #16]
 80081d4:	3202      	adds	r2, #2
 80081d6:	f104 010c 	add.w	r1, r4, #12
 80081da:	0092      	lsls	r2, r2, #2
 80081dc:	300c      	adds	r0, #12
 80081de:	f7fe fc43 	bl	8006a68 <memcpy>
 80081e2:	4621      	mov	r1, r4
 80081e4:	4638      	mov	r0, r7
 80081e6:	f7ff ffa5 	bl	8008134 <_Bfree>
 80081ea:	4644      	mov	r4, r8
 80081ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081f0:	3501      	adds	r5, #1
 80081f2:	615e      	str	r6, [r3, #20]
 80081f4:	6125      	str	r5, [r4, #16]
 80081f6:	4620      	mov	r0, r4
 80081f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081fc:	08009947 	.word	0x08009947
 8008200:	08009958 	.word	0x08009958

08008204 <__hi0bits>:
 8008204:	0c03      	lsrs	r3, r0, #16
 8008206:	041b      	lsls	r3, r3, #16
 8008208:	b9d3      	cbnz	r3, 8008240 <__hi0bits+0x3c>
 800820a:	0400      	lsls	r0, r0, #16
 800820c:	2310      	movs	r3, #16
 800820e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008212:	bf04      	itt	eq
 8008214:	0200      	lsleq	r0, r0, #8
 8008216:	3308      	addeq	r3, #8
 8008218:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800821c:	bf04      	itt	eq
 800821e:	0100      	lsleq	r0, r0, #4
 8008220:	3304      	addeq	r3, #4
 8008222:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008226:	bf04      	itt	eq
 8008228:	0080      	lsleq	r0, r0, #2
 800822a:	3302      	addeq	r3, #2
 800822c:	2800      	cmp	r0, #0
 800822e:	db05      	blt.n	800823c <__hi0bits+0x38>
 8008230:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008234:	f103 0301 	add.w	r3, r3, #1
 8008238:	bf08      	it	eq
 800823a:	2320      	moveq	r3, #32
 800823c:	4618      	mov	r0, r3
 800823e:	4770      	bx	lr
 8008240:	2300      	movs	r3, #0
 8008242:	e7e4      	b.n	800820e <__hi0bits+0xa>

08008244 <__lo0bits>:
 8008244:	6803      	ldr	r3, [r0, #0]
 8008246:	f013 0207 	ands.w	r2, r3, #7
 800824a:	4601      	mov	r1, r0
 800824c:	d00b      	beq.n	8008266 <__lo0bits+0x22>
 800824e:	07da      	lsls	r2, r3, #31
 8008250:	d423      	bmi.n	800829a <__lo0bits+0x56>
 8008252:	0798      	lsls	r0, r3, #30
 8008254:	bf49      	itett	mi
 8008256:	085b      	lsrmi	r3, r3, #1
 8008258:	089b      	lsrpl	r3, r3, #2
 800825a:	2001      	movmi	r0, #1
 800825c:	600b      	strmi	r3, [r1, #0]
 800825e:	bf5c      	itt	pl
 8008260:	600b      	strpl	r3, [r1, #0]
 8008262:	2002      	movpl	r0, #2
 8008264:	4770      	bx	lr
 8008266:	b298      	uxth	r0, r3
 8008268:	b9a8      	cbnz	r0, 8008296 <__lo0bits+0x52>
 800826a:	0c1b      	lsrs	r3, r3, #16
 800826c:	2010      	movs	r0, #16
 800826e:	b2da      	uxtb	r2, r3
 8008270:	b90a      	cbnz	r2, 8008276 <__lo0bits+0x32>
 8008272:	3008      	adds	r0, #8
 8008274:	0a1b      	lsrs	r3, r3, #8
 8008276:	071a      	lsls	r2, r3, #28
 8008278:	bf04      	itt	eq
 800827a:	091b      	lsreq	r3, r3, #4
 800827c:	3004      	addeq	r0, #4
 800827e:	079a      	lsls	r2, r3, #30
 8008280:	bf04      	itt	eq
 8008282:	089b      	lsreq	r3, r3, #2
 8008284:	3002      	addeq	r0, #2
 8008286:	07da      	lsls	r2, r3, #31
 8008288:	d403      	bmi.n	8008292 <__lo0bits+0x4e>
 800828a:	085b      	lsrs	r3, r3, #1
 800828c:	f100 0001 	add.w	r0, r0, #1
 8008290:	d005      	beq.n	800829e <__lo0bits+0x5a>
 8008292:	600b      	str	r3, [r1, #0]
 8008294:	4770      	bx	lr
 8008296:	4610      	mov	r0, r2
 8008298:	e7e9      	b.n	800826e <__lo0bits+0x2a>
 800829a:	2000      	movs	r0, #0
 800829c:	4770      	bx	lr
 800829e:	2020      	movs	r0, #32
 80082a0:	4770      	bx	lr
	...

080082a4 <__i2b>:
 80082a4:	b510      	push	{r4, lr}
 80082a6:	460c      	mov	r4, r1
 80082a8:	2101      	movs	r1, #1
 80082aa:	f7ff ff03 	bl	80080b4 <_Balloc>
 80082ae:	4602      	mov	r2, r0
 80082b0:	b928      	cbnz	r0, 80082be <__i2b+0x1a>
 80082b2:	4b05      	ldr	r3, [pc, #20]	; (80082c8 <__i2b+0x24>)
 80082b4:	4805      	ldr	r0, [pc, #20]	; (80082cc <__i2b+0x28>)
 80082b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082ba:	f000 fce1 	bl	8008c80 <__assert_func>
 80082be:	2301      	movs	r3, #1
 80082c0:	6144      	str	r4, [r0, #20]
 80082c2:	6103      	str	r3, [r0, #16]
 80082c4:	bd10      	pop	{r4, pc}
 80082c6:	bf00      	nop
 80082c8:	08009947 	.word	0x08009947
 80082cc:	08009958 	.word	0x08009958

080082d0 <__multiply>:
 80082d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d4:	4691      	mov	r9, r2
 80082d6:	690a      	ldr	r2, [r1, #16]
 80082d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80082dc:	429a      	cmp	r2, r3
 80082de:	bfb8      	it	lt
 80082e0:	460b      	movlt	r3, r1
 80082e2:	460c      	mov	r4, r1
 80082e4:	bfbc      	itt	lt
 80082e6:	464c      	movlt	r4, r9
 80082e8:	4699      	movlt	r9, r3
 80082ea:	6927      	ldr	r7, [r4, #16]
 80082ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80082f0:	68a3      	ldr	r3, [r4, #8]
 80082f2:	6861      	ldr	r1, [r4, #4]
 80082f4:	eb07 060a 	add.w	r6, r7, sl
 80082f8:	42b3      	cmp	r3, r6
 80082fa:	b085      	sub	sp, #20
 80082fc:	bfb8      	it	lt
 80082fe:	3101      	addlt	r1, #1
 8008300:	f7ff fed8 	bl	80080b4 <_Balloc>
 8008304:	b930      	cbnz	r0, 8008314 <__multiply+0x44>
 8008306:	4602      	mov	r2, r0
 8008308:	4b44      	ldr	r3, [pc, #272]	; (800841c <__multiply+0x14c>)
 800830a:	4845      	ldr	r0, [pc, #276]	; (8008420 <__multiply+0x150>)
 800830c:	f240 115d 	movw	r1, #349	; 0x15d
 8008310:	f000 fcb6 	bl	8008c80 <__assert_func>
 8008314:	f100 0514 	add.w	r5, r0, #20
 8008318:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800831c:	462b      	mov	r3, r5
 800831e:	2200      	movs	r2, #0
 8008320:	4543      	cmp	r3, r8
 8008322:	d321      	bcc.n	8008368 <__multiply+0x98>
 8008324:	f104 0314 	add.w	r3, r4, #20
 8008328:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800832c:	f109 0314 	add.w	r3, r9, #20
 8008330:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008334:	9202      	str	r2, [sp, #8]
 8008336:	1b3a      	subs	r2, r7, r4
 8008338:	3a15      	subs	r2, #21
 800833a:	f022 0203 	bic.w	r2, r2, #3
 800833e:	3204      	adds	r2, #4
 8008340:	f104 0115 	add.w	r1, r4, #21
 8008344:	428f      	cmp	r7, r1
 8008346:	bf38      	it	cc
 8008348:	2204      	movcc	r2, #4
 800834a:	9201      	str	r2, [sp, #4]
 800834c:	9a02      	ldr	r2, [sp, #8]
 800834e:	9303      	str	r3, [sp, #12]
 8008350:	429a      	cmp	r2, r3
 8008352:	d80c      	bhi.n	800836e <__multiply+0x9e>
 8008354:	2e00      	cmp	r6, #0
 8008356:	dd03      	ble.n	8008360 <__multiply+0x90>
 8008358:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800835c:	2b00      	cmp	r3, #0
 800835e:	d05a      	beq.n	8008416 <__multiply+0x146>
 8008360:	6106      	str	r6, [r0, #16]
 8008362:	b005      	add	sp, #20
 8008364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008368:	f843 2b04 	str.w	r2, [r3], #4
 800836c:	e7d8      	b.n	8008320 <__multiply+0x50>
 800836e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008372:	f1ba 0f00 	cmp.w	sl, #0
 8008376:	d024      	beq.n	80083c2 <__multiply+0xf2>
 8008378:	f104 0e14 	add.w	lr, r4, #20
 800837c:	46a9      	mov	r9, r5
 800837e:	f04f 0c00 	mov.w	ip, #0
 8008382:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008386:	f8d9 1000 	ldr.w	r1, [r9]
 800838a:	fa1f fb82 	uxth.w	fp, r2
 800838e:	b289      	uxth	r1, r1
 8008390:	fb0a 110b 	mla	r1, sl, fp, r1
 8008394:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008398:	f8d9 2000 	ldr.w	r2, [r9]
 800839c:	4461      	add	r1, ip
 800839e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80083a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083aa:	b289      	uxth	r1, r1
 80083ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083b0:	4577      	cmp	r7, lr
 80083b2:	f849 1b04 	str.w	r1, [r9], #4
 80083b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083ba:	d8e2      	bhi.n	8008382 <__multiply+0xb2>
 80083bc:	9a01      	ldr	r2, [sp, #4]
 80083be:	f845 c002 	str.w	ip, [r5, r2]
 80083c2:	9a03      	ldr	r2, [sp, #12]
 80083c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083c8:	3304      	adds	r3, #4
 80083ca:	f1b9 0f00 	cmp.w	r9, #0
 80083ce:	d020      	beq.n	8008412 <__multiply+0x142>
 80083d0:	6829      	ldr	r1, [r5, #0]
 80083d2:	f104 0c14 	add.w	ip, r4, #20
 80083d6:	46ae      	mov	lr, r5
 80083d8:	f04f 0a00 	mov.w	sl, #0
 80083dc:	f8bc b000 	ldrh.w	fp, [ip]
 80083e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80083e4:	fb09 220b 	mla	r2, r9, fp, r2
 80083e8:	4492      	add	sl, r2
 80083ea:	b289      	uxth	r1, r1
 80083ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80083f0:	f84e 1b04 	str.w	r1, [lr], #4
 80083f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80083f8:	f8be 1000 	ldrh.w	r1, [lr]
 80083fc:	0c12      	lsrs	r2, r2, #16
 80083fe:	fb09 1102 	mla	r1, r9, r2, r1
 8008402:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008406:	4567      	cmp	r7, ip
 8008408:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800840c:	d8e6      	bhi.n	80083dc <__multiply+0x10c>
 800840e:	9a01      	ldr	r2, [sp, #4]
 8008410:	50a9      	str	r1, [r5, r2]
 8008412:	3504      	adds	r5, #4
 8008414:	e79a      	b.n	800834c <__multiply+0x7c>
 8008416:	3e01      	subs	r6, #1
 8008418:	e79c      	b.n	8008354 <__multiply+0x84>
 800841a:	bf00      	nop
 800841c:	08009947 	.word	0x08009947
 8008420:	08009958 	.word	0x08009958

08008424 <__pow5mult>:
 8008424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008428:	4615      	mov	r5, r2
 800842a:	f012 0203 	ands.w	r2, r2, #3
 800842e:	4606      	mov	r6, r0
 8008430:	460f      	mov	r7, r1
 8008432:	d007      	beq.n	8008444 <__pow5mult+0x20>
 8008434:	4c25      	ldr	r4, [pc, #148]	; (80084cc <__pow5mult+0xa8>)
 8008436:	3a01      	subs	r2, #1
 8008438:	2300      	movs	r3, #0
 800843a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800843e:	f7ff fe9b 	bl	8008178 <__multadd>
 8008442:	4607      	mov	r7, r0
 8008444:	10ad      	asrs	r5, r5, #2
 8008446:	d03d      	beq.n	80084c4 <__pow5mult+0xa0>
 8008448:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800844a:	b97c      	cbnz	r4, 800846c <__pow5mult+0x48>
 800844c:	2010      	movs	r0, #16
 800844e:	f7ff fe29 	bl	80080a4 <malloc>
 8008452:	4602      	mov	r2, r0
 8008454:	6270      	str	r0, [r6, #36]	; 0x24
 8008456:	b928      	cbnz	r0, 8008464 <__pow5mult+0x40>
 8008458:	4b1d      	ldr	r3, [pc, #116]	; (80084d0 <__pow5mult+0xac>)
 800845a:	481e      	ldr	r0, [pc, #120]	; (80084d4 <__pow5mult+0xb0>)
 800845c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008460:	f000 fc0e 	bl	8008c80 <__assert_func>
 8008464:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008468:	6004      	str	r4, [r0, #0]
 800846a:	60c4      	str	r4, [r0, #12]
 800846c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008470:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008474:	b94c      	cbnz	r4, 800848a <__pow5mult+0x66>
 8008476:	f240 2171 	movw	r1, #625	; 0x271
 800847a:	4630      	mov	r0, r6
 800847c:	f7ff ff12 	bl	80082a4 <__i2b>
 8008480:	2300      	movs	r3, #0
 8008482:	f8c8 0008 	str.w	r0, [r8, #8]
 8008486:	4604      	mov	r4, r0
 8008488:	6003      	str	r3, [r0, #0]
 800848a:	f04f 0900 	mov.w	r9, #0
 800848e:	07eb      	lsls	r3, r5, #31
 8008490:	d50a      	bpl.n	80084a8 <__pow5mult+0x84>
 8008492:	4639      	mov	r1, r7
 8008494:	4622      	mov	r2, r4
 8008496:	4630      	mov	r0, r6
 8008498:	f7ff ff1a 	bl	80082d0 <__multiply>
 800849c:	4639      	mov	r1, r7
 800849e:	4680      	mov	r8, r0
 80084a0:	4630      	mov	r0, r6
 80084a2:	f7ff fe47 	bl	8008134 <_Bfree>
 80084a6:	4647      	mov	r7, r8
 80084a8:	106d      	asrs	r5, r5, #1
 80084aa:	d00b      	beq.n	80084c4 <__pow5mult+0xa0>
 80084ac:	6820      	ldr	r0, [r4, #0]
 80084ae:	b938      	cbnz	r0, 80084c0 <__pow5mult+0x9c>
 80084b0:	4622      	mov	r2, r4
 80084b2:	4621      	mov	r1, r4
 80084b4:	4630      	mov	r0, r6
 80084b6:	f7ff ff0b 	bl	80082d0 <__multiply>
 80084ba:	6020      	str	r0, [r4, #0]
 80084bc:	f8c0 9000 	str.w	r9, [r0]
 80084c0:	4604      	mov	r4, r0
 80084c2:	e7e4      	b.n	800848e <__pow5mult+0x6a>
 80084c4:	4638      	mov	r0, r7
 80084c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ca:	bf00      	nop
 80084cc:	08009aa8 	.word	0x08009aa8
 80084d0:	080098d5 	.word	0x080098d5
 80084d4:	08009958 	.word	0x08009958

080084d8 <__lshift>:
 80084d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084dc:	460c      	mov	r4, r1
 80084de:	6849      	ldr	r1, [r1, #4]
 80084e0:	6923      	ldr	r3, [r4, #16]
 80084e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084e6:	68a3      	ldr	r3, [r4, #8]
 80084e8:	4607      	mov	r7, r0
 80084ea:	4691      	mov	r9, r2
 80084ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084f0:	f108 0601 	add.w	r6, r8, #1
 80084f4:	42b3      	cmp	r3, r6
 80084f6:	db0b      	blt.n	8008510 <__lshift+0x38>
 80084f8:	4638      	mov	r0, r7
 80084fa:	f7ff fddb 	bl	80080b4 <_Balloc>
 80084fe:	4605      	mov	r5, r0
 8008500:	b948      	cbnz	r0, 8008516 <__lshift+0x3e>
 8008502:	4602      	mov	r2, r0
 8008504:	4b2a      	ldr	r3, [pc, #168]	; (80085b0 <__lshift+0xd8>)
 8008506:	482b      	ldr	r0, [pc, #172]	; (80085b4 <__lshift+0xdc>)
 8008508:	f240 11d9 	movw	r1, #473	; 0x1d9
 800850c:	f000 fbb8 	bl	8008c80 <__assert_func>
 8008510:	3101      	adds	r1, #1
 8008512:	005b      	lsls	r3, r3, #1
 8008514:	e7ee      	b.n	80084f4 <__lshift+0x1c>
 8008516:	2300      	movs	r3, #0
 8008518:	f100 0114 	add.w	r1, r0, #20
 800851c:	f100 0210 	add.w	r2, r0, #16
 8008520:	4618      	mov	r0, r3
 8008522:	4553      	cmp	r3, sl
 8008524:	db37      	blt.n	8008596 <__lshift+0xbe>
 8008526:	6920      	ldr	r0, [r4, #16]
 8008528:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800852c:	f104 0314 	add.w	r3, r4, #20
 8008530:	f019 091f 	ands.w	r9, r9, #31
 8008534:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008538:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800853c:	d02f      	beq.n	800859e <__lshift+0xc6>
 800853e:	f1c9 0e20 	rsb	lr, r9, #32
 8008542:	468a      	mov	sl, r1
 8008544:	f04f 0c00 	mov.w	ip, #0
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	fa02 f209 	lsl.w	r2, r2, r9
 800854e:	ea42 020c 	orr.w	r2, r2, ip
 8008552:	f84a 2b04 	str.w	r2, [sl], #4
 8008556:	f853 2b04 	ldr.w	r2, [r3], #4
 800855a:	4298      	cmp	r0, r3
 800855c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008560:	d8f2      	bhi.n	8008548 <__lshift+0x70>
 8008562:	1b03      	subs	r3, r0, r4
 8008564:	3b15      	subs	r3, #21
 8008566:	f023 0303 	bic.w	r3, r3, #3
 800856a:	3304      	adds	r3, #4
 800856c:	f104 0215 	add.w	r2, r4, #21
 8008570:	4290      	cmp	r0, r2
 8008572:	bf38      	it	cc
 8008574:	2304      	movcc	r3, #4
 8008576:	f841 c003 	str.w	ip, [r1, r3]
 800857a:	f1bc 0f00 	cmp.w	ip, #0
 800857e:	d001      	beq.n	8008584 <__lshift+0xac>
 8008580:	f108 0602 	add.w	r6, r8, #2
 8008584:	3e01      	subs	r6, #1
 8008586:	4638      	mov	r0, r7
 8008588:	612e      	str	r6, [r5, #16]
 800858a:	4621      	mov	r1, r4
 800858c:	f7ff fdd2 	bl	8008134 <_Bfree>
 8008590:	4628      	mov	r0, r5
 8008592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008596:	f842 0f04 	str.w	r0, [r2, #4]!
 800859a:	3301      	adds	r3, #1
 800859c:	e7c1      	b.n	8008522 <__lshift+0x4a>
 800859e:	3904      	subs	r1, #4
 80085a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80085a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80085a8:	4298      	cmp	r0, r3
 80085aa:	d8f9      	bhi.n	80085a0 <__lshift+0xc8>
 80085ac:	e7ea      	b.n	8008584 <__lshift+0xac>
 80085ae:	bf00      	nop
 80085b0:	08009947 	.word	0x08009947
 80085b4:	08009958 	.word	0x08009958

080085b8 <__mcmp>:
 80085b8:	b530      	push	{r4, r5, lr}
 80085ba:	6902      	ldr	r2, [r0, #16]
 80085bc:	690c      	ldr	r4, [r1, #16]
 80085be:	1b12      	subs	r2, r2, r4
 80085c0:	d10e      	bne.n	80085e0 <__mcmp+0x28>
 80085c2:	f100 0314 	add.w	r3, r0, #20
 80085c6:	3114      	adds	r1, #20
 80085c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80085d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80085d8:	42a5      	cmp	r5, r4
 80085da:	d003      	beq.n	80085e4 <__mcmp+0x2c>
 80085dc:	d305      	bcc.n	80085ea <__mcmp+0x32>
 80085de:	2201      	movs	r2, #1
 80085e0:	4610      	mov	r0, r2
 80085e2:	bd30      	pop	{r4, r5, pc}
 80085e4:	4283      	cmp	r3, r0
 80085e6:	d3f3      	bcc.n	80085d0 <__mcmp+0x18>
 80085e8:	e7fa      	b.n	80085e0 <__mcmp+0x28>
 80085ea:	f04f 32ff 	mov.w	r2, #4294967295
 80085ee:	e7f7      	b.n	80085e0 <__mcmp+0x28>

080085f0 <__mdiff>:
 80085f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f4:	460c      	mov	r4, r1
 80085f6:	4606      	mov	r6, r0
 80085f8:	4611      	mov	r1, r2
 80085fa:	4620      	mov	r0, r4
 80085fc:	4690      	mov	r8, r2
 80085fe:	f7ff ffdb 	bl	80085b8 <__mcmp>
 8008602:	1e05      	subs	r5, r0, #0
 8008604:	d110      	bne.n	8008628 <__mdiff+0x38>
 8008606:	4629      	mov	r1, r5
 8008608:	4630      	mov	r0, r6
 800860a:	f7ff fd53 	bl	80080b4 <_Balloc>
 800860e:	b930      	cbnz	r0, 800861e <__mdiff+0x2e>
 8008610:	4b3a      	ldr	r3, [pc, #232]	; (80086fc <__mdiff+0x10c>)
 8008612:	4602      	mov	r2, r0
 8008614:	f240 2132 	movw	r1, #562	; 0x232
 8008618:	4839      	ldr	r0, [pc, #228]	; (8008700 <__mdiff+0x110>)
 800861a:	f000 fb31 	bl	8008c80 <__assert_func>
 800861e:	2301      	movs	r3, #1
 8008620:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008624:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008628:	bfa4      	itt	ge
 800862a:	4643      	movge	r3, r8
 800862c:	46a0      	movge	r8, r4
 800862e:	4630      	mov	r0, r6
 8008630:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008634:	bfa6      	itte	ge
 8008636:	461c      	movge	r4, r3
 8008638:	2500      	movge	r5, #0
 800863a:	2501      	movlt	r5, #1
 800863c:	f7ff fd3a 	bl	80080b4 <_Balloc>
 8008640:	b920      	cbnz	r0, 800864c <__mdiff+0x5c>
 8008642:	4b2e      	ldr	r3, [pc, #184]	; (80086fc <__mdiff+0x10c>)
 8008644:	4602      	mov	r2, r0
 8008646:	f44f 7110 	mov.w	r1, #576	; 0x240
 800864a:	e7e5      	b.n	8008618 <__mdiff+0x28>
 800864c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008650:	6926      	ldr	r6, [r4, #16]
 8008652:	60c5      	str	r5, [r0, #12]
 8008654:	f104 0914 	add.w	r9, r4, #20
 8008658:	f108 0514 	add.w	r5, r8, #20
 800865c:	f100 0e14 	add.w	lr, r0, #20
 8008660:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008664:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008668:	f108 0210 	add.w	r2, r8, #16
 800866c:	46f2      	mov	sl, lr
 800866e:	2100      	movs	r1, #0
 8008670:	f859 3b04 	ldr.w	r3, [r9], #4
 8008674:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008678:	fa1f f883 	uxth.w	r8, r3
 800867c:	fa11 f18b 	uxtah	r1, r1, fp
 8008680:	0c1b      	lsrs	r3, r3, #16
 8008682:	eba1 0808 	sub.w	r8, r1, r8
 8008686:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800868a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800868e:	fa1f f888 	uxth.w	r8, r8
 8008692:	1419      	asrs	r1, r3, #16
 8008694:	454e      	cmp	r6, r9
 8008696:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800869a:	f84a 3b04 	str.w	r3, [sl], #4
 800869e:	d8e7      	bhi.n	8008670 <__mdiff+0x80>
 80086a0:	1b33      	subs	r3, r6, r4
 80086a2:	3b15      	subs	r3, #21
 80086a4:	f023 0303 	bic.w	r3, r3, #3
 80086a8:	3304      	adds	r3, #4
 80086aa:	3415      	adds	r4, #21
 80086ac:	42a6      	cmp	r6, r4
 80086ae:	bf38      	it	cc
 80086b0:	2304      	movcc	r3, #4
 80086b2:	441d      	add	r5, r3
 80086b4:	4473      	add	r3, lr
 80086b6:	469e      	mov	lr, r3
 80086b8:	462e      	mov	r6, r5
 80086ba:	4566      	cmp	r6, ip
 80086bc:	d30e      	bcc.n	80086dc <__mdiff+0xec>
 80086be:	f10c 0203 	add.w	r2, ip, #3
 80086c2:	1b52      	subs	r2, r2, r5
 80086c4:	f022 0203 	bic.w	r2, r2, #3
 80086c8:	3d03      	subs	r5, #3
 80086ca:	45ac      	cmp	ip, r5
 80086cc:	bf38      	it	cc
 80086ce:	2200      	movcc	r2, #0
 80086d0:	441a      	add	r2, r3
 80086d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80086d6:	b17b      	cbz	r3, 80086f8 <__mdiff+0x108>
 80086d8:	6107      	str	r7, [r0, #16]
 80086da:	e7a3      	b.n	8008624 <__mdiff+0x34>
 80086dc:	f856 8b04 	ldr.w	r8, [r6], #4
 80086e0:	fa11 f288 	uxtah	r2, r1, r8
 80086e4:	1414      	asrs	r4, r2, #16
 80086e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80086ea:	b292      	uxth	r2, r2
 80086ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80086f0:	f84e 2b04 	str.w	r2, [lr], #4
 80086f4:	1421      	asrs	r1, r4, #16
 80086f6:	e7e0      	b.n	80086ba <__mdiff+0xca>
 80086f8:	3f01      	subs	r7, #1
 80086fa:	e7ea      	b.n	80086d2 <__mdiff+0xe2>
 80086fc:	08009947 	.word	0x08009947
 8008700:	08009958 	.word	0x08009958

08008704 <__d2b>:
 8008704:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008708:	4689      	mov	r9, r1
 800870a:	2101      	movs	r1, #1
 800870c:	ec57 6b10 	vmov	r6, r7, d0
 8008710:	4690      	mov	r8, r2
 8008712:	f7ff fccf 	bl	80080b4 <_Balloc>
 8008716:	4604      	mov	r4, r0
 8008718:	b930      	cbnz	r0, 8008728 <__d2b+0x24>
 800871a:	4602      	mov	r2, r0
 800871c:	4b25      	ldr	r3, [pc, #148]	; (80087b4 <__d2b+0xb0>)
 800871e:	4826      	ldr	r0, [pc, #152]	; (80087b8 <__d2b+0xb4>)
 8008720:	f240 310a 	movw	r1, #778	; 0x30a
 8008724:	f000 faac 	bl	8008c80 <__assert_func>
 8008728:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800872c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008730:	bb35      	cbnz	r5, 8008780 <__d2b+0x7c>
 8008732:	2e00      	cmp	r6, #0
 8008734:	9301      	str	r3, [sp, #4]
 8008736:	d028      	beq.n	800878a <__d2b+0x86>
 8008738:	4668      	mov	r0, sp
 800873a:	9600      	str	r6, [sp, #0]
 800873c:	f7ff fd82 	bl	8008244 <__lo0bits>
 8008740:	9900      	ldr	r1, [sp, #0]
 8008742:	b300      	cbz	r0, 8008786 <__d2b+0x82>
 8008744:	9a01      	ldr	r2, [sp, #4]
 8008746:	f1c0 0320 	rsb	r3, r0, #32
 800874a:	fa02 f303 	lsl.w	r3, r2, r3
 800874e:	430b      	orrs	r3, r1
 8008750:	40c2      	lsrs	r2, r0
 8008752:	6163      	str	r3, [r4, #20]
 8008754:	9201      	str	r2, [sp, #4]
 8008756:	9b01      	ldr	r3, [sp, #4]
 8008758:	61a3      	str	r3, [r4, #24]
 800875a:	2b00      	cmp	r3, #0
 800875c:	bf14      	ite	ne
 800875e:	2202      	movne	r2, #2
 8008760:	2201      	moveq	r2, #1
 8008762:	6122      	str	r2, [r4, #16]
 8008764:	b1d5      	cbz	r5, 800879c <__d2b+0x98>
 8008766:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800876a:	4405      	add	r5, r0
 800876c:	f8c9 5000 	str.w	r5, [r9]
 8008770:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008774:	f8c8 0000 	str.w	r0, [r8]
 8008778:	4620      	mov	r0, r4
 800877a:	b003      	add	sp, #12
 800877c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008780:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008784:	e7d5      	b.n	8008732 <__d2b+0x2e>
 8008786:	6161      	str	r1, [r4, #20]
 8008788:	e7e5      	b.n	8008756 <__d2b+0x52>
 800878a:	a801      	add	r0, sp, #4
 800878c:	f7ff fd5a 	bl	8008244 <__lo0bits>
 8008790:	9b01      	ldr	r3, [sp, #4]
 8008792:	6163      	str	r3, [r4, #20]
 8008794:	2201      	movs	r2, #1
 8008796:	6122      	str	r2, [r4, #16]
 8008798:	3020      	adds	r0, #32
 800879a:	e7e3      	b.n	8008764 <__d2b+0x60>
 800879c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087a4:	f8c9 0000 	str.w	r0, [r9]
 80087a8:	6918      	ldr	r0, [r3, #16]
 80087aa:	f7ff fd2b 	bl	8008204 <__hi0bits>
 80087ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087b2:	e7df      	b.n	8008774 <__d2b+0x70>
 80087b4:	08009947 	.word	0x08009947
 80087b8:	08009958 	.word	0x08009958

080087bc <_calloc_r>:
 80087bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087be:	fba1 2402 	umull	r2, r4, r1, r2
 80087c2:	b94c      	cbnz	r4, 80087d8 <_calloc_r+0x1c>
 80087c4:	4611      	mov	r1, r2
 80087c6:	9201      	str	r2, [sp, #4]
 80087c8:	f000 f87a 	bl	80088c0 <_malloc_r>
 80087cc:	9a01      	ldr	r2, [sp, #4]
 80087ce:	4605      	mov	r5, r0
 80087d0:	b930      	cbnz	r0, 80087e0 <_calloc_r+0x24>
 80087d2:	4628      	mov	r0, r5
 80087d4:	b003      	add	sp, #12
 80087d6:	bd30      	pop	{r4, r5, pc}
 80087d8:	220c      	movs	r2, #12
 80087da:	6002      	str	r2, [r0, #0]
 80087dc:	2500      	movs	r5, #0
 80087de:	e7f8      	b.n	80087d2 <_calloc_r+0x16>
 80087e0:	4621      	mov	r1, r4
 80087e2:	f7fe f94f 	bl	8006a84 <memset>
 80087e6:	e7f4      	b.n	80087d2 <_calloc_r+0x16>

080087e8 <_free_r>:
 80087e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087ea:	2900      	cmp	r1, #0
 80087ec:	d044      	beq.n	8008878 <_free_r+0x90>
 80087ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087f2:	9001      	str	r0, [sp, #4]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f1a1 0404 	sub.w	r4, r1, #4
 80087fa:	bfb8      	it	lt
 80087fc:	18e4      	addlt	r4, r4, r3
 80087fe:	f000 fa9b 	bl	8008d38 <__malloc_lock>
 8008802:	4a1e      	ldr	r2, [pc, #120]	; (800887c <_free_r+0x94>)
 8008804:	9801      	ldr	r0, [sp, #4]
 8008806:	6813      	ldr	r3, [r2, #0]
 8008808:	b933      	cbnz	r3, 8008818 <_free_r+0x30>
 800880a:	6063      	str	r3, [r4, #4]
 800880c:	6014      	str	r4, [r2, #0]
 800880e:	b003      	add	sp, #12
 8008810:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008814:	f000 ba96 	b.w	8008d44 <__malloc_unlock>
 8008818:	42a3      	cmp	r3, r4
 800881a:	d908      	bls.n	800882e <_free_r+0x46>
 800881c:	6825      	ldr	r5, [r4, #0]
 800881e:	1961      	adds	r1, r4, r5
 8008820:	428b      	cmp	r3, r1
 8008822:	bf01      	itttt	eq
 8008824:	6819      	ldreq	r1, [r3, #0]
 8008826:	685b      	ldreq	r3, [r3, #4]
 8008828:	1949      	addeq	r1, r1, r5
 800882a:	6021      	streq	r1, [r4, #0]
 800882c:	e7ed      	b.n	800880a <_free_r+0x22>
 800882e:	461a      	mov	r2, r3
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	b10b      	cbz	r3, 8008838 <_free_r+0x50>
 8008834:	42a3      	cmp	r3, r4
 8008836:	d9fa      	bls.n	800882e <_free_r+0x46>
 8008838:	6811      	ldr	r1, [r2, #0]
 800883a:	1855      	adds	r5, r2, r1
 800883c:	42a5      	cmp	r5, r4
 800883e:	d10b      	bne.n	8008858 <_free_r+0x70>
 8008840:	6824      	ldr	r4, [r4, #0]
 8008842:	4421      	add	r1, r4
 8008844:	1854      	adds	r4, r2, r1
 8008846:	42a3      	cmp	r3, r4
 8008848:	6011      	str	r1, [r2, #0]
 800884a:	d1e0      	bne.n	800880e <_free_r+0x26>
 800884c:	681c      	ldr	r4, [r3, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	6053      	str	r3, [r2, #4]
 8008852:	4421      	add	r1, r4
 8008854:	6011      	str	r1, [r2, #0]
 8008856:	e7da      	b.n	800880e <_free_r+0x26>
 8008858:	d902      	bls.n	8008860 <_free_r+0x78>
 800885a:	230c      	movs	r3, #12
 800885c:	6003      	str	r3, [r0, #0]
 800885e:	e7d6      	b.n	800880e <_free_r+0x26>
 8008860:	6825      	ldr	r5, [r4, #0]
 8008862:	1961      	adds	r1, r4, r5
 8008864:	428b      	cmp	r3, r1
 8008866:	bf04      	itt	eq
 8008868:	6819      	ldreq	r1, [r3, #0]
 800886a:	685b      	ldreq	r3, [r3, #4]
 800886c:	6063      	str	r3, [r4, #4]
 800886e:	bf04      	itt	eq
 8008870:	1949      	addeq	r1, r1, r5
 8008872:	6021      	streq	r1, [r4, #0]
 8008874:	6054      	str	r4, [r2, #4]
 8008876:	e7ca      	b.n	800880e <_free_r+0x26>
 8008878:	b003      	add	sp, #12
 800887a:	bd30      	pop	{r4, r5, pc}
 800887c:	200042e0 	.word	0x200042e0

08008880 <sbrk_aligned>:
 8008880:	b570      	push	{r4, r5, r6, lr}
 8008882:	4e0e      	ldr	r6, [pc, #56]	; (80088bc <sbrk_aligned+0x3c>)
 8008884:	460c      	mov	r4, r1
 8008886:	6831      	ldr	r1, [r6, #0]
 8008888:	4605      	mov	r5, r0
 800888a:	b911      	cbnz	r1, 8008892 <sbrk_aligned+0x12>
 800888c:	f000 f9e8 	bl	8008c60 <_sbrk_r>
 8008890:	6030      	str	r0, [r6, #0]
 8008892:	4621      	mov	r1, r4
 8008894:	4628      	mov	r0, r5
 8008896:	f000 f9e3 	bl	8008c60 <_sbrk_r>
 800889a:	1c43      	adds	r3, r0, #1
 800889c:	d00a      	beq.n	80088b4 <sbrk_aligned+0x34>
 800889e:	1cc4      	adds	r4, r0, #3
 80088a0:	f024 0403 	bic.w	r4, r4, #3
 80088a4:	42a0      	cmp	r0, r4
 80088a6:	d007      	beq.n	80088b8 <sbrk_aligned+0x38>
 80088a8:	1a21      	subs	r1, r4, r0
 80088aa:	4628      	mov	r0, r5
 80088ac:	f000 f9d8 	bl	8008c60 <_sbrk_r>
 80088b0:	3001      	adds	r0, #1
 80088b2:	d101      	bne.n	80088b8 <sbrk_aligned+0x38>
 80088b4:	f04f 34ff 	mov.w	r4, #4294967295
 80088b8:	4620      	mov	r0, r4
 80088ba:	bd70      	pop	{r4, r5, r6, pc}
 80088bc:	200042e4 	.word	0x200042e4

080088c0 <_malloc_r>:
 80088c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088c4:	1ccd      	adds	r5, r1, #3
 80088c6:	f025 0503 	bic.w	r5, r5, #3
 80088ca:	3508      	adds	r5, #8
 80088cc:	2d0c      	cmp	r5, #12
 80088ce:	bf38      	it	cc
 80088d0:	250c      	movcc	r5, #12
 80088d2:	2d00      	cmp	r5, #0
 80088d4:	4607      	mov	r7, r0
 80088d6:	db01      	blt.n	80088dc <_malloc_r+0x1c>
 80088d8:	42a9      	cmp	r1, r5
 80088da:	d905      	bls.n	80088e8 <_malloc_r+0x28>
 80088dc:	230c      	movs	r3, #12
 80088de:	603b      	str	r3, [r7, #0]
 80088e0:	2600      	movs	r6, #0
 80088e2:	4630      	mov	r0, r6
 80088e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088e8:	4e2e      	ldr	r6, [pc, #184]	; (80089a4 <_malloc_r+0xe4>)
 80088ea:	f000 fa25 	bl	8008d38 <__malloc_lock>
 80088ee:	6833      	ldr	r3, [r6, #0]
 80088f0:	461c      	mov	r4, r3
 80088f2:	bb34      	cbnz	r4, 8008942 <_malloc_r+0x82>
 80088f4:	4629      	mov	r1, r5
 80088f6:	4638      	mov	r0, r7
 80088f8:	f7ff ffc2 	bl	8008880 <sbrk_aligned>
 80088fc:	1c43      	adds	r3, r0, #1
 80088fe:	4604      	mov	r4, r0
 8008900:	d14d      	bne.n	800899e <_malloc_r+0xde>
 8008902:	6834      	ldr	r4, [r6, #0]
 8008904:	4626      	mov	r6, r4
 8008906:	2e00      	cmp	r6, #0
 8008908:	d140      	bne.n	800898c <_malloc_r+0xcc>
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	4631      	mov	r1, r6
 800890e:	4638      	mov	r0, r7
 8008910:	eb04 0803 	add.w	r8, r4, r3
 8008914:	f000 f9a4 	bl	8008c60 <_sbrk_r>
 8008918:	4580      	cmp	r8, r0
 800891a:	d13a      	bne.n	8008992 <_malloc_r+0xd2>
 800891c:	6821      	ldr	r1, [r4, #0]
 800891e:	3503      	adds	r5, #3
 8008920:	1a6d      	subs	r5, r5, r1
 8008922:	f025 0503 	bic.w	r5, r5, #3
 8008926:	3508      	adds	r5, #8
 8008928:	2d0c      	cmp	r5, #12
 800892a:	bf38      	it	cc
 800892c:	250c      	movcc	r5, #12
 800892e:	4629      	mov	r1, r5
 8008930:	4638      	mov	r0, r7
 8008932:	f7ff ffa5 	bl	8008880 <sbrk_aligned>
 8008936:	3001      	adds	r0, #1
 8008938:	d02b      	beq.n	8008992 <_malloc_r+0xd2>
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	442b      	add	r3, r5
 800893e:	6023      	str	r3, [r4, #0]
 8008940:	e00e      	b.n	8008960 <_malloc_r+0xa0>
 8008942:	6822      	ldr	r2, [r4, #0]
 8008944:	1b52      	subs	r2, r2, r5
 8008946:	d41e      	bmi.n	8008986 <_malloc_r+0xc6>
 8008948:	2a0b      	cmp	r2, #11
 800894a:	d916      	bls.n	800897a <_malloc_r+0xba>
 800894c:	1961      	adds	r1, r4, r5
 800894e:	42a3      	cmp	r3, r4
 8008950:	6025      	str	r5, [r4, #0]
 8008952:	bf18      	it	ne
 8008954:	6059      	strne	r1, [r3, #4]
 8008956:	6863      	ldr	r3, [r4, #4]
 8008958:	bf08      	it	eq
 800895a:	6031      	streq	r1, [r6, #0]
 800895c:	5162      	str	r2, [r4, r5]
 800895e:	604b      	str	r3, [r1, #4]
 8008960:	4638      	mov	r0, r7
 8008962:	f104 060b 	add.w	r6, r4, #11
 8008966:	f000 f9ed 	bl	8008d44 <__malloc_unlock>
 800896a:	f026 0607 	bic.w	r6, r6, #7
 800896e:	1d23      	adds	r3, r4, #4
 8008970:	1af2      	subs	r2, r6, r3
 8008972:	d0b6      	beq.n	80088e2 <_malloc_r+0x22>
 8008974:	1b9b      	subs	r3, r3, r6
 8008976:	50a3      	str	r3, [r4, r2]
 8008978:	e7b3      	b.n	80088e2 <_malloc_r+0x22>
 800897a:	6862      	ldr	r2, [r4, #4]
 800897c:	42a3      	cmp	r3, r4
 800897e:	bf0c      	ite	eq
 8008980:	6032      	streq	r2, [r6, #0]
 8008982:	605a      	strne	r2, [r3, #4]
 8008984:	e7ec      	b.n	8008960 <_malloc_r+0xa0>
 8008986:	4623      	mov	r3, r4
 8008988:	6864      	ldr	r4, [r4, #4]
 800898a:	e7b2      	b.n	80088f2 <_malloc_r+0x32>
 800898c:	4634      	mov	r4, r6
 800898e:	6876      	ldr	r6, [r6, #4]
 8008990:	e7b9      	b.n	8008906 <_malloc_r+0x46>
 8008992:	230c      	movs	r3, #12
 8008994:	603b      	str	r3, [r7, #0]
 8008996:	4638      	mov	r0, r7
 8008998:	f000 f9d4 	bl	8008d44 <__malloc_unlock>
 800899c:	e7a1      	b.n	80088e2 <_malloc_r+0x22>
 800899e:	6025      	str	r5, [r4, #0]
 80089a0:	e7de      	b.n	8008960 <_malloc_r+0xa0>
 80089a2:	bf00      	nop
 80089a4:	200042e0 	.word	0x200042e0

080089a8 <__ssputs_r>:
 80089a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089ac:	688e      	ldr	r6, [r1, #8]
 80089ae:	429e      	cmp	r6, r3
 80089b0:	4682      	mov	sl, r0
 80089b2:	460c      	mov	r4, r1
 80089b4:	4690      	mov	r8, r2
 80089b6:	461f      	mov	r7, r3
 80089b8:	d838      	bhi.n	8008a2c <__ssputs_r+0x84>
 80089ba:	898a      	ldrh	r2, [r1, #12]
 80089bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80089c0:	d032      	beq.n	8008a28 <__ssputs_r+0x80>
 80089c2:	6825      	ldr	r5, [r4, #0]
 80089c4:	6909      	ldr	r1, [r1, #16]
 80089c6:	eba5 0901 	sub.w	r9, r5, r1
 80089ca:	6965      	ldr	r5, [r4, #20]
 80089cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089d4:	3301      	adds	r3, #1
 80089d6:	444b      	add	r3, r9
 80089d8:	106d      	asrs	r5, r5, #1
 80089da:	429d      	cmp	r5, r3
 80089dc:	bf38      	it	cc
 80089de:	461d      	movcc	r5, r3
 80089e0:	0553      	lsls	r3, r2, #21
 80089e2:	d531      	bpl.n	8008a48 <__ssputs_r+0xa0>
 80089e4:	4629      	mov	r1, r5
 80089e6:	f7ff ff6b 	bl	80088c0 <_malloc_r>
 80089ea:	4606      	mov	r6, r0
 80089ec:	b950      	cbnz	r0, 8008a04 <__ssputs_r+0x5c>
 80089ee:	230c      	movs	r3, #12
 80089f0:	f8ca 3000 	str.w	r3, [sl]
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089fa:	81a3      	strh	r3, [r4, #12]
 80089fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a04:	6921      	ldr	r1, [r4, #16]
 8008a06:	464a      	mov	r2, r9
 8008a08:	f7fe f82e 	bl	8006a68 <memcpy>
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a16:	81a3      	strh	r3, [r4, #12]
 8008a18:	6126      	str	r6, [r4, #16]
 8008a1a:	6165      	str	r5, [r4, #20]
 8008a1c:	444e      	add	r6, r9
 8008a1e:	eba5 0509 	sub.w	r5, r5, r9
 8008a22:	6026      	str	r6, [r4, #0]
 8008a24:	60a5      	str	r5, [r4, #8]
 8008a26:	463e      	mov	r6, r7
 8008a28:	42be      	cmp	r6, r7
 8008a2a:	d900      	bls.n	8008a2e <__ssputs_r+0x86>
 8008a2c:	463e      	mov	r6, r7
 8008a2e:	6820      	ldr	r0, [r4, #0]
 8008a30:	4632      	mov	r2, r6
 8008a32:	4641      	mov	r1, r8
 8008a34:	f000 f966 	bl	8008d04 <memmove>
 8008a38:	68a3      	ldr	r3, [r4, #8]
 8008a3a:	1b9b      	subs	r3, r3, r6
 8008a3c:	60a3      	str	r3, [r4, #8]
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	4433      	add	r3, r6
 8008a42:	6023      	str	r3, [r4, #0]
 8008a44:	2000      	movs	r0, #0
 8008a46:	e7db      	b.n	8008a00 <__ssputs_r+0x58>
 8008a48:	462a      	mov	r2, r5
 8008a4a:	f000 f981 	bl	8008d50 <_realloc_r>
 8008a4e:	4606      	mov	r6, r0
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d1e1      	bne.n	8008a18 <__ssputs_r+0x70>
 8008a54:	6921      	ldr	r1, [r4, #16]
 8008a56:	4650      	mov	r0, sl
 8008a58:	f7ff fec6 	bl	80087e8 <_free_r>
 8008a5c:	e7c7      	b.n	80089ee <__ssputs_r+0x46>
	...

08008a60 <_svfiprintf_r>:
 8008a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a64:	4698      	mov	r8, r3
 8008a66:	898b      	ldrh	r3, [r1, #12]
 8008a68:	061b      	lsls	r3, r3, #24
 8008a6a:	b09d      	sub	sp, #116	; 0x74
 8008a6c:	4607      	mov	r7, r0
 8008a6e:	460d      	mov	r5, r1
 8008a70:	4614      	mov	r4, r2
 8008a72:	d50e      	bpl.n	8008a92 <_svfiprintf_r+0x32>
 8008a74:	690b      	ldr	r3, [r1, #16]
 8008a76:	b963      	cbnz	r3, 8008a92 <_svfiprintf_r+0x32>
 8008a78:	2140      	movs	r1, #64	; 0x40
 8008a7a:	f7ff ff21 	bl	80088c0 <_malloc_r>
 8008a7e:	6028      	str	r0, [r5, #0]
 8008a80:	6128      	str	r0, [r5, #16]
 8008a82:	b920      	cbnz	r0, 8008a8e <_svfiprintf_r+0x2e>
 8008a84:	230c      	movs	r3, #12
 8008a86:	603b      	str	r3, [r7, #0]
 8008a88:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8c:	e0d1      	b.n	8008c32 <_svfiprintf_r+0x1d2>
 8008a8e:	2340      	movs	r3, #64	; 0x40
 8008a90:	616b      	str	r3, [r5, #20]
 8008a92:	2300      	movs	r3, #0
 8008a94:	9309      	str	r3, [sp, #36]	; 0x24
 8008a96:	2320      	movs	r3, #32
 8008a98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008aa0:	2330      	movs	r3, #48	; 0x30
 8008aa2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008c4c <_svfiprintf_r+0x1ec>
 8008aa6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008aaa:	f04f 0901 	mov.w	r9, #1
 8008aae:	4623      	mov	r3, r4
 8008ab0:	469a      	mov	sl, r3
 8008ab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ab6:	b10a      	cbz	r2, 8008abc <_svfiprintf_r+0x5c>
 8008ab8:	2a25      	cmp	r2, #37	; 0x25
 8008aba:	d1f9      	bne.n	8008ab0 <_svfiprintf_r+0x50>
 8008abc:	ebba 0b04 	subs.w	fp, sl, r4
 8008ac0:	d00b      	beq.n	8008ada <_svfiprintf_r+0x7a>
 8008ac2:	465b      	mov	r3, fp
 8008ac4:	4622      	mov	r2, r4
 8008ac6:	4629      	mov	r1, r5
 8008ac8:	4638      	mov	r0, r7
 8008aca:	f7ff ff6d 	bl	80089a8 <__ssputs_r>
 8008ace:	3001      	adds	r0, #1
 8008ad0:	f000 80aa 	beq.w	8008c28 <_svfiprintf_r+0x1c8>
 8008ad4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ad6:	445a      	add	r2, fp
 8008ad8:	9209      	str	r2, [sp, #36]	; 0x24
 8008ada:	f89a 3000 	ldrb.w	r3, [sl]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f000 80a2 	beq.w	8008c28 <_svfiprintf_r+0x1c8>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8008aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aee:	f10a 0a01 	add.w	sl, sl, #1
 8008af2:	9304      	str	r3, [sp, #16]
 8008af4:	9307      	str	r3, [sp, #28]
 8008af6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008afa:	931a      	str	r3, [sp, #104]	; 0x68
 8008afc:	4654      	mov	r4, sl
 8008afe:	2205      	movs	r2, #5
 8008b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b04:	4851      	ldr	r0, [pc, #324]	; (8008c4c <_svfiprintf_r+0x1ec>)
 8008b06:	f7f7 fb6b 	bl	80001e0 <memchr>
 8008b0a:	9a04      	ldr	r2, [sp, #16]
 8008b0c:	b9d8      	cbnz	r0, 8008b46 <_svfiprintf_r+0xe6>
 8008b0e:	06d0      	lsls	r0, r2, #27
 8008b10:	bf44      	itt	mi
 8008b12:	2320      	movmi	r3, #32
 8008b14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b18:	0711      	lsls	r1, r2, #28
 8008b1a:	bf44      	itt	mi
 8008b1c:	232b      	movmi	r3, #43	; 0x2b
 8008b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b22:	f89a 3000 	ldrb.w	r3, [sl]
 8008b26:	2b2a      	cmp	r3, #42	; 0x2a
 8008b28:	d015      	beq.n	8008b56 <_svfiprintf_r+0xf6>
 8008b2a:	9a07      	ldr	r2, [sp, #28]
 8008b2c:	4654      	mov	r4, sl
 8008b2e:	2000      	movs	r0, #0
 8008b30:	f04f 0c0a 	mov.w	ip, #10
 8008b34:	4621      	mov	r1, r4
 8008b36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b3a:	3b30      	subs	r3, #48	; 0x30
 8008b3c:	2b09      	cmp	r3, #9
 8008b3e:	d94e      	bls.n	8008bde <_svfiprintf_r+0x17e>
 8008b40:	b1b0      	cbz	r0, 8008b70 <_svfiprintf_r+0x110>
 8008b42:	9207      	str	r2, [sp, #28]
 8008b44:	e014      	b.n	8008b70 <_svfiprintf_r+0x110>
 8008b46:	eba0 0308 	sub.w	r3, r0, r8
 8008b4a:	fa09 f303 	lsl.w	r3, r9, r3
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	9304      	str	r3, [sp, #16]
 8008b52:	46a2      	mov	sl, r4
 8008b54:	e7d2      	b.n	8008afc <_svfiprintf_r+0x9c>
 8008b56:	9b03      	ldr	r3, [sp, #12]
 8008b58:	1d19      	adds	r1, r3, #4
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	9103      	str	r1, [sp, #12]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	bfbb      	ittet	lt
 8008b62:	425b      	neglt	r3, r3
 8008b64:	f042 0202 	orrlt.w	r2, r2, #2
 8008b68:	9307      	strge	r3, [sp, #28]
 8008b6a:	9307      	strlt	r3, [sp, #28]
 8008b6c:	bfb8      	it	lt
 8008b6e:	9204      	strlt	r2, [sp, #16]
 8008b70:	7823      	ldrb	r3, [r4, #0]
 8008b72:	2b2e      	cmp	r3, #46	; 0x2e
 8008b74:	d10c      	bne.n	8008b90 <_svfiprintf_r+0x130>
 8008b76:	7863      	ldrb	r3, [r4, #1]
 8008b78:	2b2a      	cmp	r3, #42	; 0x2a
 8008b7a:	d135      	bne.n	8008be8 <_svfiprintf_r+0x188>
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	1d1a      	adds	r2, r3, #4
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	9203      	str	r2, [sp, #12]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	bfb8      	it	lt
 8008b88:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b8c:	3402      	adds	r4, #2
 8008b8e:	9305      	str	r3, [sp, #20]
 8008b90:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008c5c <_svfiprintf_r+0x1fc>
 8008b94:	7821      	ldrb	r1, [r4, #0]
 8008b96:	2203      	movs	r2, #3
 8008b98:	4650      	mov	r0, sl
 8008b9a:	f7f7 fb21 	bl	80001e0 <memchr>
 8008b9e:	b140      	cbz	r0, 8008bb2 <_svfiprintf_r+0x152>
 8008ba0:	2340      	movs	r3, #64	; 0x40
 8008ba2:	eba0 000a 	sub.w	r0, r0, sl
 8008ba6:	fa03 f000 	lsl.w	r0, r3, r0
 8008baa:	9b04      	ldr	r3, [sp, #16]
 8008bac:	4303      	orrs	r3, r0
 8008bae:	3401      	adds	r4, #1
 8008bb0:	9304      	str	r3, [sp, #16]
 8008bb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb6:	4826      	ldr	r0, [pc, #152]	; (8008c50 <_svfiprintf_r+0x1f0>)
 8008bb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bbc:	2206      	movs	r2, #6
 8008bbe:	f7f7 fb0f 	bl	80001e0 <memchr>
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	d038      	beq.n	8008c38 <_svfiprintf_r+0x1d8>
 8008bc6:	4b23      	ldr	r3, [pc, #140]	; (8008c54 <_svfiprintf_r+0x1f4>)
 8008bc8:	bb1b      	cbnz	r3, 8008c12 <_svfiprintf_r+0x1b2>
 8008bca:	9b03      	ldr	r3, [sp, #12]
 8008bcc:	3307      	adds	r3, #7
 8008bce:	f023 0307 	bic.w	r3, r3, #7
 8008bd2:	3308      	adds	r3, #8
 8008bd4:	9303      	str	r3, [sp, #12]
 8008bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bd8:	4433      	add	r3, r6
 8008bda:	9309      	str	r3, [sp, #36]	; 0x24
 8008bdc:	e767      	b.n	8008aae <_svfiprintf_r+0x4e>
 8008bde:	fb0c 3202 	mla	r2, ip, r2, r3
 8008be2:	460c      	mov	r4, r1
 8008be4:	2001      	movs	r0, #1
 8008be6:	e7a5      	b.n	8008b34 <_svfiprintf_r+0xd4>
 8008be8:	2300      	movs	r3, #0
 8008bea:	3401      	adds	r4, #1
 8008bec:	9305      	str	r3, [sp, #20]
 8008bee:	4619      	mov	r1, r3
 8008bf0:	f04f 0c0a 	mov.w	ip, #10
 8008bf4:	4620      	mov	r0, r4
 8008bf6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bfa:	3a30      	subs	r2, #48	; 0x30
 8008bfc:	2a09      	cmp	r2, #9
 8008bfe:	d903      	bls.n	8008c08 <_svfiprintf_r+0x1a8>
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d0c5      	beq.n	8008b90 <_svfiprintf_r+0x130>
 8008c04:	9105      	str	r1, [sp, #20]
 8008c06:	e7c3      	b.n	8008b90 <_svfiprintf_r+0x130>
 8008c08:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e7f0      	b.n	8008bf4 <_svfiprintf_r+0x194>
 8008c12:	ab03      	add	r3, sp, #12
 8008c14:	9300      	str	r3, [sp, #0]
 8008c16:	462a      	mov	r2, r5
 8008c18:	4b0f      	ldr	r3, [pc, #60]	; (8008c58 <_svfiprintf_r+0x1f8>)
 8008c1a:	a904      	add	r1, sp, #16
 8008c1c:	4638      	mov	r0, r7
 8008c1e:	f7fd ffd9 	bl	8006bd4 <_printf_float>
 8008c22:	1c42      	adds	r2, r0, #1
 8008c24:	4606      	mov	r6, r0
 8008c26:	d1d6      	bne.n	8008bd6 <_svfiprintf_r+0x176>
 8008c28:	89ab      	ldrh	r3, [r5, #12]
 8008c2a:	065b      	lsls	r3, r3, #25
 8008c2c:	f53f af2c 	bmi.w	8008a88 <_svfiprintf_r+0x28>
 8008c30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c32:	b01d      	add	sp, #116	; 0x74
 8008c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c38:	ab03      	add	r3, sp, #12
 8008c3a:	9300      	str	r3, [sp, #0]
 8008c3c:	462a      	mov	r2, r5
 8008c3e:	4b06      	ldr	r3, [pc, #24]	; (8008c58 <_svfiprintf_r+0x1f8>)
 8008c40:	a904      	add	r1, sp, #16
 8008c42:	4638      	mov	r0, r7
 8008c44:	f7fe fa6a 	bl	800711c <_printf_i>
 8008c48:	e7eb      	b.n	8008c22 <_svfiprintf_r+0x1c2>
 8008c4a:	bf00      	nop
 8008c4c:	08009ab4 	.word	0x08009ab4
 8008c50:	08009abe 	.word	0x08009abe
 8008c54:	08006bd5 	.word	0x08006bd5
 8008c58:	080089a9 	.word	0x080089a9
 8008c5c:	08009aba 	.word	0x08009aba

08008c60 <_sbrk_r>:
 8008c60:	b538      	push	{r3, r4, r5, lr}
 8008c62:	4d06      	ldr	r5, [pc, #24]	; (8008c7c <_sbrk_r+0x1c>)
 8008c64:	2300      	movs	r3, #0
 8008c66:	4604      	mov	r4, r0
 8008c68:	4608      	mov	r0, r1
 8008c6a:	602b      	str	r3, [r5, #0]
 8008c6c:	f7f9 f86a 	bl	8001d44 <_sbrk>
 8008c70:	1c43      	adds	r3, r0, #1
 8008c72:	d102      	bne.n	8008c7a <_sbrk_r+0x1a>
 8008c74:	682b      	ldr	r3, [r5, #0]
 8008c76:	b103      	cbz	r3, 8008c7a <_sbrk_r+0x1a>
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	bd38      	pop	{r3, r4, r5, pc}
 8008c7c:	200042e8 	.word	0x200042e8

08008c80 <__assert_func>:
 8008c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c82:	4614      	mov	r4, r2
 8008c84:	461a      	mov	r2, r3
 8008c86:	4b09      	ldr	r3, [pc, #36]	; (8008cac <__assert_func+0x2c>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	68d8      	ldr	r0, [r3, #12]
 8008c8e:	b14c      	cbz	r4, 8008ca4 <__assert_func+0x24>
 8008c90:	4b07      	ldr	r3, [pc, #28]	; (8008cb0 <__assert_func+0x30>)
 8008c92:	9100      	str	r1, [sp, #0]
 8008c94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c98:	4906      	ldr	r1, [pc, #24]	; (8008cb4 <__assert_func+0x34>)
 8008c9a:	462b      	mov	r3, r5
 8008c9c:	f000 f80e 	bl	8008cbc <fiprintf>
 8008ca0:	f000 faac 	bl	80091fc <abort>
 8008ca4:	4b04      	ldr	r3, [pc, #16]	; (8008cb8 <__assert_func+0x38>)
 8008ca6:	461c      	mov	r4, r3
 8008ca8:	e7f3      	b.n	8008c92 <__assert_func+0x12>
 8008caa:	bf00      	nop
 8008cac:	20000014 	.word	0x20000014
 8008cb0:	08009ac5 	.word	0x08009ac5
 8008cb4:	08009ad2 	.word	0x08009ad2
 8008cb8:	08009b00 	.word	0x08009b00

08008cbc <fiprintf>:
 8008cbc:	b40e      	push	{r1, r2, r3}
 8008cbe:	b503      	push	{r0, r1, lr}
 8008cc0:	4601      	mov	r1, r0
 8008cc2:	ab03      	add	r3, sp, #12
 8008cc4:	4805      	ldr	r0, [pc, #20]	; (8008cdc <fiprintf+0x20>)
 8008cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cca:	6800      	ldr	r0, [r0, #0]
 8008ccc:	9301      	str	r3, [sp, #4]
 8008cce:	f000 f897 	bl	8008e00 <_vfiprintf_r>
 8008cd2:	b002      	add	sp, #8
 8008cd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cd8:	b003      	add	sp, #12
 8008cda:	4770      	bx	lr
 8008cdc:	20000014 	.word	0x20000014

08008ce0 <__ascii_mbtowc>:
 8008ce0:	b082      	sub	sp, #8
 8008ce2:	b901      	cbnz	r1, 8008ce6 <__ascii_mbtowc+0x6>
 8008ce4:	a901      	add	r1, sp, #4
 8008ce6:	b142      	cbz	r2, 8008cfa <__ascii_mbtowc+0x1a>
 8008ce8:	b14b      	cbz	r3, 8008cfe <__ascii_mbtowc+0x1e>
 8008cea:	7813      	ldrb	r3, [r2, #0]
 8008cec:	600b      	str	r3, [r1, #0]
 8008cee:	7812      	ldrb	r2, [r2, #0]
 8008cf0:	1e10      	subs	r0, r2, #0
 8008cf2:	bf18      	it	ne
 8008cf4:	2001      	movne	r0, #1
 8008cf6:	b002      	add	sp, #8
 8008cf8:	4770      	bx	lr
 8008cfa:	4610      	mov	r0, r2
 8008cfc:	e7fb      	b.n	8008cf6 <__ascii_mbtowc+0x16>
 8008cfe:	f06f 0001 	mvn.w	r0, #1
 8008d02:	e7f8      	b.n	8008cf6 <__ascii_mbtowc+0x16>

08008d04 <memmove>:
 8008d04:	4288      	cmp	r0, r1
 8008d06:	b510      	push	{r4, lr}
 8008d08:	eb01 0402 	add.w	r4, r1, r2
 8008d0c:	d902      	bls.n	8008d14 <memmove+0x10>
 8008d0e:	4284      	cmp	r4, r0
 8008d10:	4623      	mov	r3, r4
 8008d12:	d807      	bhi.n	8008d24 <memmove+0x20>
 8008d14:	1e43      	subs	r3, r0, #1
 8008d16:	42a1      	cmp	r1, r4
 8008d18:	d008      	beq.n	8008d2c <memmove+0x28>
 8008d1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d22:	e7f8      	b.n	8008d16 <memmove+0x12>
 8008d24:	4402      	add	r2, r0
 8008d26:	4601      	mov	r1, r0
 8008d28:	428a      	cmp	r2, r1
 8008d2a:	d100      	bne.n	8008d2e <memmove+0x2a>
 8008d2c:	bd10      	pop	{r4, pc}
 8008d2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d36:	e7f7      	b.n	8008d28 <memmove+0x24>

08008d38 <__malloc_lock>:
 8008d38:	4801      	ldr	r0, [pc, #4]	; (8008d40 <__malloc_lock+0x8>)
 8008d3a:	f000 bc1f 	b.w	800957c <__retarget_lock_acquire_recursive>
 8008d3e:	bf00      	nop
 8008d40:	200042ec 	.word	0x200042ec

08008d44 <__malloc_unlock>:
 8008d44:	4801      	ldr	r0, [pc, #4]	; (8008d4c <__malloc_unlock+0x8>)
 8008d46:	f000 bc1a 	b.w	800957e <__retarget_lock_release_recursive>
 8008d4a:	bf00      	nop
 8008d4c:	200042ec 	.word	0x200042ec

08008d50 <_realloc_r>:
 8008d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d54:	4680      	mov	r8, r0
 8008d56:	4614      	mov	r4, r2
 8008d58:	460e      	mov	r6, r1
 8008d5a:	b921      	cbnz	r1, 8008d66 <_realloc_r+0x16>
 8008d5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d60:	4611      	mov	r1, r2
 8008d62:	f7ff bdad 	b.w	80088c0 <_malloc_r>
 8008d66:	b92a      	cbnz	r2, 8008d74 <_realloc_r+0x24>
 8008d68:	f7ff fd3e 	bl	80087e8 <_free_r>
 8008d6c:	4625      	mov	r5, r4
 8008d6e:	4628      	mov	r0, r5
 8008d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d74:	f000 fc6a 	bl	800964c <_malloc_usable_size_r>
 8008d78:	4284      	cmp	r4, r0
 8008d7a:	4607      	mov	r7, r0
 8008d7c:	d802      	bhi.n	8008d84 <_realloc_r+0x34>
 8008d7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d82:	d812      	bhi.n	8008daa <_realloc_r+0x5a>
 8008d84:	4621      	mov	r1, r4
 8008d86:	4640      	mov	r0, r8
 8008d88:	f7ff fd9a 	bl	80088c0 <_malloc_r>
 8008d8c:	4605      	mov	r5, r0
 8008d8e:	2800      	cmp	r0, #0
 8008d90:	d0ed      	beq.n	8008d6e <_realloc_r+0x1e>
 8008d92:	42bc      	cmp	r4, r7
 8008d94:	4622      	mov	r2, r4
 8008d96:	4631      	mov	r1, r6
 8008d98:	bf28      	it	cs
 8008d9a:	463a      	movcs	r2, r7
 8008d9c:	f7fd fe64 	bl	8006a68 <memcpy>
 8008da0:	4631      	mov	r1, r6
 8008da2:	4640      	mov	r0, r8
 8008da4:	f7ff fd20 	bl	80087e8 <_free_r>
 8008da8:	e7e1      	b.n	8008d6e <_realloc_r+0x1e>
 8008daa:	4635      	mov	r5, r6
 8008dac:	e7df      	b.n	8008d6e <_realloc_r+0x1e>

08008dae <__sfputc_r>:
 8008dae:	6893      	ldr	r3, [r2, #8]
 8008db0:	3b01      	subs	r3, #1
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	b410      	push	{r4}
 8008db6:	6093      	str	r3, [r2, #8]
 8008db8:	da08      	bge.n	8008dcc <__sfputc_r+0x1e>
 8008dba:	6994      	ldr	r4, [r2, #24]
 8008dbc:	42a3      	cmp	r3, r4
 8008dbe:	db01      	blt.n	8008dc4 <__sfputc_r+0x16>
 8008dc0:	290a      	cmp	r1, #10
 8008dc2:	d103      	bne.n	8008dcc <__sfputc_r+0x1e>
 8008dc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dc8:	f000 b94a 	b.w	8009060 <__swbuf_r>
 8008dcc:	6813      	ldr	r3, [r2, #0]
 8008dce:	1c58      	adds	r0, r3, #1
 8008dd0:	6010      	str	r0, [r2, #0]
 8008dd2:	7019      	strb	r1, [r3, #0]
 8008dd4:	4608      	mov	r0, r1
 8008dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <__sfputs_r>:
 8008ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dde:	4606      	mov	r6, r0
 8008de0:	460f      	mov	r7, r1
 8008de2:	4614      	mov	r4, r2
 8008de4:	18d5      	adds	r5, r2, r3
 8008de6:	42ac      	cmp	r4, r5
 8008de8:	d101      	bne.n	8008dee <__sfputs_r+0x12>
 8008dea:	2000      	movs	r0, #0
 8008dec:	e007      	b.n	8008dfe <__sfputs_r+0x22>
 8008dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008df2:	463a      	mov	r2, r7
 8008df4:	4630      	mov	r0, r6
 8008df6:	f7ff ffda 	bl	8008dae <__sfputc_r>
 8008dfa:	1c43      	adds	r3, r0, #1
 8008dfc:	d1f3      	bne.n	8008de6 <__sfputs_r+0xa>
 8008dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e00 <_vfiprintf_r>:
 8008e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e04:	460d      	mov	r5, r1
 8008e06:	b09d      	sub	sp, #116	; 0x74
 8008e08:	4614      	mov	r4, r2
 8008e0a:	4698      	mov	r8, r3
 8008e0c:	4606      	mov	r6, r0
 8008e0e:	b118      	cbz	r0, 8008e18 <_vfiprintf_r+0x18>
 8008e10:	6983      	ldr	r3, [r0, #24]
 8008e12:	b90b      	cbnz	r3, 8008e18 <_vfiprintf_r+0x18>
 8008e14:	f000 fb14 	bl	8009440 <__sinit>
 8008e18:	4b89      	ldr	r3, [pc, #548]	; (8009040 <_vfiprintf_r+0x240>)
 8008e1a:	429d      	cmp	r5, r3
 8008e1c:	d11b      	bne.n	8008e56 <_vfiprintf_r+0x56>
 8008e1e:	6875      	ldr	r5, [r6, #4]
 8008e20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e22:	07d9      	lsls	r1, r3, #31
 8008e24:	d405      	bmi.n	8008e32 <_vfiprintf_r+0x32>
 8008e26:	89ab      	ldrh	r3, [r5, #12]
 8008e28:	059a      	lsls	r2, r3, #22
 8008e2a:	d402      	bmi.n	8008e32 <_vfiprintf_r+0x32>
 8008e2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e2e:	f000 fba5 	bl	800957c <__retarget_lock_acquire_recursive>
 8008e32:	89ab      	ldrh	r3, [r5, #12]
 8008e34:	071b      	lsls	r3, r3, #28
 8008e36:	d501      	bpl.n	8008e3c <_vfiprintf_r+0x3c>
 8008e38:	692b      	ldr	r3, [r5, #16]
 8008e3a:	b9eb      	cbnz	r3, 8008e78 <_vfiprintf_r+0x78>
 8008e3c:	4629      	mov	r1, r5
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f000 f96e 	bl	8009120 <__swsetup_r>
 8008e44:	b1c0      	cbz	r0, 8008e78 <_vfiprintf_r+0x78>
 8008e46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e48:	07dc      	lsls	r4, r3, #31
 8008e4a:	d50e      	bpl.n	8008e6a <_vfiprintf_r+0x6a>
 8008e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e50:	b01d      	add	sp, #116	; 0x74
 8008e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e56:	4b7b      	ldr	r3, [pc, #492]	; (8009044 <_vfiprintf_r+0x244>)
 8008e58:	429d      	cmp	r5, r3
 8008e5a:	d101      	bne.n	8008e60 <_vfiprintf_r+0x60>
 8008e5c:	68b5      	ldr	r5, [r6, #8]
 8008e5e:	e7df      	b.n	8008e20 <_vfiprintf_r+0x20>
 8008e60:	4b79      	ldr	r3, [pc, #484]	; (8009048 <_vfiprintf_r+0x248>)
 8008e62:	429d      	cmp	r5, r3
 8008e64:	bf08      	it	eq
 8008e66:	68f5      	ldreq	r5, [r6, #12]
 8008e68:	e7da      	b.n	8008e20 <_vfiprintf_r+0x20>
 8008e6a:	89ab      	ldrh	r3, [r5, #12]
 8008e6c:	0598      	lsls	r0, r3, #22
 8008e6e:	d4ed      	bmi.n	8008e4c <_vfiprintf_r+0x4c>
 8008e70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e72:	f000 fb84 	bl	800957e <__retarget_lock_release_recursive>
 8008e76:	e7e9      	b.n	8008e4c <_vfiprintf_r+0x4c>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8008e7c:	2320      	movs	r3, #32
 8008e7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e82:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e86:	2330      	movs	r3, #48	; 0x30
 8008e88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800904c <_vfiprintf_r+0x24c>
 8008e8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e90:	f04f 0901 	mov.w	r9, #1
 8008e94:	4623      	mov	r3, r4
 8008e96:	469a      	mov	sl, r3
 8008e98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e9c:	b10a      	cbz	r2, 8008ea2 <_vfiprintf_r+0xa2>
 8008e9e:	2a25      	cmp	r2, #37	; 0x25
 8008ea0:	d1f9      	bne.n	8008e96 <_vfiprintf_r+0x96>
 8008ea2:	ebba 0b04 	subs.w	fp, sl, r4
 8008ea6:	d00b      	beq.n	8008ec0 <_vfiprintf_r+0xc0>
 8008ea8:	465b      	mov	r3, fp
 8008eaa:	4622      	mov	r2, r4
 8008eac:	4629      	mov	r1, r5
 8008eae:	4630      	mov	r0, r6
 8008eb0:	f7ff ff94 	bl	8008ddc <__sfputs_r>
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	f000 80aa 	beq.w	800900e <_vfiprintf_r+0x20e>
 8008eba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ebc:	445a      	add	r2, fp
 8008ebe:	9209      	str	r2, [sp, #36]	; 0x24
 8008ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 80a2 	beq.w	800900e <_vfiprintf_r+0x20e>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ed4:	f10a 0a01 	add.w	sl, sl, #1
 8008ed8:	9304      	str	r3, [sp, #16]
 8008eda:	9307      	str	r3, [sp, #28]
 8008edc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ee0:	931a      	str	r3, [sp, #104]	; 0x68
 8008ee2:	4654      	mov	r4, sl
 8008ee4:	2205      	movs	r2, #5
 8008ee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eea:	4858      	ldr	r0, [pc, #352]	; (800904c <_vfiprintf_r+0x24c>)
 8008eec:	f7f7 f978 	bl	80001e0 <memchr>
 8008ef0:	9a04      	ldr	r2, [sp, #16]
 8008ef2:	b9d8      	cbnz	r0, 8008f2c <_vfiprintf_r+0x12c>
 8008ef4:	06d1      	lsls	r1, r2, #27
 8008ef6:	bf44      	itt	mi
 8008ef8:	2320      	movmi	r3, #32
 8008efa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008efe:	0713      	lsls	r3, r2, #28
 8008f00:	bf44      	itt	mi
 8008f02:	232b      	movmi	r3, #43	; 0x2b
 8008f04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f08:	f89a 3000 	ldrb.w	r3, [sl]
 8008f0c:	2b2a      	cmp	r3, #42	; 0x2a
 8008f0e:	d015      	beq.n	8008f3c <_vfiprintf_r+0x13c>
 8008f10:	9a07      	ldr	r2, [sp, #28]
 8008f12:	4654      	mov	r4, sl
 8008f14:	2000      	movs	r0, #0
 8008f16:	f04f 0c0a 	mov.w	ip, #10
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f20:	3b30      	subs	r3, #48	; 0x30
 8008f22:	2b09      	cmp	r3, #9
 8008f24:	d94e      	bls.n	8008fc4 <_vfiprintf_r+0x1c4>
 8008f26:	b1b0      	cbz	r0, 8008f56 <_vfiprintf_r+0x156>
 8008f28:	9207      	str	r2, [sp, #28]
 8008f2a:	e014      	b.n	8008f56 <_vfiprintf_r+0x156>
 8008f2c:	eba0 0308 	sub.w	r3, r0, r8
 8008f30:	fa09 f303 	lsl.w	r3, r9, r3
 8008f34:	4313      	orrs	r3, r2
 8008f36:	9304      	str	r3, [sp, #16]
 8008f38:	46a2      	mov	sl, r4
 8008f3a:	e7d2      	b.n	8008ee2 <_vfiprintf_r+0xe2>
 8008f3c:	9b03      	ldr	r3, [sp, #12]
 8008f3e:	1d19      	adds	r1, r3, #4
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	9103      	str	r1, [sp, #12]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	bfbb      	ittet	lt
 8008f48:	425b      	neglt	r3, r3
 8008f4a:	f042 0202 	orrlt.w	r2, r2, #2
 8008f4e:	9307      	strge	r3, [sp, #28]
 8008f50:	9307      	strlt	r3, [sp, #28]
 8008f52:	bfb8      	it	lt
 8008f54:	9204      	strlt	r2, [sp, #16]
 8008f56:	7823      	ldrb	r3, [r4, #0]
 8008f58:	2b2e      	cmp	r3, #46	; 0x2e
 8008f5a:	d10c      	bne.n	8008f76 <_vfiprintf_r+0x176>
 8008f5c:	7863      	ldrb	r3, [r4, #1]
 8008f5e:	2b2a      	cmp	r3, #42	; 0x2a
 8008f60:	d135      	bne.n	8008fce <_vfiprintf_r+0x1ce>
 8008f62:	9b03      	ldr	r3, [sp, #12]
 8008f64:	1d1a      	adds	r2, r3, #4
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	9203      	str	r2, [sp, #12]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	bfb8      	it	lt
 8008f6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f72:	3402      	adds	r4, #2
 8008f74:	9305      	str	r3, [sp, #20]
 8008f76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800905c <_vfiprintf_r+0x25c>
 8008f7a:	7821      	ldrb	r1, [r4, #0]
 8008f7c:	2203      	movs	r2, #3
 8008f7e:	4650      	mov	r0, sl
 8008f80:	f7f7 f92e 	bl	80001e0 <memchr>
 8008f84:	b140      	cbz	r0, 8008f98 <_vfiprintf_r+0x198>
 8008f86:	2340      	movs	r3, #64	; 0x40
 8008f88:	eba0 000a 	sub.w	r0, r0, sl
 8008f8c:	fa03 f000 	lsl.w	r0, r3, r0
 8008f90:	9b04      	ldr	r3, [sp, #16]
 8008f92:	4303      	orrs	r3, r0
 8008f94:	3401      	adds	r4, #1
 8008f96:	9304      	str	r3, [sp, #16]
 8008f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f9c:	482c      	ldr	r0, [pc, #176]	; (8009050 <_vfiprintf_r+0x250>)
 8008f9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fa2:	2206      	movs	r2, #6
 8008fa4:	f7f7 f91c 	bl	80001e0 <memchr>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d03f      	beq.n	800902c <_vfiprintf_r+0x22c>
 8008fac:	4b29      	ldr	r3, [pc, #164]	; (8009054 <_vfiprintf_r+0x254>)
 8008fae:	bb1b      	cbnz	r3, 8008ff8 <_vfiprintf_r+0x1f8>
 8008fb0:	9b03      	ldr	r3, [sp, #12]
 8008fb2:	3307      	adds	r3, #7
 8008fb4:	f023 0307 	bic.w	r3, r3, #7
 8008fb8:	3308      	adds	r3, #8
 8008fba:	9303      	str	r3, [sp, #12]
 8008fbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fbe:	443b      	add	r3, r7
 8008fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc2:	e767      	b.n	8008e94 <_vfiprintf_r+0x94>
 8008fc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fc8:	460c      	mov	r4, r1
 8008fca:	2001      	movs	r0, #1
 8008fcc:	e7a5      	b.n	8008f1a <_vfiprintf_r+0x11a>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	3401      	adds	r4, #1
 8008fd2:	9305      	str	r3, [sp, #20]
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	f04f 0c0a 	mov.w	ip, #10
 8008fda:	4620      	mov	r0, r4
 8008fdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fe0:	3a30      	subs	r2, #48	; 0x30
 8008fe2:	2a09      	cmp	r2, #9
 8008fe4:	d903      	bls.n	8008fee <_vfiprintf_r+0x1ee>
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d0c5      	beq.n	8008f76 <_vfiprintf_r+0x176>
 8008fea:	9105      	str	r1, [sp, #20]
 8008fec:	e7c3      	b.n	8008f76 <_vfiprintf_r+0x176>
 8008fee:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e7f0      	b.n	8008fda <_vfiprintf_r+0x1da>
 8008ff8:	ab03      	add	r3, sp, #12
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	462a      	mov	r2, r5
 8008ffe:	4b16      	ldr	r3, [pc, #88]	; (8009058 <_vfiprintf_r+0x258>)
 8009000:	a904      	add	r1, sp, #16
 8009002:	4630      	mov	r0, r6
 8009004:	f7fd fde6 	bl	8006bd4 <_printf_float>
 8009008:	4607      	mov	r7, r0
 800900a:	1c78      	adds	r0, r7, #1
 800900c:	d1d6      	bne.n	8008fbc <_vfiprintf_r+0x1bc>
 800900e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009010:	07d9      	lsls	r1, r3, #31
 8009012:	d405      	bmi.n	8009020 <_vfiprintf_r+0x220>
 8009014:	89ab      	ldrh	r3, [r5, #12]
 8009016:	059a      	lsls	r2, r3, #22
 8009018:	d402      	bmi.n	8009020 <_vfiprintf_r+0x220>
 800901a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800901c:	f000 faaf 	bl	800957e <__retarget_lock_release_recursive>
 8009020:	89ab      	ldrh	r3, [r5, #12]
 8009022:	065b      	lsls	r3, r3, #25
 8009024:	f53f af12 	bmi.w	8008e4c <_vfiprintf_r+0x4c>
 8009028:	9809      	ldr	r0, [sp, #36]	; 0x24
 800902a:	e711      	b.n	8008e50 <_vfiprintf_r+0x50>
 800902c:	ab03      	add	r3, sp, #12
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	462a      	mov	r2, r5
 8009032:	4b09      	ldr	r3, [pc, #36]	; (8009058 <_vfiprintf_r+0x258>)
 8009034:	a904      	add	r1, sp, #16
 8009036:	4630      	mov	r0, r6
 8009038:	f7fe f870 	bl	800711c <_printf_i>
 800903c:	e7e4      	b.n	8009008 <_vfiprintf_r+0x208>
 800903e:	bf00      	nop
 8009040:	08009c2c 	.word	0x08009c2c
 8009044:	08009c4c 	.word	0x08009c4c
 8009048:	08009c0c 	.word	0x08009c0c
 800904c:	08009ab4 	.word	0x08009ab4
 8009050:	08009abe 	.word	0x08009abe
 8009054:	08006bd5 	.word	0x08006bd5
 8009058:	08008ddd 	.word	0x08008ddd
 800905c:	08009aba 	.word	0x08009aba

08009060 <__swbuf_r>:
 8009060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009062:	460e      	mov	r6, r1
 8009064:	4614      	mov	r4, r2
 8009066:	4605      	mov	r5, r0
 8009068:	b118      	cbz	r0, 8009072 <__swbuf_r+0x12>
 800906a:	6983      	ldr	r3, [r0, #24]
 800906c:	b90b      	cbnz	r3, 8009072 <__swbuf_r+0x12>
 800906e:	f000 f9e7 	bl	8009440 <__sinit>
 8009072:	4b21      	ldr	r3, [pc, #132]	; (80090f8 <__swbuf_r+0x98>)
 8009074:	429c      	cmp	r4, r3
 8009076:	d12b      	bne.n	80090d0 <__swbuf_r+0x70>
 8009078:	686c      	ldr	r4, [r5, #4]
 800907a:	69a3      	ldr	r3, [r4, #24]
 800907c:	60a3      	str	r3, [r4, #8]
 800907e:	89a3      	ldrh	r3, [r4, #12]
 8009080:	071a      	lsls	r2, r3, #28
 8009082:	d52f      	bpl.n	80090e4 <__swbuf_r+0x84>
 8009084:	6923      	ldr	r3, [r4, #16]
 8009086:	b36b      	cbz	r3, 80090e4 <__swbuf_r+0x84>
 8009088:	6923      	ldr	r3, [r4, #16]
 800908a:	6820      	ldr	r0, [r4, #0]
 800908c:	1ac0      	subs	r0, r0, r3
 800908e:	6963      	ldr	r3, [r4, #20]
 8009090:	b2f6      	uxtb	r6, r6
 8009092:	4283      	cmp	r3, r0
 8009094:	4637      	mov	r7, r6
 8009096:	dc04      	bgt.n	80090a2 <__swbuf_r+0x42>
 8009098:	4621      	mov	r1, r4
 800909a:	4628      	mov	r0, r5
 800909c:	f000 f93c 	bl	8009318 <_fflush_r>
 80090a0:	bb30      	cbnz	r0, 80090f0 <__swbuf_r+0x90>
 80090a2:	68a3      	ldr	r3, [r4, #8]
 80090a4:	3b01      	subs	r3, #1
 80090a6:	60a3      	str	r3, [r4, #8]
 80090a8:	6823      	ldr	r3, [r4, #0]
 80090aa:	1c5a      	adds	r2, r3, #1
 80090ac:	6022      	str	r2, [r4, #0]
 80090ae:	701e      	strb	r6, [r3, #0]
 80090b0:	6963      	ldr	r3, [r4, #20]
 80090b2:	3001      	adds	r0, #1
 80090b4:	4283      	cmp	r3, r0
 80090b6:	d004      	beq.n	80090c2 <__swbuf_r+0x62>
 80090b8:	89a3      	ldrh	r3, [r4, #12]
 80090ba:	07db      	lsls	r3, r3, #31
 80090bc:	d506      	bpl.n	80090cc <__swbuf_r+0x6c>
 80090be:	2e0a      	cmp	r6, #10
 80090c0:	d104      	bne.n	80090cc <__swbuf_r+0x6c>
 80090c2:	4621      	mov	r1, r4
 80090c4:	4628      	mov	r0, r5
 80090c6:	f000 f927 	bl	8009318 <_fflush_r>
 80090ca:	b988      	cbnz	r0, 80090f0 <__swbuf_r+0x90>
 80090cc:	4638      	mov	r0, r7
 80090ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d0:	4b0a      	ldr	r3, [pc, #40]	; (80090fc <__swbuf_r+0x9c>)
 80090d2:	429c      	cmp	r4, r3
 80090d4:	d101      	bne.n	80090da <__swbuf_r+0x7a>
 80090d6:	68ac      	ldr	r4, [r5, #8]
 80090d8:	e7cf      	b.n	800907a <__swbuf_r+0x1a>
 80090da:	4b09      	ldr	r3, [pc, #36]	; (8009100 <__swbuf_r+0xa0>)
 80090dc:	429c      	cmp	r4, r3
 80090de:	bf08      	it	eq
 80090e0:	68ec      	ldreq	r4, [r5, #12]
 80090e2:	e7ca      	b.n	800907a <__swbuf_r+0x1a>
 80090e4:	4621      	mov	r1, r4
 80090e6:	4628      	mov	r0, r5
 80090e8:	f000 f81a 	bl	8009120 <__swsetup_r>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d0cb      	beq.n	8009088 <__swbuf_r+0x28>
 80090f0:	f04f 37ff 	mov.w	r7, #4294967295
 80090f4:	e7ea      	b.n	80090cc <__swbuf_r+0x6c>
 80090f6:	bf00      	nop
 80090f8:	08009c2c 	.word	0x08009c2c
 80090fc:	08009c4c 	.word	0x08009c4c
 8009100:	08009c0c 	.word	0x08009c0c

08009104 <__ascii_wctomb>:
 8009104:	b149      	cbz	r1, 800911a <__ascii_wctomb+0x16>
 8009106:	2aff      	cmp	r2, #255	; 0xff
 8009108:	bf85      	ittet	hi
 800910a:	238a      	movhi	r3, #138	; 0x8a
 800910c:	6003      	strhi	r3, [r0, #0]
 800910e:	700a      	strbls	r2, [r1, #0]
 8009110:	f04f 30ff 	movhi.w	r0, #4294967295
 8009114:	bf98      	it	ls
 8009116:	2001      	movls	r0, #1
 8009118:	4770      	bx	lr
 800911a:	4608      	mov	r0, r1
 800911c:	4770      	bx	lr
	...

08009120 <__swsetup_r>:
 8009120:	4b32      	ldr	r3, [pc, #200]	; (80091ec <__swsetup_r+0xcc>)
 8009122:	b570      	push	{r4, r5, r6, lr}
 8009124:	681d      	ldr	r5, [r3, #0]
 8009126:	4606      	mov	r6, r0
 8009128:	460c      	mov	r4, r1
 800912a:	b125      	cbz	r5, 8009136 <__swsetup_r+0x16>
 800912c:	69ab      	ldr	r3, [r5, #24]
 800912e:	b913      	cbnz	r3, 8009136 <__swsetup_r+0x16>
 8009130:	4628      	mov	r0, r5
 8009132:	f000 f985 	bl	8009440 <__sinit>
 8009136:	4b2e      	ldr	r3, [pc, #184]	; (80091f0 <__swsetup_r+0xd0>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d10f      	bne.n	800915c <__swsetup_r+0x3c>
 800913c:	686c      	ldr	r4, [r5, #4]
 800913e:	89a3      	ldrh	r3, [r4, #12]
 8009140:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009144:	0719      	lsls	r1, r3, #28
 8009146:	d42c      	bmi.n	80091a2 <__swsetup_r+0x82>
 8009148:	06dd      	lsls	r5, r3, #27
 800914a:	d411      	bmi.n	8009170 <__swsetup_r+0x50>
 800914c:	2309      	movs	r3, #9
 800914e:	6033      	str	r3, [r6, #0]
 8009150:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009154:	81a3      	strh	r3, [r4, #12]
 8009156:	f04f 30ff 	mov.w	r0, #4294967295
 800915a:	e03e      	b.n	80091da <__swsetup_r+0xba>
 800915c:	4b25      	ldr	r3, [pc, #148]	; (80091f4 <__swsetup_r+0xd4>)
 800915e:	429c      	cmp	r4, r3
 8009160:	d101      	bne.n	8009166 <__swsetup_r+0x46>
 8009162:	68ac      	ldr	r4, [r5, #8]
 8009164:	e7eb      	b.n	800913e <__swsetup_r+0x1e>
 8009166:	4b24      	ldr	r3, [pc, #144]	; (80091f8 <__swsetup_r+0xd8>)
 8009168:	429c      	cmp	r4, r3
 800916a:	bf08      	it	eq
 800916c:	68ec      	ldreq	r4, [r5, #12]
 800916e:	e7e6      	b.n	800913e <__swsetup_r+0x1e>
 8009170:	0758      	lsls	r0, r3, #29
 8009172:	d512      	bpl.n	800919a <__swsetup_r+0x7a>
 8009174:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009176:	b141      	cbz	r1, 800918a <__swsetup_r+0x6a>
 8009178:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800917c:	4299      	cmp	r1, r3
 800917e:	d002      	beq.n	8009186 <__swsetup_r+0x66>
 8009180:	4630      	mov	r0, r6
 8009182:	f7ff fb31 	bl	80087e8 <_free_r>
 8009186:	2300      	movs	r3, #0
 8009188:	6363      	str	r3, [r4, #52]	; 0x34
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	2300      	movs	r3, #0
 8009194:	6063      	str	r3, [r4, #4]
 8009196:	6923      	ldr	r3, [r4, #16]
 8009198:	6023      	str	r3, [r4, #0]
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	f043 0308 	orr.w	r3, r3, #8
 80091a0:	81a3      	strh	r3, [r4, #12]
 80091a2:	6923      	ldr	r3, [r4, #16]
 80091a4:	b94b      	cbnz	r3, 80091ba <__swsetup_r+0x9a>
 80091a6:	89a3      	ldrh	r3, [r4, #12]
 80091a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091b0:	d003      	beq.n	80091ba <__swsetup_r+0x9a>
 80091b2:	4621      	mov	r1, r4
 80091b4:	4630      	mov	r0, r6
 80091b6:	f000 fa09 	bl	80095cc <__smakebuf_r>
 80091ba:	89a0      	ldrh	r0, [r4, #12]
 80091bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091c0:	f010 0301 	ands.w	r3, r0, #1
 80091c4:	d00a      	beq.n	80091dc <__swsetup_r+0xbc>
 80091c6:	2300      	movs	r3, #0
 80091c8:	60a3      	str	r3, [r4, #8]
 80091ca:	6963      	ldr	r3, [r4, #20]
 80091cc:	425b      	negs	r3, r3
 80091ce:	61a3      	str	r3, [r4, #24]
 80091d0:	6923      	ldr	r3, [r4, #16]
 80091d2:	b943      	cbnz	r3, 80091e6 <__swsetup_r+0xc6>
 80091d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091d8:	d1ba      	bne.n	8009150 <__swsetup_r+0x30>
 80091da:	bd70      	pop	{r4, r5, r6, pc}
 80091dc:	0781      	lsls	r1, r0, #30
 80091de:	bf58      	it	pl
 80091e0:	6963      	ldrpl	r3, [r4, #20]
 80091e2:	60a3      	str	r3, [r4, #8]
 80091e4:	e7f4      	b.n	80091d0 <__swsetup_r+0xb0>
 80091e6:	2000      	movs	r0, #0
 80091e8:	e7f7      	b.n	80091da <__swsetup_r+0xba>
 80091ea:	bf00      	nop
 80091ec:	20000014 	.word	0x20000014
 80091f0:	08009c2c 	.word	0x08009c2c
 80091f4:	08009c4c 	.word	0x08009c4c
 80091f8:	08009c0c 	.word	0x08009c0c

080091fc <abort>:
 80091fc:	b508      	push	{r3, lr}
 80091fe:	2006      	movs	r0, #6
 8009200:	f000 fa54 	bl	80096ac <raise>
 8009204:	2001      	movs	r0, #1
 8009206:	f7f8 fd25 	bl	8001c54 <_exit>
	...

0800920c <__sflush_r>:
 800920c:	898a      	ldrh	r2, [r1, #12]
 800920e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009212:	4605      	mov	r5, r0
 8009214:	0710      	lsls	r0, r2, #28
 8009216:	460c      	mov	r4, r1
 8009218:	d458      	bmi.n	80092cc <__sflush_r+0xc0>
 800921a:	684b      	ldr	r3, [r1, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	dc05      	bgt.n	800922c <__sflush_r+0x20>
 8009220:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009222:	2b00      	cmp	r3, #0
 8009224:	dc02      	bgt.n	800922c <__sflush_r+0x20>
 8009226:	2000      	movs	r0, #0
 8009228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800922c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800922e:	2e00      	cmp	r6, #0
 8009230:	d0f9      	beq.n	8009226 <__sflush_r+0x1a>
 8009232:	2300      	movs	r3, #0
 8009234:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009238:	682f      	ldr	r7, [r5, #0]
 800923a:	602b      	str	r3, [r5, #0]
 800923c:	d032      	beq.n	80092a4 <__sflush_r+0x98>
 800923e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	075a      	lsls	r2, r3, #29
 8009244:	d505      	bpl.n	8009252 <__sflush_r+0x46>
 8009246:	6863      	ldr	r3, [r4, #4]
 8009248:	1ac0      	subs	r0, r0, r3
 800924a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800924c:	b10b      	cbz	r3, 8009252 <__sflush_r+0x46>
 800924e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009250:	1ac0      	subs	r0, r0, r3
 8009252:	2300      	movs	r3, #0
 8009254:	4602      	mov	r2, r0
 8009256:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009258:	6a21      	ldr	r1, [r4, #32]
 800925a:	4628      	mov	r0, r5
 800925c:	47b0      	blx	r6
 800925e:	1c43      	adds	r3, r0, #1
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	d106      	bne.n	8009272 <__sflush_r+0x66>
 8009264:	6829      	ldr	r1, [r5, #0]
 8009266:	291d      	cmp	r1, #29
 8009268:	d82c      	bhi.n	80092c4 <__sflush_r+0xb8>
 800926a:	4a2a      	ldr	r2, [pc, #168]	; (8009314 <__sflush_r+0x108>)
 800926c:	40ca      	lsrs	r2, r1
 800926e:	07d6      	lsls	r6, r2, #31
 8009270:	d528      	bpl.n	80092c4 <__sflush_r+0xb8>
 8009272:	2200      	movs	r2, #0
 8009274:	6062      	str	r2, [r4, #4]
 8009276:	04d9      	lsls	r1, r3, #19
 8009278:	6922      	ldr	r2, [r4, #16]
 800927a:	6022      	str	r2, [r4, #0]
 800927c:	d504      	bpl.n	8009288 <__sflush_r+0x7c>
 800927e:	1c42      	adds	r2, r0, #1
 8009280:	d101      	bne.n	8009286 <__sflush_r+0x7a>
 8009282:	682b      	ldr	r3, [r5, #0]
 8009284:	b903      	cbnz	r3, 8009288 <__sflush_r+0x7c>
 8009286:	6560      	str	r0, [r4, #84]	; 0x54
 8009288:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800928a:	602f      	str	r7, [r5, #0]
 800928c:	2900      	cmp	r1, #0
 800928e:	d0ca      	beq.n	8009226 <__sflush_r+0x1a>
 8009290:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009294:	4299      	cmp	r1, r3
 8009296:	d002      	beq.n	800929e <__sflush_r+0x92>
 8009298:	4628      	mov	r0, r5
 800929a:	f7ff faa5 	bl	80087e8 <_free_r>
 800929e:	2000      	movs	r0, #0
 80092a0:	6360      	str	r0, [r4, #52]	; 0x34
 80092a2:	e7c1      	b.n	8009228 <__sflush_r+0x1c>
 80092a4:	6a21      	ldr	r1, [r4, #32]
 80092a6:	2301      	movs	r3, #1
 80092a8:	4628      	mov	r0, r5
 80092aa:	47b0      	blx	r6
 80092ac:	1c41      	adds	r1, r0, #1
 80092ae:	d1c7      	bne.n	8009240 <__sflush_r+0x34>
 80092b0:	682b      	ldr	r3, [r5, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d0c4      	beq.n	8009240 <__sflush_r+0x34>
 80092b6:	2b1d      	cmp	r3, #29
 80092b8:	d001      	beq.n	80092be <__sflush_r+0xb2>
 80092ba:	2b16      	cmp	r3, #22
 80092bc:	d101      	bne.n	80092c2 <__sflush_r+0xb6>
 80092be:	602f      	str	r7, [r5, #0]
 80092c0:	e7b1      	b.n	8009226 <__sflush_r+0x1a>
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	e7ad      	b.n	8009228 <__sflush_r+0x1c>
 80092cc:	690f      	ldr	r7, [r1, #16]
 80092ce:	2f00      	cmp	r7, #0
 80092d0:	d0a9      	beq.n	8009226 <__sflush_r+0x1a>
 80092d2:	0793      	lsls	r3, r2, #30
 80092d4:	680e      	ldr	r6, [r1, #0]
 80092d6:	bf08      	it	eq
 80092d8:	694b      	ldreq	r3, [r1, #20]
 80092da:	600f      	str	r7, [r1, #0]
 80092dc:	bf18      	it	ne
 80092de:	2300      	movne	r3, #0
 80092e0:	eba6 0807 	sub.w	r8, r6, r7
 80092e4:	608b      	str	r3, [r1, #8]
 80092e6:	f1b8 0f00 	cmp.w	r8, #0
 80092ea:	dd9c      	ble.n	8009226 <__sflush_r+0x1a>
 80092ec:	6a21      	ldr	r1, [r4, #32]
 80092ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092f0:	4643      	mov	r3, r8
 80092f2:	463a      	mov	r2, r7
 80092f4:	4628      	mov	r0, r5
 80092f6:	47b0      	blx	r6
 80092f8:	2800      	cmp	r0, #0
 80092fa:	dc06      	bgt.n	800930a <__sflush_r+0xfe>
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009302:	81a3      	strh	r3, [r4, #12]
 8009304:	f04f 30ff 	mov.w	r0, #4294967295
 8009308:	e78e      	b.n	8009228 <__sflush_r+0x1c>
 800930a:	4407      	add	r7, r0
 800930c:	eba8 0800 	sub.w	r8, r8, r0
 8009310:	e7e9      	b.n	80092e6 <__sflush_r+0xda>
 8009312:	bf00      	nop
 8009314:	20400001 	.word	0x20400001

08009318 <_fflush_r>:
 8009318:	b538      	push	{r3, r4, r5, lr}
 800931a:	690b      	ldr	r3, [r1, #16]
 800931c:	4605      	mov	r5, r0
 800931e:	460c      	mov	r4, r1
 8009320:	b913      	cbnz	r3, 8009328 <_fflush_r+0x10>
 8009322:	2500      	movs	r5, #0
 8009324:	4628      	mov	r0, r5
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	b118      	cbz	r0, 8009332 <_fflush_r+0x1a>
 800932a:	6983      	ldr	r3, [r0, #24]
 800932c:	b90b      	cbnz	r3, 8009332 <_fflush_r+0x1a>
 800932e:	f000 f887 	bl	8009440 <__sinit>
 8009332:	4b14      	ldr	r3, [pc, #80]	; (8009384 <_fflush_r+0x6c>)
 8009334:	429c      	cmp	r4, r3
 8009336:	d11b      	bne.n	8009370 <_fflush_r+0x58>
 8009338:	686c      	ldr	r4, [r5, #4]
 800933a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d0ef      	beq.n	8009322 <_fflush_r+0xa>
 8009342:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009344:	07d0      	lsls	r0, r2, #31
 8009346:	d404      	bmi.n	8009352 <_fflush_r+0x3a>
 8009348:	0599      	lsls	r1, r3, #22
 800934a:	d402      	bmi.n	8009352 <_fflush_r+0x3a>
 800934c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800934e:	f000 f915 	bl	800957c <__retarget_lock_acquire_recursive>
 8009352:	4628      	mov	r0, r5
 8009354:	4621      	mov	r1, r4
 8009356:	f7ff ff59 	bl	800920c <__sflush_r>
 800935a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800935c:	07da      	lsls	r2, r3, #31
 800935e:	4605      	mov	r5, r0
 8009360:	d4e0      	bmi.n	8009324 <_fflush_r+0xc>
 8009362:	89a3      	ldrh	r3, [r4, #12]
 8009364:	059b      	lsls	r3, r3, #22
 8009366:	d4dd      	bmi.n	8009324 <_fflush_r+0xc>
 8009368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800936a:	f000 f908 	bl	800957e <__retarget_lock_release_recursive>
 800936e:	e7d9      	b.n	8009324 <_fflush_r+0xc>
 8009370:	4b05      	ldr	r3, [pc, #20]	; (8009388 <_fflush_r+0x70>)
 8009372:	429c      	cmp	r4, r3
 8009374:	d101      	bne.n	800937a <_fflush_r+0x62>
 8009376:	68ac      	ldr	r4, [r5, #8]
 8009378:	e7df      	b.n	800933a <_fflush_r+0x22>
 800937a:	4b04      	ldr	r3, [pc, #16]	; (800938c <_fflush_r+0x74>)
 800937c:	429c      	cmp	r4, r3
 800937e:	bf08      	it	eq
 8009380:	68ec      	ldreq	r4, [r5, #12]
 8009382:	e7da      	b.n	800933a <_fflush_r+0x22>
 8009384:	08009c2c 	.word	0x08009c2c
 8009388:	08009c4c 	.word	0x08009c4c
 800938c:	08009c0c 	.word	0x08009c0c

08009390 <std>:
 8009390:	2300      	movs	r3, #0
 8009392:	b510      	push	{r4, lr}
 8009394:	4604      	mov	r4, r0
 8009396:	e9c0 3300 	strd	r3, r3, [r0]
 800939a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800939e:	6083      	str	r3, [r0, #8]
 80093a0:	8181      	strh	r1, [r0, #12]
 80093a2:	6643      	str	r3, [r0, #100]	; 0x64
 80093a4:	81c2      	strh	r2, [r0, #14]
 80093a6:	6183      	str	r3, [r0, #24]
 80093a8:	4619      	mov	r1, r3
 80093aa:	2208      	movs	r2, #8
 80093ac:	305c      	adds	r0, #92	; 0x5c
 80093ae:	f7fd fb69 	bl	8006a84 <memset>
 80093b2:	4b05      	ldr	r3, [pc, #20]	; (80093c8 <std+0x38>)
 80093b4:	6263      	str	r3, [r4, #36]	; 0x24
 80093b6:	4b05      	ldr	r3, [pc, #20]	; (80093cc <std+0x3c>)
 80093b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80093ba:	4b05      	ldr	r3, [pc, #20]	; (80093d0 <std+0x40>)
 80093bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093be:	4b05      	ldr	r3, [pc, #20]	; (80093d4 <std+0x44>)
 80093c0:	6224      	str	r4, [r4, #32]
 80093c2:	6323      	str	r3, [r4, #48]	; 0x30
 80093c4:	bd10      	pop	{r4, pc}
 80093c6:	bf00      	nop
 80093c8:	080096e5 	.word	0x080096e5
 80093cc:	08009707 	.word	0x08009707
 80093d0:	0800973f 	.word	0x0800973f
 80093d4:	08009763 	.word	0x08009763

080093d8 <_cleanup_r>:
 80093d8:	4901      	ldr	r1, [pc, #4]	; (80093e0 <_cleanup_r+0x8>)
 80093da:	f000 b8af 	b.w	800953c <_fwalk_reent>
 80093de:	bf00      	nop
 80093e0:	08009319 	.word	0x08009319

080093e4 <__sfmoreglue>:
 80093e4:	b570      	push	{r4, r5, r6, lr}
 80093e6:	2268      	movs	r2, #104	; 0x68
 80093e8:	1e4d      	subs	r5, r1, #1
 80093ea:	4355      	muls	r5, r2
 80093ec:	460e      	mov	r6, r1
 80093ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093f2:	f7ff fa65 	bl	80088c0 <_malloc_r>
 80093f6:	4604      	mov	r4, r0
 80093f8:	b140      	cbz	r0, 800940c <__sfmoreglue+0x28>
 80093fa:	2100      	movs	r1, #0
 80093fc:	e9c0 1600 	strd	r1, r6, [r0]
 8009400:	300c      	adds	r0, #12
 8009402:	60a0      	str	r0, [r4, #8]
 8009404:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009408:	f7fd fb3c 	bl	8006a84 <memset>
 800940c:	4620      	mov	r0, r4
 800940e:	bd70      	pop	{r4, r5, r6, pc}

08009410 <__sfp_lock_acquire>:
 8009410:	4801      	ldr	r0, [pc, #4]	; (8009418 <__sfp_lock_acquire+0x8>)
 8009412:	f000 b8b3 	b.w	800957c <__retarget_lock_acquire_recursive>
 8009416:	bf00      	nop
 8009418:	200042ed 	.word	0x200042ed

0800941c <__sfp_lock_release>:
 800941c:	4801      	ldr	r0, [pc, #4]	; (8009424 <__sfp_lock_release+0x8>)
 800941e:	f000 b8ae 	b.w	800957e <__retarget_lock_release_recursive>
 8009422:	bf00      	nop
 8009424:	200042ed 	.word	0x200042ed

08009428 <__sinit_lock_acquire>:
 8009428:	4801      	ldr	r0, [pc, #4]	; (8009430 <__sinit_lock_acquire+0x8>)
 800942a:	f000 b8a7 	b.w	800957c <__retarget_lock_acquire_recursive>
 800942e:	bf00      	nop
 8009430:	200042ee 	.word	0x200042ee

08009434 <__sinit_lock_release>:
 8009434:	4801      	ldr	r0, [pc, #4]	; (800943c <__sinit_lock_release+0x8>)
 8009436:	f000 b8a2 	b.w	800957e <__retarget_lock_release_recursive>
 800943a:	bf00      	nop
 800943c:	200042ee 	.word	0x200042ee

08009440 <__sinit>:
 8009440:	b510      	push	{r4, lr}
 8009442:	4604      	mov	r4, r0
 8009444:	f7ff fff0 	bl	8009428 <__sinit_lock_acquire>
 8009448:	69a3      	ldr	r3, [r4, #24]
 800944a:	b11b      	cbz	r3, 8009454 <__sinit+0x14>
 800944c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009450:	f7ff bff0 	b.w	8009434 <__sinit_lock_release>
 8009454:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009458:	6523      	str	r3, [r4, #80]	; 0x50
 800945a:	4b13      	ldr	r3, [pc, #76]	; (80094a8 <__sinit+0x68>)
 800945c:	4a13      	ldr	r2, [pc, #76]	; (80094ac <__sinit+0x6c>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	62a2      	str	r2, [r4, #40]	; 0x28
 8009462:	42a3      	cmp	r3, r4
 8009464:	bf04      	itt	eq
 8009466:	2301      	moveq	r3, #1
 8009468:	61a3      	streq	r3, [r4, #24]
 800946a:	4620      	mov	r0, r4
 800946c:	f000 f820 	bl	80094b0 <__sfp>
 8009470:	6060      	str	r0, [r4, #4]
 8009472:	4620      	mov	r0, r4
 8009474:	f000 f81c 	bl	80094b0 <__sfp>
 8009478:	60a0      	str	r0, [r4, #8]
 800947a:	4620      	mov	r0, r4
 800947c:	f000 f818 	bl	80094b0 <__sfp>
 8009480:	2200      	movs	r2, #0
 8009482:	60e0      	str	r0, [r4, #12]
 8009484:	2104      	movs	r1, #4
 8009486:	6860      	ldr	r0, [r4, #4]
 8009488:	f7ff ff82 	bl	8009390 <std>
 800948c:	68a0      	ldr	r0, [r4, #8]
 800948e:	2201      	movs	r2, #1
 8009490:	2109      	movs	r1, #9
 8009492:	f7ff ff7d 	bl	8009390 <std>
 8009496:	68e0      	ldr	r0, [r4, #12]
 8009498:	2202      	movs	r2, #2
 800949a:	2112      	movs	r1, #18
 800949c:	f7ff ff78 	bl	8009390 <std>
 80094a0:	2301      	movs	r3, #1
 80094a2:	61a3      	str	r3, [r4, #24]
 80094a4:	e7d2      	b.n	800944c <__sinit+0xc>
 80094a6:	bf00      	nop
 80094a8:	08009890 	.word	0x08009890
 80094ac:	080093d9 	.word	0x080093d9

080094b0 <__sfp>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	4607      	mov	r7, r0
 80094b4:	f7ff ffac 	bl	8009410 <__sfp_lock_acquire>
 80094b8:	4b1e      	ldr	r3, [pc, #120]	; (8009534 <__sfp+0x84>)
 80094ba:	681e      	ldr	r6, [r3, #0]
 80094bc:	69b3      	ldr	r3, [r6, #24]
 80094be:	b913      	cbnz	r3, 80094c6 <__sfp+0x16>
 80094c0:	4630      	mov	r0, r6
 80094c2:	f7ff ffbd 	bl	8009440 <__sinit>
 80094c6:	3648      	adds	r6, #72	; 0x48
 80094c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094cc:	3b01      	subs	r3, #1
 80094ce:	d503      	bpl.n	80094d8 <__sfp+0x28>
 80094d0:	6833      	ldr	r3, [r6, #0]
 80094d2:	b30b      	cbz	r3, 8009518 <__sfp+0x68>
 80094d4:	6836      	ldr	r6, [r6, #0]
 80094d6:	e7f7      	b.n	80094c8 <__sfp+0x18>
 80094d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094dc:	b9d5      	cbnz	r5, 8009514 <__sfp+0x64>
 80094de:	4b16      	ldr	r3, [pc, #88]	; (8009538 <__sfp+0x88>)
 80094e0:	60e3      	str	r3, [r4, #12]
 80094e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094e6:	6665      	str	r5, [r4, #100]	; 0x64
 80094e8:	f000 f847 	bl	800957a <__retarget_lock_init_recursive>
 80094ec:	f7ff ff96 	bl	800941c <__sfp_lock_release>
 80094f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094f8:	6025      	str	r5, [r4, #0]
 80094fa:	61a5      	str	r5, [r4, #24]
 80094fc:	2208      	movs	r2, #8
 80094fe:	4629      	mov	r1, r5
 8009500:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009504:	f7fd fabe 	bl	8006a84 <memset>
 8009508:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800950c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009510:	4620      	mov	r0, r4
 8009512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009514:	3468      	adds	r4, #104	; 0x68
 8009516:	e7d9      	b.n	80094cc <__sfp+0x1c>
 8009518:	2104      	movs	r1, #4
 800951a:	4638      	mov	r0, r7
 800951c:	f7ff ff62 	bl	80093e4 <__sfmoreglue>
 8009520:	4604      	mov	r4, r0
 8009522:	6030      	str	r0, [r6, #0]
 8009524:	2800      	cmp	r0, #0
 8009526:	d1d5      	bne.n	80094d4 <__sfp+0x24>
 8009528:	f7ff ff78 	bl	800941c <__sfp_lock_release>
 800952c:	230c      	movs	r3, #12
 800952e:	603b      	str	r3, [r7, #0]
 8009530:	e7ee      	b.n	8009510 <__sfp+0x60>
 8009532:	bf00      	nop
 8009534:	08009890 	.word	0x08009890
 8009538:	ffff0001 	.word	0xffff0001

0800953c <_fwalk_reent>:
 800953c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009540:	4606      	mov	r6, r0
 8009542:	4688      	mov	r8, r1
 8009544:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009548:	2700      	movs	r7, #0
 800954a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800954e:	f1b9 0901 	subs.w	r9, r9, #1
 8009552:	d505      	bpl.n	8009560 <_fwalk_reent+0x24>
 8009554:	6824      	ldr	r4, [r4, #0]
 8009556:	2c00      	cmp	r4, #0
 8009558:	d1f7      	bne.n	800954a <_fwalk_reent+0xe>
 800955a:	4638      	mov	r0, r7
 800955c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009560:	89ab      	ldrh	r3, [r5, #12]
 8009562:	2b01      	cmp	r3, #1
 8009564:	d907      	bls.n	8009576 <_fwalk_reent+0x3a>
 8009566:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800956a:	3301      	adds	r3, #1
 800956c:	d003      	beq.n	8009576 <_fwalk_reent+0x3a>
 800956e:	4629      	mov	r1, r5
 8009570:	4630      	mov	r0, r6
 8009572:	47c0      	blx	r8
 8009574:	4307      	orrs	r7, r0
 8009576:	3568      	adds	r5, #104	; 0x68
 8009578:	e7e9      	b.n	800954e <_fwalk_reent+0x12>

0800957a <__retarget_lock_init_recursive>:
 800957a:	4770      	bx	lr

0800957c <__retarget_lock_acquire_recursive>:
 800957c:	4770      	bx	lr

0800957e <__retarget_lock_release_recursive>:
 800957e:	4770      	bx	lr

08009580 <__swhatbuf_r>:
 8009580:	b570      	push	{r4, r5, r6, lr}
 8009582:	460e      	mov	r6, r1
 8009584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009588:	2900      	cmp	r1, #0
 800958a:	b096      	sub	sp, #88	; 0x58
 800958c:	4614      	mov	r4, r2
 800958e:	461d      	mov	r5, r3
 8009590:	da08      	bge.n	80095a4 <__swhatbuf_r+0x24>
 8009592:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009596:	2200      	movs	r2, #0
 8009598:	602a      	str	r2, [r5, #0]
 800959a:	061a      	lsls	r2, r3, #24
 800959c:	d410      	bmi.n	80095c0 <__swhatbuf_r+0x40>
 800959e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095a2:	e00e      	b.n	80095c2 <__swhatbuf_r+0x42>
 80095a4:	466a      	mov	r2, sp
 80095a6:	f000 f903 	bl	80097b0 <_fstat_r>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	dbf1      	blt.n	8009592 <__swhatbuf_r+0x12>
 80095ae:	9a01      	ldr	r2, [sp, #4]
 80095b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095b8:	425a      	negs	r2, r3
 80095ba:	415a      	adcs	r2, r3
 80095bc:	602a      	str	r2, [r5, #0]
 80095be:	e7ee      	b.n	800959e <__swhatbuf_r+0x1e>
 80095c0:	2340      	movs	r3, #64	; 0x40
 80095c2:	2000      	movs	r0, #0
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	b016      	add	sp, #88	; 0x58
 80095c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080095cc <__smakebuf_r>:
 80095cc:	898b      	ldrh	r3, [r1, #12]
 80095ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095d0:	079d      	lsls	r5, r3, #30
 80095d2:	4606      	mov	r6, r0
 80095d4:	460c      	mov	r4, r1
 80095d6:	d507      	bpl.n	80095e8 <__smakebuf_r+0x1c>
 80095d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095dc:	6023      	str	r3, [r4, #0]
 80095de:	6123      	str	r3, [r4, #16]
 80095e0:	2301      	movs	r3, #1
 80095e2:	6163      	str	r3, [r4, #20]
 80095e4:	b002      	add	sp, #8
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	ab01      	add	r3, sp, #4
 80095ea:	466a      	mov	r2, sp
 80095ec:	f7ff ffc8 	bl	8009580 <__swhatbuf_r>
 80095f0:	9900      	ldr	r1, [sp, #0]
 80095f2:	4605      	mov	r5, r0
 80095f4:	4630      	mov	r0, r6
 80095f6:	f7ff f963 	bl	80088c0 <_malloc_r>
 80095fa:	b948      	cbnz	r0, 8009610 <__smakebuf_r+0x44>
 80095fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009600:	059a      	lsls	r2, r3, #22
 8009602:	d4ef      	bmi.n	80095e4 <__smakebuf_r+0x18>
 8009604:	f023 0303 	bic.w	r3, r3, #3
 8009608:	f043 0302 	orr.w	r3, r3, #2
 800960c:	81a3      	strh	r3, [r4, #12]
 800960e:	e7e3      	b.n	80095d8 <__smakebuf_r+0xc>
 8009610:	4b0d      	ldr	r3, [pc, #52]	; (8009648 <__smakebuf_r+0x7c>)
 8009612:	62b3      	str	r3, [r6, #40]	; 0x28
 8009614:	89a3      	ldrh	r3, [r4, #12]
 8009616:	6020      	str	r0, [r4, #0]
 8009618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800961c:	81a3      	strh	r3, [r4, #12]
 800961e:	9b00      	ldr	r3, [sp, #0]
 8009620:	6163      	str	r3, [r4, #20]
 8009622:	9b01      	ldr	r3, [sp, #4]
 8009624:	6120      	str	r0, [r4, #16]
 8009626:	b15b      	cbz	r3, 8009640 <__smakebuf_r+0x74>
 8009628:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800962c:	4630      	mov	r0, r6
 800962e:	f000 f8d1 	bl	80097d4 <_isatty_r>
 8009632:	b128      	cbz	r0, 8009640 <__smakebuf_r+0x74>
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	f023 0303 	bic.w	r3, r3, #3
 800963a:	f043 0301 	orr.w	r3, r3, #1
 800963e:	81a3      	strh	r3, [r4, #12]
 8009640:	89a0      	ldrh	r0, [r4, #12]
 8009642:	4305      	orrs	r5, r0
 8009644:	81a5      	strh	r5, [r4, #12]
 8009646:	e7cd      	b.n	80095e4 <__smakebuf_r+0x18>
 8009648:	080093d9 	.word	0x080093d9

0800964c <_malloc_usable_size_r>:
 800964c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009650:	1f18      	subs	r0, r3, #4
 8009652:	2b00      	cmp	r3, #0
 8009654:	bfbc      	itt	lt
 8009656:	580b      	ldrlt	r3, [r1, r0]
 8009658:	18c0      	addlt	r0, r0, r3
 800965a:	4770      	bx	lr

0800965c <_raise_r>:
 800965c:	291f      	cmp	r1, #31
 800965e:	b538      	push	{r3, r4, r5, lr}
 8009660:	4604      	mov	r4, r0
 8009662:	460d      	mov	r5, r1
 8009664:	d904      	bls.n	8009670 <_raise_r+0x14>
 8009666:	2316      	movs	r3, #22
 8009668:	6003      	str	r3, [r0, #0]
 800966a:	f04f 30ff 	mov.w	r0, #4294967295
 800966e:	bd38      	pop	{r3, r4, r5, pc}
 8009670:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009672:	b112      	cbz	r2, 800967a <_raise_r+0x1e>
 8009674:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009678:	b94b      	cbnz	r3, 800968e <_raise_r+0x32>
 800967a:	4620      	mov	r0, r4
 800967c:	f000 f830 	bl	80096e0 <_getpid_r>
 8009680:	462a      	mov	r2, r5
 8009682:	4601      	mov	r1, r0
 8009684:	4620      	mov	r0, r4
 8009686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800968a:	f000 b817 	b.w	80096bc <_kill_r>
 800968e:	2b01      	cmp	r3, #1
 8009690:	d00a      	beq.n	80096a8 <_raise_r+0x4c>
 8009692:	1c59      	adds	r1, r3, #1
 8009694:	d103      	bne.n	800969e <_raise_r+0x42>
 8009696:	2316      	movs	r3, #22
 8009698:	6003      	str	r3, [r0, #0]
 800969a:	2001      	movs	r0, #1
 800969c:	e7e7      	b.n	800966e <_raise_r+0x12>
 800969e:	2400      	movs	r4, #0
 80096a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80096a4:	4628      	mov	r0, r5
 80096a6:	4798      	blx	r3
 80096a8:	2000      	movs	r0, #0
 80096aa:	e7e0      	b.n	800966e <_raise_r+0x12>

080096ac <raise>:
 80096ac:	4b02      	ldr	r3, [pc, #8]	; (80096b8 <raise+0xc>)
 80096ae:	4601      	mov	r1, r0
 80096b0:	6818      	ldr	r0, [r3, #0]
 80096b2:	f7ff bfd3 	b.w	800965c <_raise_r>
 80096b6:	bf00      	nop
 80096b8:	20000014 	.word	0x20000014

080096bc <_kill_r>:
 80096bc:	b538      	push	{r3, r4, r5, lr}
 80096be:	4d07      	ldr	r5, [pc, #28]	; (80096dc <_kill_r+0x20>)
 80096c0:	2300      	movs	r3, #0
 80096c2:	4604      	mov	r4, r0
 80096c4:	4608      	mov	r0, r1
 80096c6:	4611      	mov	r1, r2
 80096c8:	602b      	str	r3, [r5, #0]
 80096ca:	f7f8 fab3 	bl	8001c34 <_kill>
 80096ce:	1c43      	adds	r3, r0, #1
 80096d0:	d102      	bne.n	80096d8 <_kill_r+0x1c>
 80096d2:	682b      	ldr	r3, [r5, #0]
 80096d4:	b103      	cbz	r3, 80096d8 <_kill_r+0x1c>
 80096d6:	6023      	str	r3, [r4, #0]
 80096d8:	bd38      	pop	{r3, r4, r5, pc}
 80096da:	bf00      	nop
 80096dc:	200042e8 	.word	0x200042e8

080096e0 <_getpid_r>:
 80096e0:	f7f8 baa0 	b.w	8001c24 <_getpid>

080096e4 <__sread>:
 80096e4:	b510      	push	{r4, lr}
 80096e6:	460c      	mov	r4, r1
 80096e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ec:	f000 f894 	bl	8009818 <_read_r>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	bfab      	itete	ge
 80096f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80096f6:	89a3      	ldrhlt	r3, [r4, #12]
 80096f8:	181b      	addge	r3, r3, r0
 80096fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80096fe:	bfac      	ite	ge
 8009700:	6563      	strge	r3, [r4, #84]	; 0x54
 8009702:	81a3      	strhlt	r3, [r4, #12]
 8009704:	bd10      	pop	{r4, pc}

08009706 <__swrite>:
 8009706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800970a:	461f      	mov	r7, r3
 800970c:	898b      	ldrh	r3, [r1, #12]
 800970e:	05db      	lsls	r3, r3, #23
 8009710:	4605      	mov	r5, r0
 8009712:	460c      	mov	r4, r1
 8009714:	4616      	mov	r6, r2
 8009716:	d505      	bpl.n	8009724 <__swrite+0x1e>
 8009718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800971c:	2302      	movs	r3, #2
 800971e:	2200      	movs	r2, #0
 8009720:	f000 f868 	bl	80097f4 <_lseek_r>
 8009724:	89a3      	ldrh	r3, [r4, #12]
 8009726:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800972a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800972e:	81a3      	strh	r3, [r4, #12]
 8009730:	4632      	mov	r2, r6
 8009732:	463b      	mov	r3, r7
 8009734:	4628      	mov	r0, r5
 8009736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800973a:	f000 b817 	b.w	800976c <_write_r>

0800973e <__sseek>:
 800973e:	b510      	push	{r4, lr}
 8009740:	460c      	mov	r4, r1
 8009742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009746:	f000 f855 	bl	80097f4 <_lseek_r>
 800974a:	1c43      	adds	r3, r0, #1
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	bf15      	itete	ne
 8009750:	6560      	strne	r0, [r4, #84]	; 0x54
 8009752:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009756:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800975a:	81a3      	strheq	r3, [r4, #12]
 800975c:	bf18      	it	ne
 800975e:	81a3      	strhne	r3, [r4, #12]
 8009760:	bd10      	pop	{r4, pc}

08009762 <__sclose>:
 8009762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009766:	f000 b813 	b.w	8009790 <_close_r>
	...

0800976c <_write_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4d07      	ldr	r5, [pc, #28]	; (800978c <_write_r+0x20>)
 8009770:	4604      	mov	r4, r0
 8009772:	4608      	mov	r0, r1
 8009774:	4611      	mov	r1, r2
 8009776:	2200      	movs	r2, #0
 8009778:	602a      	str	r2, [r5, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	f7f8 fa91 	bl	8001ca2 <_write>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_write_r+0x1e>
 8009784:	682b      	ldr	r3, [r5, #0]
 8009786:	b103      	cbz	r3, 800978a <_write_r+0x1e>
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	200042e8 	.word	0x200042e8

08009790 <_close_r>:
 8009790:	b538      	push	{r3, r4, r5, lr}
 8009792:	4d06      	ldr	r5, [pc, #24]	; (80097ac <_close_r+0x1c>)
 8009794:	2300      	movs	r3, #0
 8009796:	4604      	mov	r4, r0
 8009798:	4608      	mov	r0, r1
 800979a:	602b      	str	r3, [r5, #0]
 800979c:	f7f8 fa9d 	bl	8001cda <_close>
 80097a0:	1c43      	adds	r3, r0, #1
 80097a2:	d102      	bne.n	80097aa <_close_r+0x1a>
 80097a4:	682b      	ldr	r3, [r5, #0]
 80097a6:	b103      	cbz	r3, 80097aa <_close_r+0x1a>
 80097a8:	6023      	str	r3, [r4, #0]
 80097aa:	bd38      	pop	{r3, r4, r5, pc}
 80097ac:	200042e8 	.word	0x200042e8

080097b0 <_fstat_r>:
 80097b0:	b538      	push	{r3, r4, r5, lr}
 80097b2:	4d07      	ldr	r5, [pc, #28]	; (80097d0 <_fstat_r+0x20>)
 80097b4:	2300      	movs	r3, #0
 80097b6:	4604      	mov	r4, r0
 80097b8:	4608      	mov	r0, r1
 80097ba:	4611      	mov	r1, r2
 80097bc:	602b      	str	r3, [r5, #0]
 80097be:	f7f8 fa98 	bl	8001cf2 <_fstat>
 80097c2:	1c43      	adds	r3, r0, #1
 80097c4:	d102      	bne.n	80097cc <_fstat_r+0x1c>
 80097c6:	682b      	ldr	r3, [r5, #0]
 80097c8:	b103      	cbz	r3, 80097cc <_fstat_r+0x1c>
 80097ca:	6023      	str	r3, [r4, #0]
 80097cc:	bd38      	pop	{r3, r4, r5, pc}
 80097ce:	bf00      	nop
 80097d0:	200042e8 	.word	0x200042e8

080097d4 <_isatty_r>:
 80097d4:	b538      	push	{r3, r4, r5, lr}
 80097d6:	4d06      	ldr	r5, [pc, #24]	; (80097f0 <_isatty_r+0x1c>)
 80097d8:	2300      	movs	r3, #0
 80097da:	4604      	mov	r4, r0
 80097dc:	4608      	mov	r0, r1
 80097de:	602b      	str	r3, [r5, #0]
 80097e0:	f7f8 fa97 	bl	8001d12 <_isatty>
 80097e4:	1c43      	adds	r3, r0, #1
 80097e6:	d102      	bne.n	80097ee <_isatty_r+0x1a>
 80097e8:	682b      	ldr	r3, [r5, #0]
 80097ea:	b103      	cbz	r3, 80097ee <_isatty_r+0x1a>
 80097ec:	6023      	str	r3, [r4, #0]
 80097ee:	bd38      	pop	{r3, r4, r5, pc}
 80097f0:	200042e8 	.word	0x200042e8

080097f4 <_lseek_r>:
 80097f4:	b538      	push	{r3, r4, r5, lr}
 80097f6:	4d07      	ldr	r5, [pc, #28]	; (8009814 <_lseek_r+0x20>)
 80097f8:	4604      	mov	r4, r0
 80097fa:	4608      	mov	r0, r1
 80097fc:	4611      	mov	r1, r2
 80097fe:	2200      	movs	r2, #0
 8009800:	602a      	str	r2, [r5, #0]
 8009802:	461a      	mov	r2, r3
 8009804:	f7f8 fa90 	bl	8001d28 <_lseek>
 8009808:	1c43      	adds	r3, r0, #1
 800980a:	d102      	bne.n	8009812 <_lseek_r+0x1e>
 800980c:	682b      	ldr	r3, [r5, #0]
 800980e:	b103      	cbz	r3, 8009812 <_lseek_r+0x1e>
 8009810:	6023      	str	r3, [r4, #0]
 8009812:	bd38      	pop	{r3, r4, r5, pc}
 8009814:	200042e8 	.word	0x200042e8

08009818 <_read_r>:
 8009818:	b538      	push	{r3, r4, r5, lr}
 800981a:	4d07      	ldr	r5, [pc, #28]	; (8009838 <_read_r+0x20>)
 800981c:	4604      	mov	r4, r0
 800981e:	4608      	mov	r0, r1
 8009820:	4611      	mov	r1, r2
 8009822:	2200      	movs	r2, #0
 8009824:	602a      	str	r2, [r5, #0]
 8009826:	461a      	mov	r2, r3
 8009828:	f7f8 fa1e 	bl	8001c68 <_read>
 800982c:	1c43      	adds	r3, r0, #1
 800982e:	d102      	bne.n	8009836 <_read_r+0x1e>
 8009830:	682b      	ldr	r3, [r5, #0]
 8009832:	b103      	cbz	r3, 8009836 <_read_r+0x1e>
 8009834:	6023      	str	r3, [r4, #0]
 8009836:	bd38      	pop	{r3, r4, r5, pc}
 8009838:	200042e8 	.word	0x200042e8

0800983c <_init>:
 800983c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983e:	bf00      	nop
 8009840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009842:	bc08      	pop	{r3}
 8009844:	469e      	mov	lr, r3
 8009846:	4770      	bx	lr

08009848 <_fini>:
 8009848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800984a:	bf00      	nop
 800984c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800984e:	bc08      	pop	{r3}
 8009850:	469e      	mov	lr, r3
 8009852:	4770      	bx	lr
