Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src2_value_a3[24]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0090    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0637    0.0643    0.1018    0.1018 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0643    0.0000    0.1018 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1229    0.1079    0.1525    0.2543 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1079    0.0000    0.2543 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0352    0.0440    0.1155    0.3698 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0440    0.0000    0.3698 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0026    0.0293    0.1869    0.5567 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0293    0.0000    0.5567 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0728    0.1553    0.1599    0.7165 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.1553    0.0000    0.7165 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0026    0.0971    0.1519    0.8684 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.0971    0.0000    0.8684 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1903    0.3934    0.3393    1.2077 ^ place488/X (sky130_fd_sc_hd__buf_4)
             0.3934    0.0000    1.2077 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0061    0.0672    0.3231    1.5308 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.0672    0.0000    1.5308 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0017    0.0523    0.2474    1.7782 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.0523    0.0000    1.7782 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0023    0.0269    0.1004    1.8786 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0269    0.0000    1.8786 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0042    0.0460    0.1210    1.9996 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.0460    0.0000    1.9996 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0043    0.0976    0.1117    2.1113 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.0976    0.0000    2.1113 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0017    0.0261    0.0289    2.1402 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0261    0.0000    2.1402 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0098    0.0452    0.1710    2.3112 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.0452    0.0000    2.3112 v _09898_/B1_N (sky130_fd_sc_hd__a21boi_0)
   0.0046    0.0565    0.0899    2.4011 v _09898_/Y (sky130_fd_sc_hd__a21boi_0)
             0.0565    0.0000    2.4011 v _10251_/A1 (sky130_fd_sc_hd__o21a_1)
   0.0018    0.0225    0.1171    2.5182 v _10251_/X (sky130_fd_sc_hd__o21a_1)
             0.0225    0.0000    2.5182 v core.CPU_src2_value_a3[24]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 2.5182   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0090    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0637    0.0643    0.1018   11.1018 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0643    0.0000   11.1018 ^ clkbuf_3_4_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1039    0.0939    0.1420   11.2438 ^ clkbuf_3_4_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0939    0.0000   11.2438 ^ clkbuf_leaf_37_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0271    0.0380    0.1067   11.3505 ^ clkbuf_leaf_37_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0380    0.0000   11.3505 ^ core.CPU_src2_value_a3[24]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   11.3505   clock reconvergence pessimism
                      -0.0660   11.2845   library setup time
                                11.2845   data required time
-------------------------------------------------------------------------------
                                11.2845   data required time
                                -2.5182   data arrival time
-------------------------------------------------------------------------------
                                 8.7662   slack (MET)


