US	US	PRP	0
20070002691	20070002691	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11503162	11503162	CD	0
20060814	20060814	CD	0
11	11	CD	0
DE	DE	CD	B-NP
103	103	CD	0
28	28	CD	0
634.9	634.9	CD	0
20030626	20030626	CD	0
20060101	20060101	CD	0
A	A	DT	0
G	G	NNP	0
04	04	CD	0
C	C	NNP	0
21	21	CD	0
00	00	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
368072000	368072000	CD	0
977700000	977700000	CD	0
storage	storage	NN	B-NP
capacitor	capacitor	NNS	I-NP
buried	buried	VBN	I-NP
strap	strap	JJ	I-NP
contact	contact	NN	I-NP
and	and	CC	0
method	method	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
it	it	PRP	0
US	US	NNP	0
10875787	10875787	CD	0
20040625	20040625	CD	0
PENDING	PENDING	NNP	0
US	US	NNP	0
11503162	11503162	CD	0
A1	A1	CD	0
20060814	20060814	CD	0
Voigt	Voigt	NNP	0
Peter	Peter	NNP	0
Hallbergmoos	Hallbergmoos	UH	B-NP
DE	DE	UH	I-NP
Olching	Olching	UH	B-NP
DE	DE	UH	I-NP
1650	1650	CD	0
tyson	tyson	NNP	B-NP
BOULEVARD	BOULEVARD	NNP	0
SUITE	SUITE	NNP	0
300	300	CD	0
MCLEAN	MCLEAN	NNP	B-NP
VA	VA	NNP	I-NP
22102	22102	CD	0
US	US	NNP	0
A	A	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
between	between	IN	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
trench	trench	JJ	I-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
the	the	DT	0
subsequently	subsequently	RB	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
formed	formed	VBN	I-NP
selection	selection	NN	I-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
fabricated	fabricated	VBN	0
such	such	JJ	0
that	that	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
etched	etched	VBN	0
back	back	RP	0
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
the	the	DT	0
uncovered	uncovered	JJ	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
removed	removed	VBN	0
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
define	define	VB	0
the	the	DT	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
area	area	NN	0
.	.	.	0
A	A	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
subsequently	subsequently	RB	0
deposited	deposited	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
and	and	CC	0
the	the	DT	0
uncovered	uncovered	JJ	0
trench	trench	NN	0
wall	wall	NN	0
and	and	CC	0
thus	thus	RB	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
spacer	spacer	JJ	B-NP
layer	layer	NN	I-NP
with	with	IN	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
.	.	.	0
Finally	Finally	RB	0
,	,	,	0
the	the	DT	0
uncovered	uncovered	JJ	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
removed	removed	VBN	0
above	above	IN	0
the	the	DT	0
inner	inner	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
trench	trench	NN	0
is	is	VBZ	0
filled	filled	VBN	0
with	with	IN	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
fabricate	fabricate	VB	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
This	This	DT	0
application	application	NN	0
claims	claims	VBZ	0
the	the	DT	0
benefit	benefit	NN	0
of	of	IN	0
priority	priority	NN	0
to	to	TO	0
German	German	NNP	0
Application	Application	NNP	0
No.	No.	NNP	0
103	103	CD	0
28	28	CD	0
634.9	634.9	CD	0
,	,	,	0
filed	filed	VBN	0
in	in	IN	0
the	the	DT	0
German	German	JJ	0
language	language	NN	0
on	on	IN	0
Jun.	Jun.	CD	0
26	26	CD	0
,	,	,	0
2003	2003	CD	0
,	,	,	0
the	the	DT	0
contents	contents	NNS	0
of	of	IN	0
which	which	WDT	0
are	are	VBP	0
hereby	hereby	VBN	0
incorporated	incorporated	VBN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
a	a	DT	0
method	method	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
between	between	IN	0
a	a	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
selection	selection	NN	I-NP
transistor	transistor	NN	I-NP
and	and	CC	0
to	to	TO	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
having	having	VBG	0
such	such	PDT	0
a	a	DT	0
construction	construction	NN	B-NP
.	.	.	0
In	In	IN	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
,	,	,	0
in	in	IN	0
particular	particular	JJ	0
dynamic	dynamic	JJ	B-NP
random	random	JJ	I-NP
access	access	NN	I-NP
memory	memory	NN	I-NP
(	(	-LRB-	0
DRAM	DRAM	NNP	B-NP
memories	memories	NNS	0
)	)	-RRB-	0
,	,	,	0
capacitor	capacitor	NN	B-NP
are	are	VBP	0
generally	generally	RB	0
used	used	VBN	0
for	for	IN	0
storing	storing	JJ	0
charge	charge	NN	0
.	.	.	0
A	A	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
a	a	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
and	and	CC	0
a	a	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
,	,	,	0
the	the	DT	0
information	information	NN	B-NP
item	item	NN	I-NP
being	being	VBG	0
stored	stored	VBN	0
in	in	IN	0
the	the	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
in	in	IN	0
the	the	DT	0
form	form	NN	0
of	of	IN	0
electrical	electrical	JJ	B-NP
charge	charge	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
a	a	DT	0
DRAM	DRAM	NNP	B-NP
memory	memory	NN	I-NP
has	has	VBZ	0
a	a	DT	0
matrix	matrix	NN	B-NP
of	of	IN	0
such	such	JJ	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cells	cells	NNS	0
which	which	WDT	0
are	are	VBP	0
connected	connected	VBN	0
up	up	RP	0
in	in	IN	0
the	the	DT	0
form	form	NN	0
of	of	IN	0
rows	rows	NNS	0
and	and	CC	0
columns	columns	NNS	0
.	.	.	0
The	The	DT	0
row	row	NN	0
connections	connections	NNS	0
are	are	VBP	0
usually	usually	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
word	word	NN	B-NP
line	line	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
column	column	NN	0
connections	connections	NNS	0
as	as	IN	0
bit	bit	NN	0
lines	lines	NNS	0
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
in	in	IN	0
the	the	DT	0
individual	individual	JJ	B-NP
dram	dram	NN	I-NP
memory	memory	NN	I-NP
cell	cell	NN	I-NP
are	are	VBP	0
in	in	IN	0
this	this	DT	0
case	case	NN	0
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
another	another	DT	0
such	such	JJ	0
that	that	IN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
event	event	NN	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBZ	I-NP
being	being	VBG	0
driven	driven	VBN	0
via	via	IN	0
a	a	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
,	,	,	0
the	the	DT	0
charge	charge	NN	0
of	of	IN	0
the	the	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
can	can	MD	0
be	be	VB	0
read	read	VBN	0
in	in	IN	0
and	and	CC	0
out	out	RB	0
via	via	IN	0
a	a	DT	0
bit	bit	NN	0
line	line	NN	0
.	.	.	0
A	A	DT	0
main	main	JJ	0
focus	focus	NN	0
in	in	IN	0
the	the	DT	0
technological	technological	JJ	B-NP
development	development	NN	I-NP
of	of	IN	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cells	cells	NNS	0
is	is	VBZ	0
the	the	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
A	A	DT	0
storage	storage	NN	B-NP
capacitance	capacitance	NN	I-NP
of	of	IN	0
20	20	CD	0
to	to	TO	0
50	50	CD	0
fF	fF	NN	B-NP
is	is	VBZ	0
necessary	necessary	JJ	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
obtain	obtain	VB	0
a	a	DT	0
sufficient	sufficient	JJ	0
read	read	JJ	0
signal	signal	NN	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
achieve	achieve	VB	0
such	such	PDT	0
a	a	DT	0
storage	storage	NN	B-NP
capacitance	capacitance	NN	I-NP
in	in	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
a	a	DT	0
continually	continually	RB	0
decreasing	decreasing	VBG	B-NP
cell	cell	NN	I-NP
area	area	NN	I-NP
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
,	,	,	0
use	use	NN	0
is	is	VBZ	0
made	made	VBN	0
of	of	IN	0
so-called	so-called	JJ	0
trench	trench	NN	B-NP
capacitor	capacitor	NN	I-NP
which	which	WDT	0
utilize	utilize	VBZ	0
the	the	DT	0
third	third	JJ	0
dimension	dimension	NN	0
.	.	.	0
trench	trench	NN	B-NP
capacitor	capacitor	NN	I-NP
are	are	VBP	0
usually	usually	RB	0
fabricated	fabricated	VBN	0
such	such	PDT	0
that	that	DT	0
deep	deep	JJ	0
trenches	trenches	NNS	0
are	are	VBP	0
etched	etched	VBN	0
into	into	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NNS	0
and	and	CC	0
are	are	VBP	0
then	then	RB	0
filled	filled	VBN	0
with	with	IN	0
a	a	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
a	a	DT	0
first	first	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
the	the	DT	0
so-called	so-called	JJ	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
generally	generally	RB	0
an	an	DT	0
n+-doped	n+-doped	JJ	0
polysilicon	polysilicon	NN	0
filling	filling	VBG	0
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
also	also	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
buried	buried	JJ	0
plate	plate	NN	0
,	,	,	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	VBD	0
e.g.	e.g.	CD	0
by	by	IN	0
n-type	n-type	JJ	B-NP
outdiffusion	outdiffusion	NN	I-NP
doping	doping	JJ	0
atoms	atoms	NNS	0
of	of	IN	0
a	a	DT	0
dopant	dopant	JJ	B-NP
source	source	NN	I-NP
around	around	IN	0
the	the	DT	0
lower	lower	JJR	0
section	section	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
is	is	VBZ	0
then	then	RB	0
usually	usually	RB	0
produced	produced	VBN	0
as	as	IN	0
a	a	DT	0
planar	planar	JJ	B-NP
field-effect	field-effect	JJ	I-NP
transistor	transistor	NN	I-NP
beside	beside	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
has	has	VBZ	0
two	two	CD	0
highly	highly	RB	0
doped	doped	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
,	,	,	0
which	which	WDT	0
form	form	VBP	0
the	the	DT	0
source-drain	source-drain	JJ	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
are	are	VBP	0
separated	separated	VBN	0
by	by	IN	0
a	a	DT	0
channel	channel	NN	0
region	region	NN	0
,	,	,	0
one	one	CD	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
being	being	VBG	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
bit	bit	NN	0
line	line	NN	0
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
.	.	.	0
By	By	IN	0
contrast	contrast	NN	0
,	,	,	0
the	the	DT	0
other	other	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
via	via	IN	0
a	a	DT	0
capacitor	capacitor	JJ	B-NP
connection	connection	NN	I-NP
region	region	NN	I-NP
,	,	,	0
the	the	DT	0
so-called	so-called	JJ	0
buried	buried	JJ	0
strap	strap	NN	0
.	.	.	0
The	The	DT	0
channel	channel	NN	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
furthermore	furthermore	RB	0
isolated	isolated	VBN	0
by	by	IN	0
means	means	NNS	0
of	of	IN	0
a	a	DT	0
gate	gate	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
from	from	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NNS	0
layer	layer	VBP	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
.	.	.	0
A	A	DT	0
read-in	read-in	JJ	0
and	and	CC	0
read-out	read-out	JJ	0
operation	operation	NN	0
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
such	such	JJ	0
that	that	IN	0
,	,	,	0
as	as	IN	0
a	a	DT	0
result	result	NN	0
of	of	IN	0
the	the	DT	0
application	application	NN	0
of	of	IN	0
a	a	DT	0
voltage	voltage	NN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
layer	layer	NN	0
,	,	,	0
a	a	DT	0
current-conducting	current-conducting	JJ	0
channel	channel	NN	0
is	is	VBZ	0
produced	produced	VBN	0
between	between	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
source/drain	source/drain	NN	I-NP
electrode	electrode	NN	I-NP
,	,	,	0
so	so	RB	0
that	that	IN	0
information	information	NN	0
in	in	IN	0
the	the	DT	0
form	form	NN	0
of	of	IN	0
charge	charge	NN	0
can	can	MD	0
be	be	VB	0
read	read	VBN	0
into	into	IN	0
and	and	CC	0
out	out	RB	0
of	of	IN	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
via	via	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
The	The	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
between	between	IN	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
source	source	NN	B-NP
/	/	CD	I-NP
drain	drain	NN	I-NP
electrode	electrode	NN	I-NP
is	is	VBZ	0
generally	generally	RB	0
fabricated	fabricated	VBN	0
such	such	JJ	0
that	that	IN	0
the	the	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
filling	filling	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
surrounded	surrounded	VBN	0
by	by	IN	0
an	an	DT	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
generally	generally	RB	0
an	an	DT	0
SiO2	SiO2	JJ	B-NP
layer	layer	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
upper	upper	JJ	0
trench	trench	NN	0
region	region	NN	0
,	,	,	0
is	is	VBZ	0
etched	etched	VBN	0
back	back	RP	0
into	into	IN	0
the	the	DT	0
trench	trench	NN	0
.	.	.	0
Afterward	Afterward	RB	0
,	,	,	0
the	the	DT	0
uncovered	uncovered	JJ	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
removed	removed	VBN	0
from	from	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
and	and	CC	0
an	an	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
deposition	deposition	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
is	is	VBZ	0
then	then	RB	0
performed	performed	VBN	0
again	again	RB	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
fabricate	fabricate	VB	0
a	a	DT	0
contact	contact	NN	B-NP
area	area	NN	I-NP
between	between	IN	0
the	the	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
filling	filling	VBG	0
of	of	IN	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
adjoining	adjoining	JJ	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
,	,	,	0
in	in	IN	0
which	which	WDT	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NNS	I-NP
diffusion	diffusion	JJ	I-NP
region	region	NN	I-NP
are	are	VBP	0
subsequently	subsequently	RB	0
embodied	embodied	VBN	0
.	.	.	0
After	After	IN	0
the	the	DT	0
removal	removal	NN	0
of	of	IN	0
the	the	DT	0
uncovered	uncovered	JJ	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
and	and	CC	0
before	before	IN	0
the	the	DT	0
filling	filling	VBG	0
with	with	IN	0
the	the	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
a	a	DT	0
thin	thin	JJ	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
preferably	preferably	RB	0
Si3N4	Si3N4	CD	0
,	,	,	0
is	is	VBZ	0
applied	applied	VBN	0
.	.	.	0
Said	Said	VBD	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
serves	serves	VBZ	0
as	as	IN	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
the	the	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
from	from	IN	0
coming	coming	VBG	0
into	into	IN	0
contact	contact	NN	0
with	with	IN	0
the	the	DT	0
monocrystalline	monocrystalline	JJ	B-NP
substrate	substrate	NN	I-NP
during	during	IN	0
the	the	DT	0
filling	filling	VBG	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
which	which	WDT	0
would	would	MD	0
lead	lead	VB	0
to	to	TO	0
undesirable	undesirable	JJ	0
recrystallization	recrystallization	NN	B-NP
of	of	IN	0
and	and	CC	0
thus	thus	RB	0
damage	damage	NN	0
to	to	TO	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
,	,	,	0
which	which	WDT	0
would	would	MD	0
then	then	RB	0
provide	provide	VB	0
for	for	IN	0
a	a	DT	0
high	high	JJ	0
resistance	resistance	NN	0
in	in	IN	0
this	this	DT	0
region	region	NN	0
that	that	WDT	0
is	is	VBZ	0
utilized	utilized	VBN	0
as	as	IN	0
a	a	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
diffusion	diffusion	JJ	I-NP
zone	zone	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
turn	turn	NN	0
is	is	VBZ	0
thin	thin	JJ	0
enough	enough	JJ	0
to	to	TO	0
enable	enable	VB	0
tunneling	tunneling	VBN	0
of	of	IN	0
charge	charge	NN	B-NP
carrier	carrier	NN	I-NP
and	and	CC	0
thus	thus	RB	0
an	an	DT	0
exchange	exchange	NN	0
of	of	IN	0
charge	charge	NN	0
between	between	IN	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
source/drain	source/drain	NN	I-NP
electrode	electrode	NN	I-NP
via	via	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
The	The	DT	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
between	between	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
storage	storage	NN	I-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
adjoining	adjoining	JJ	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
diffusion	diffusion	JJ	I-NP
zone	zone	NN	I-NP
constitutes	constitutes	VBZ	0
an	an	DT	0
ever	ever	RB	0
greater	greater	JJR	0
problem	problem	NN	0
,	,	,	0
however	however	RB	0
,	,	,	0
on	on	IN	0
account	account	NN	0
of	of	IN	0
the	the	DT	0
increasing	increasing	VBG	0
structural	structural	JJ	B-NP
miniaturization	miniaturization	NN	I-NP
.	.	.	0
Since	Since	IN	0
the	the	DT	0
previous	previous	JJ	0
process	process	NN	B-NP
control	control	NN	I-NP
means	means	VBZ	0
that	that	IN	0
,	,	,	0
during	during	IN	0
the	the	DT	0
formation	formation	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
also	also	RB	0
inevitably	inevitably	RB	0
formed	formed	VBN	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
the	the	DT	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
is	is	VBZ	0
very	very	RB	0
high	high	JJ	0
on	on	IN	0
account	account	NN	0
of	of	IN	0
the	the	DT	0
intervening	intervening	JJ	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
particularly	particularly	RB	0
at	at	IN	0
low	low	JJ	0
temperatures	temperatures	NNS	0
of	of	IN	0
10	10	CD	0
or	or	CC	0
less	less	JJR	0
.	.	.	0
In	In	IN	0
previous	previous	JJ	0
generations	generations	NNS	0
of	of	IN	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cells	cells	NNS	0
,	,	,	0
this	this	DT	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
was	was	VBD	0
still	still	RB	0
acceptable	acceptable	JJ	0
owing	owing	NN	0
to	to	TO	0
the	the	DT	0
low	low	JJ	0
speed	speed	NN	B-NP
requirement	requirement	NN	I-NP
and	and	CC	0
the	the	DT	0
large	large	JJ	0
cross	cross	NN	B-NP
section	section	NN	I-NP
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
in	in	IN	0
the	the	DT	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
the	the	DT	0
further	further	JJ	0
increasing	increasing	JJ	0
constriction	constriction	NN	B-NP
of	of	IN	0
the	the	DT	0
upper	upper	JJ	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
thus	thus	RB	0
of	of	IN	0
the	the	DT	0
cross	cross	JJ	0
section	section	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
there	there	EX	0
is	is	VBZ	0
the	the	DT	0
risk	risk	NN	0
,	,	,	0
however	however	RB	0
,	,	,	0
that	that	DT	0
enough	enough	JJ	0
charge	charge	NN	0
will	will	MD	0
no	no	RB	0
longer	longer	RB	0
be	be	VB	0
able	able	JJ	0
to	to	TO	0
flow	flow	VB	0
into	into	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
,	,	,	0
which	which	WDT	0
may	may	MD	0
lead	lead	VB	0
to	to	TO	0
a	a	DT	0
failure	failure	NN	0
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
provides	provides	VBZ	0
an	an	DT	0
improved	improved	JJ	0
structure	structure	NN	0
of	of	IN	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
for	for	IN	0
a	a	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
of	of	IN	0
a	a	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
and	and	CC	0
a	a	DT	0
method	method	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
it	it	PRP	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
distinguished	distinguished	VBN	0
by	by	IN	0
a	a	DT	0
reduced	reduced	JJ	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
.	.	.	0
According	According	VBG	0
to	to	TO	0
one	one	CD	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
,	,	,	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
between	between	IN	0
a	a	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
trench	trench	JJ	I-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
the	the	DT	0
subsequently	subsequently	RB	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
formed	formed	VBN	I-NP
selection	selection	NN	I-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
fabricated	fabricated	VBN	0
in	in	IN	0
such	such	PDT	0
a	a	DT	0
way	way	NN	0
that	that	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
etched	etched	VBN	0
back	back	RP	0
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
and	and	CC	0
then	then	RB	0
the	the	DT	0
uncovered	uncovered	JJ	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
removed	removed	VBN	0
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
define	define	VB	0
the	the	DT	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
therein	therein	NN	0
.	.	.	0
Afterward	Afterward	RB	0
,	,	,	0
a	a	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
cover	cover	VB	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
and	and	CC	0
the	the	DT	0
uncovered	uncovered	JJ	0
trench	trench	NN	0
wall	wall	NN	0
and	and	CC	0
thus	thus	RB	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
spacer	spacer	JJ	B-NP
layer	layer	NN	I-NP
with	with	IN	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
and	and	CC	0
the	the	DT	0
uncovered	uncovered	JJ	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
removed	removed	VBN	0
above	above	IN	0
the	the	DT	0
inner	inner	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
.	.	.	0
Finally	Finally	RB	0
,	,	,	0
the	the	DT	0
trench	trench	NN	0
is	is	VBZ	0
filled	filled	VBN	0
with	with	IN	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
fabricate	fabricate	VB	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
Removing	Removing	VBG	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
and	and	CC	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
reduces	reduces	VBZ	0
the	the	DT	0
resistance	resistance	NN	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
material	material	NN	0
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
thus	thus	RB	0
affords	affords	VB	0
the	the	DT	0
possibility	possibility	NN	0
of	of	IN	0
conducting	conducting	VBG	0
sufficient	sufficient	JJ	0
charge	charge	NN	0
from	from	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
via	via	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
into	into	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
storage	storage	NN	I-NP
electrode	electrode	NN	I-NP
and	and	CC	0
thus	thus	RB	0
of	of	IN	0
avoiding	avoiding	VBG	0
a	a	DT	0
failure	failure	NN	0
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
.	.	.	0
In	In	IN	0
accordance	accordance	NN	0
with	with	IN	0
a	a	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NN	0
,	,	,	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
is	is	VBZ	0
a	a	DT	0
silicon	silicon	NN	0
substrate	substrate	NN	0
,	,	,	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
polysilicon	polysilicon	NN	B-NP
and	and	CC	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
an	an	DT	0
Si3N4	Si3N4	JJ	B-NP
layer	layer	NN	0
.	.	.	0
This	This	DT	0
material	material	NN	0
design	design	NN	0
ensures	ensures	VBZ	0
a	a	DT	0
particularly	particularly	RB	0
low	low	JJ	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
via	via	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferred	preferred	VBN	0
in	in	IN	0
this	this	DT	0
case	case	NN	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
with	with	IN	0
a	a	DT	0
layer	layer	NN	B-NP
thickness	thickness	NN	I-NP
of	of	IN	0
approximately	approximately	RB	0
1	1	CD	0
nm	nm	NN	B-NP
,	,	,	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
Si3N4	Si3N4	JJ	B-NP
layer	layer	NN	0
remaining	remaining	VBG	0
at	at	IN	0
the	the	DT	0
interface	interface	NN	0
between	between	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	NNS	0
and	and	CC	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
provides	provides	VBZ	0
for	for	IN	0
a	a	DT	0
reliable	reliable	JJ	0
blocking	blocking	VBG	B-NP
effect	effect	NN	I-NP
and	and	CC	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
for	for	IN	0
adequate	adequate	JJ	0
tunneling	tunneling	NN	0
and	and	CC	0
thus	thus	RB	0
a	a	DT	0
sufficient	sufficient	JJ	0
charge	charge	NN	B-NP
carrier	carrier	NN	I-NP
flow	flow	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
furthermore	furthermore	RB	0
preferred	preferred	VBN	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
spacer	spacer	JJ	B-NP
layer	layer	NN	I-NP
for	for	IN	0
the	the	DT	0
removal	removal	NN	0
of	of	IN	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
on	on	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
in	in	IN	0
a	a	DT	0
self-aligning	self-aligning	JJ	0
manner	manner	NN	0
such	such	JJ	0
that	that	IN	0
a	a	DT	0
layer	layer	NN	0
with	with	IN	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
in	in	IN	0
large-area	large-area	JJ	B-NP
fashion	fashion	NN	I-NP
and	and	CC	0
the	the	DT	0
layer	layer	NN	0
is	is	VBZ	0
essentially	essentially	RB	0
removed	removed	VBN	0
again	again	RB	0
from	from	IN	0
the	the	DT	0
horizontal	horizontal	JJ	B-NP
area	area	NN	I-NP
by	by	IN	0
anisotropic	anisotropic	JJ	B-NP
etching	etching	NN	I-NP
,	,	,	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
trench	trench	JJ	0
bottom	bottom	NN	0
is	is	VBZ	0
uncovered	uncovered	VBN	0
.	.	.	0
This	This	DT	0
procedure	procedure	NN	0
subsequently	subsequently	RB	0
enables	enables	VBZ	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
to	to	TO	0
be	be	VB	0
removed	removed	VBN	0
simply	simply	RB	0
and	and	CC	0
cost-effectively	cost-effectively	JJ	0
from	from	IN	0
the	the	DT	0
trench	trench	JJ	0
bottom	bottom	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
preferably	preferably	RB	0
to	to	TO	0
be	be	VB	0
concomitantly	concomitantly	RB	0
removed	removed	VBN	0
straight	straight	RB	0
away	away	RB	0
during	during	IN	0
the	the	DT	0
anisotropic	anisotropic	JJ	0
etching-back	etching-back	NN	0
of	of	IN	0
the	the	DT	0
spacer	spacer	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
save	save	VB	0
a	a	DT	0
further	further	JJ	0
process	process	NN	B-NP
step	step	NN	I-NP
and	and	CC	0
thus	thus	RB	0
to	to	TO	0
enable	enable	VB	0
a	a	DT	0
particularly	particularly	RB	0
cost-effective	cost-effective	JJ	B-NP
fabrication	fabrication	NN	I-NP
.	.	.	0
The	The	DT	0
invention	invention	NN	0
is	is	VBZ	0
explained	explained	VBN	0
in	in	IN	0
more	more	JJR	0
detail	detail	NN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
,	,	,	0
in	in	IN	0
which	which	WDT	0
:	:	:	0
FIG.	FIG.	CD	0
1	1	CD	0
shows	shows	NNS	0
a	a	DT	0
circuit	circuit	NN	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
shows	shows	NNS	0
a	a	DT	0
diagrammatic	diagrammatic	JJ	B-NP
cross	cross	NN	I-NP
section	section	NN	I-NP
through	through	IN	0
a	a	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
with	with	IN	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
shows	shows	NNS	0
a	a	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
the	the	DT	0
standard	standard	JJ	0
DRAM	DRAM	NNP	0
process	process	NN	0
sequence	sequence	NN	0
.	.	.	0
The	The	DT	0
invention	invention	NN	0
is	is	VBZ	0
explained	explained	VBN	0
on	on	IN	0
the	the	DT	0
basis	basis	NN	0
of	of	IN	0
the	the	DT	0
fabrication	fabrication	NN	0
of	of	IN	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
in	in	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
a	a	DT	0
process	process	NN	B-NP
sequence	sequence	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
silicon-based	silicon-based	JJ	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cells	cells	NNS	0
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
with	with	IN	0
buried	buried	JJ	0
strap	strap	JJ	0
contents	contents	NNS	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
can	can	MD	0
also	also	RB	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
other	other	JJ	0
large	large	JJ	0
scale	scale	NN	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
requiring	requiring	VBG	B-NP
storage	storage	NN	I-NP
capacitance	capacitance	NN	I-NP
.	.	.	0
The	The	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
are	are	VBP	0
preferably	preferably	RB	0
formed	formed	VBN	0
using	using	VBG	0
planar	planar	JJ	B-NP
technology	technology	NN	I-NP
,	,	,	0
comprising	comprising	VBG	0
a	a	DT	0
sequence	sequence	NN	0
of	of	IN	0
individual	individual	JJ	B-NP
process	process	NN	I-NP
that	that	IN	0
each	each	DT	0
act	act	NN	0
over	over	IN	0
the	the	DT	0
whole	whole	JJ	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
wafer	wafer	JJ	0
surface	surface	NN	0
,	,	,	0
a	a	DT	0
local	local	JJ	0
alteration	alteration	NN	0
of	of	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBZ	0
being	being	VBG	0
carried	carried	VBN	0
out	out	RP	0
in	in	IN	0
a	a	DT	0
targeted	targeted	JJ	0
manner	manner	NN	0
by	by	IN	0
means	means	NNS	0
of	of	IN	0
a	a	DT	0
suitable	suitable	JJ	0
masking	masking	JJ	0
step	step	NN	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
a	a	DT	0
multiplicity	multiplicity	NN	0
of	of	IN	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
with	with	IN	0
corresponding	corresponding	JJ	0
trench	trench	NN	B-NP
capacitor	capacitor	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
simultaneously	simultaneously	RB	0
during	during	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
fabrication	fabrication	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
text	text	NN	0
below	below	RB	0
,	,	,	0
however	however	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
illustrated	illustrated	VBN	0
only	only	RB	0
with	with	IN	0
regard	regard	NN	0
to	to	TO	0
the	the	DT	0
formation	formation	NN	0
of	of	IN	0
an	an	DT	0
individual	individual	JJ	B-NP
trench	trench	NN	I-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
DRAM	DRAM	NNP	0
memories	memories	NNS	0
predominantly	predominantly	RB	0
use	use	VB	0
the	the	DT	0
one-transistor	one-transistor	JJ	B-NP
cell	cell	NN	I-NP
concept	concept	NN	I-NP
,	,	,	0
the	the	DT	0
circuit	circuit	NN	B-NP
diagram	diagram	NN	I-NP
of	of	IN	0
which	which	WDT	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
These	These	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
comprise	comprise	VBP	0
a	a	DT	0
storage	storage	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
and	and	CC	0
a	a	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
is	is	VBZ	0
preferably	preferably	RB	0
constructed	constructed	VBN	0
as	as	IN	0
a	a	DT	0
field-effect	field-effect	JJ	B-NP
transistor	transistor	NN	I-NP
and	and	CC	0
has	has	VBZ	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
/	/	CD	I-NP
drain	drain	NN	I-NP
electrode	electrode	VBD	I-NP
21	21	CD	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
source	source	NN	B-NP
/	/	CD	I-NP
drain	drain	NN	I-NP
electrode	electrode	VBD	I-NP
23	23	CD	0
,	,	,	0
between	between	IN	0
which	which	WDT	0
is	is	VBZ	0
arranged	arranged	VBN	0
an	an	DT	0
active	active	JJ	0
region	region	NN	0
22	22	CD	0
,	,	,	0
it	it	PRP	0
being	being	VBG	0
possible	possible	JJ	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
current-conducting	current-conducting	JJ	0
channel	channel	NN	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
electrode	electrode	NN	0
21	21	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
electrode	electrode	NN	0
23	23	CD	0
in	in	IN	0
the	the	DT	0
active	active	JJ	0
region	region	NN	0
.	.	.	0
Arranged	Arranged	VBN	0
above	above	IN	0
the	the	DT	0
active	active	JJ	0
region	region	NN	0
22	22	CD	0
are	are	VBP	0
an	an	DT	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
24	24	CD	0
and	and	CC	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
25	25	CD	0
,	,	,	0
which	which	WDT	0
act	act	VBP	0
like	like	IN	0
a	a	DT	0
plate	plate	NN	B-NP
capacitor	capacitor	NN	I-NP
which	which	WDT	0
can	can	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
influence	influence	VB	0
the	the	DT	0
charge	charge	NN	B-NP
density	density	NN	I-NP
in	in	IN	0
the	the	DT	0
active	active	JJ	0
region	region	NN	0
22	22	CD	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
electrode	electrode	NN	0
23	23	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
is	is	VBZ	0
connected	connected	VBN	0
via	via	IN	0
an	an	DT	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
4	4	CD	0
to	to	TO	0
a	a	DT	0
first	first	JJ	0
electrode	electrode	NN	0
11	11	CD	0
of	of	IN	0
the	the	DT	0
storage	storage	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
.	.	.	0
A	A	DT	0
second	second	JJ	0
electrode	electrode	NN	0
12	12	CD	0
of	of	IN	0
the	the	DT	0
storage	storage	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
is	is	VBZ	0
in	in	RB	0
turn	turn	VB	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
conductive	conductive	JJ	B-NP
connection	connection	NN	I-NP
5	5	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
preferably	preferably	RB	0
common	common	JJ	0
to	to	TO	0
the	the	DT	0
dram	dram	NN	B-NP
memory	memory	NN	I-NP
storage	storage	NN	I-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
The	The	DT	0
first	first	JJ	0
electrode	electrode	NN	0
21	21	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
is	is	VBZ	0
furthermore	furthermore	RB	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
bit	bit	NN	0
line	line	NN	0
6	6	CD	0
in	in	IN	0
order	order	NN	0
that	that	IN	0
the	the	DT	0
information	information	NN	0
stored	stored	VBD	0
in	in	IN	0
the	the	DT	0
storage	storage	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
in	in	IN	0
the	the	DT	0
form	form	NN	0
of	of	IN	0
charges	charges	NNS	0
can	can	MD	0
be	be	VB	0
read	read	VBN	0
in	in	IN	0
or	or	CC	0
out	out	RB	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
read-in	read-in	JJ	0
or	or	CC	0
read-out	read-out	JJ	0
operation	operation	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
via	via	IN	0
a	a	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
7	7	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	VBD	0
25	25	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
,	,	,	0
in	in	IN	0
order	order	NN	0
,	,	,	0
by	by	IN	0
application	application	NN	0
of	of	IN	0
a	a	DT	0
voltage	voltage	NN	0
,	,	,	0
to	to	TO	0
produce	produce	VB	0
a	a	DT	0
current-conducting	current-conducting	JJ	0
channel	channel	NN	0
in	in	IN	0
the	the	DT	0
active	active	JJ	0
region	region	NN	0
22	22	CD	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
source	source	NN	B-NP
/	/	CD	I-NP
drain	drain	NN	I-NP
electrode	electrode	VBD	I-NP
21	21	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
source	source	NN	B-NP
/	/	CD	I-NP
drain	drain	NN	I-NP
electrode	electrode	VBD	I-NP
23	23	CD	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
of	of	IN	0
using	using	VBG	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
in	in	IN	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cells	cells	NNS	0
,	,	,	0
the	the	DT	0
three-dimensional	three-dimensional	JJ	B-NP
structure	structure	NN	I-NP
enables	enables	VBZ	0
the	the	DT	0
DRAM	DRAM	NNP	0
cell	cell	NN	0
area	area	NN	0
to	to	TO	0
be	be	VB	0
significantly	significantly	RB	0
reduced	reduced	VBN	0
and	and	CC	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
ensures	ensures	VBZ	0
a	a	DT	0
simple	simple	JJ	0
fabrication	fabrication	NN	0
in	in	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
planar	planar	JJ	B-NP
technology	technology	NN	I-NP
silicon	silicon	JJ	I-NP
.	.	.	0
Such	Such	JJ	0
trench	trench	NN	B-NP
capacitor	capacitor	NN	I-NP
make	make	VBP	0
it	it	PRP	0
possible	possible	JJ	0
to	to	TO	0
achieve	achieve	VB	0
in	in	IN	0
particular	particular	JJ	0
a	a	DT	0
capacitor	capacitor	JJ	B-NP
capacitance	capacitance	NN	I-NP
of	of	IN	0
approximately	approximately	RB	0
20	20	CD	0
to	to	TO	0
50	50	CD	0
fF	fF	NN	B-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
required	required	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
obtain	obtain	VB	0
a	a	DT	0
sufficient	sufficient	JJ	0
read	read	VBP	0
/	/	RB	0
write	write	VB	0
signal	signal	NN	0
for	for	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
cell	cell	NN	0
.	.	.	0
conventional	conventional	JJ	B-NP
trench	trench	NN	I-NP
capacitor	capacitor	NN	I-NP
have	have	VBP	0
a	a	DT	0
trench	trench	NN	0
which	which	WDT	0
is	is	VBZ	0
etched	etched	VBN	0
into	into	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	NNS	0
and	and	CC	0
is	is	VBZ	0
typically	typically	RB	0
embodied	embodied	VBN	0
with	with	IN	0
a	a	DT	0
highly	highly	RB	0
doped	doped	JJ	0
polysilicon	polysilicon	NN	B-NP
.	.	.	0
This	This	DT	0
polysilicon	polysilicon	JJ	B-NP
filling	filling	NN	I-NP
is	is	VBZ	0
insulated	insulated	VBN	0
in	in	IN	0
the	the	DT	0
lower	lower	JJR	0
trench	trench	NN	0
region	region	NN	0
by	by	IN	0
a	a	DT	0
storage	storage	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
,	,	,	0
e.g.	e.g.	CD	0
a	a	DT	0
nitride	nitride	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
from	from	IN	0
the	the	DT	0
outer	outer	JJ	0
capacitor	capacitor	JJ	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
by	by	IN	0
introducing	introducing	VBG	0
doping	doping	JJ	0
atoms	atoms	NNS	0
into	into	IN	0
the	the	DT	0
lower	lower	JJR	0
trench	trench	NN	0
region	region	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
upper	upper	JJ	0
trench	trench	NN	0
region	region	NN	0
,	,	,	0
the	the	DT	0
polysilicon	polysilicon	JJ	B-NP
filling	filling	NN	I-NP
is	is	VBZ	0
isolated	isolated	VBN	0
from	from	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	NN	0
by	by	IN	0
an	an	DT	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
a	a	DT	0
parasitic	parasitic	JJ	B-NP
transistor	transistor	NN	I-NP
from	from	IN	0
arising	arising	VBG	0
along	along	IN	0
the	the	DT	0
trench	trench	NN	0
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
generally	generally	RB	0
embodied	embodied	VBN	0
in	in	IN	0
planar	planar	JJ	B-NP
fashion	fashion	NN	I-NP
at	at	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	NN	0
surface	surface	NN	0
,	,	,	0
has	has	VBZ	0
two	two	CD	0
diffusion	diffusion	CD	B-NP
region	region	NN	I-NP
which	which	WDT	0
form	form	VBP	0
the	the	DT	0
two	two	CD	0
source/drain	source/drain	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
one	one	CD	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
adjoining	adjoining	VBD	0
the	the	DT	0
trench	trench	NN	0
.	.	.	0
A	A	DT	0
capacitor	capacitor	JJ	B-NP
connection	connection	NN	I-NP
,	,	,	0
a	a	DT	0
so-called	so-called	JJ	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
is	is	VBZ	0
embodied	embodied	VBN	0
in	in	IN	0
this	this	DT	0
region	region	NN	0
and	and	CC	0
connects	connects	VBZ	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
diffusion	diffusion	JJ	I-NP
region	region	NN	I-NP
to	to	TO	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
filling	filling	VBG	0
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
.	.	.	0
The	The	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
likewise	likewise	RB	0
generally	generally	RB	0
comprises	comprises	VBZ	0
highly	highly	RB	0
doped	doped	JJ	0
polysilicon	polysilicon	NN	B-NP
.	.	.	0
A	A	DT	0
problem	problem	NN	0
exists	exists	VBZ	0
here	here	RB	0
in	in	IN	0
that	that	DT	0
,	,	,	0
during	during	IN	0
the	the	DT	0
formation	formation	NN	0
in	in	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
planar	planar	JJ	B-NP
technology	technology	NN	I-NP
silicon	silicon	JJ	I-NP
,	,	,	0
before	before	IN	0
the	the	DT	0
introduction	introduction	NN	B-NP
into	into	IN	0
the	the	DT	0
trench	trench	NN	0
,	,	,	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
is	is	VBZ	0
isolated	isolated	VBN	0
by	by	IN	0
a	a	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
preferably	preferably	RB	0
a	a	DT	0
thin	thin	JJ	0
Si3N4	Si3N4	CD	B-NP
layer	layer	NN	0
,	,	,	0
from	from	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	NNS	0
and	and	CC	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
filling	filling	VBG	0
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	NN	0
from	from	IN	0
being	being	VBG	0
damaged	damaged	VBN	0
during	during	IN	0
the	the	DT	0
introduction	introduction	NN	B-NP
of	of	IN	0
the	the	DT	0
highly	highly	RB	0
doped	doped	JJ	0
polysilicon	polysilicon	NN	B-NP
material	material	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
Si3N4	Si3N4	JJ	B-NP
layer	layer	NN	0
provides	provides	VBZ	0
for	for	IN	0
an	an	DT	0
increased	increased	JJ	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
in	in	IN	0
particular	particular	JJ	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
and	and	CC	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
storage	storage	NN	I-NP
electrode	electrode	NN	I-NP
,	,	,	0
which	which	WDT	0
may	may	MD	0
have	have	VB	0
the	the	DT	0
consequence	consequence	NN	0
that	that	WDT	0
not	not	RB	0
enough	enough	JJ	0
charge	charge	NN	0
is	is	VBZ	0
written	written	VBN	0
to	to	TO	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
and	and	CC	0
the	the	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
thus	thus	RB	0
fails	fails	VBZ	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
this	this	DT	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
effects	effects	NNS	0
removal	removal	NN	0
of	of	IN	0
the	the	DT	0
process-dictated	process-dictated	JJ	0
thin	thin	JJ	0
Si3N4	Si3N4	CD	B-NP
layer	layer	NN	0
between	between	IN	0
the	the	DT	0
polysilicon	polysilicon	JJ	B-NP
filling	filling	NN	I-NP
that	that	WDT	0
forms	forms	VBZ	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	NN	0
and	and	CC	0
the	the	DT	0
polysilicon	polysilicon	JJ	B-NP
filling	filling	NN	I-NP
that	that	WDT	0
forms	forms	VBZ	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
shows	shows	NNS	0
a	a	DT	0
possible	possible	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
a	a	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
with	with	IN	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
between	between	IN	0
the	the	DT	0
selector	selector	JJ	B-NP
transistor	transistor	NN	I-NP
and	and	CC	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
trench	trench	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
monocrystalline	monocrystalline	JJ	B-NP
silicon	silicon	NN	I-NP
substrate	substrate	VBD	I-NP
100	100	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
weakly	weakly	JJ	0
p-doped	p-doped	NN	B-NP
,	,	,	0
e.g.	e.g.	NNP	0
with	with	IN	0
boron	boron	NN	B-NP
.	.	.	0
A	A	DT	0
trench	trench	JJ	0
101	101	CD	0
is	is	VBZ	0
embodied	embodied	VBN	0
in	in	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
.	.	.	0
In	In	IN	0
a	a	DT	0
lower	lower	JJR	0
trench	trench	NN	0
region	region	NN	0
112	112	CD	0
,	,	,	0
a	a	DT	0
heavily	heavily	RB	0
n+-doped	n+-doped	CD	0
layer	layer	CD	0
103	103	CD	0
is	is	VBZ	0
formed	formed	VBN	0
around	around	IN	0
the	the	DT	0
trench	trench	NN	0
,	,	,	0
said	said	VBD	0
layer	layer	VBN	0
being	being	VBG	B-NP
doped	doped	NN	I-NP
with	with	IN	0
arsenic	arsenic	NN	B-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
.	.	.	0
The	The	DT	0
n+-doped	n+-doped	CD	0
layer	layer	CD	0
103	103	CD	0
,	,	,	0
as	as	IN	0
a	a	DT	0
buried	buried	JJ	0
plate	plate	NN	0
,	,	,	0
forms	forms	VBZ	0
the	the	DT	0
outer	outer	JJ	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
capacitor	capacitor	NN	I-NP
electrode	electrode	NN	I-NP
.	.	.	0
The	The	DT	0
trench	trench	JJ	0
101	101	CD	0
embodied	embodied	NN	0
in	in	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
is	is	VBZ	0
filled	filled	VBN	0
with	with	IN	0
an	an	DT	0
n+-doped	n+-doped	CD	0
polysilicon	polysilicon	CD	B-NP
layer	layer	CD	I-NP
102	102	CD	0
,	,	,	0
it	it	PRP	0
being	being	VBG	0
possible	possible	JJ	0
for	for	IN	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
to	to	TO	0
be	be	VB	0
doped	doped	JJ	0
e.g.	e.g.	NN	0
with	with	IN	0
arsenic	arsenic	NN	B-NP
or	or	CC	0
phosphorus	phosphorus	NN	0
.	.	.	0
This	This	DT	0
trench	trench	NN	0
filling	filling	VBG	0
102	102	CD	0
forms	forms	NNS	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
.	.	.	0
Between	Between	IN	0
the	the	DT	0
n+-doped	n+-doped	JJ	0
outer	outer	JJ	0
layer	layer	NN	0
103	103	CD	0
and	and	CC	0
the	the	DT	0
n+-doped	n+-doped	JJ	0
trench	trench	NN	0
filling	filling	VBG	0
102	102	CD	0
,	,	,	0
a	a	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
104	104	CD	0
is	is	VBZ	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
in	in	IN	0
the	the	DT	0
lower	lower	JJR	0
trench	trench	NN	0
section	section	NN	0
112	112	CD	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
isolate	isolate	VB	0
the	the	DT	0
two	two	CD	0
capacitor	capacitor	CD	B-NP
electrode	electrode	NN	I-NP
from	from	IN	0
one	one	CD	0
another	another	DT	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
storage	storage	NN	0
dielectric	dielectric	VBD	0
104	104	CD	0
may	may	MD	0
comprise	comprise	VB	0
a	a	DT	0
stack	stack	NN	0
of	of	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
e.g.	e.g.	CD	0
oxide	oxide	NN	B-NP
,	,	,	0
nitrided	nitrided	JJ	B-NP
oxide	oxide	NN	I-NP
or	or	CC	0
oxide-nitride-oxide	oxide-nitride-oxide	JJ	B-NP
,	,	,	0
or	or	CC	0
a	a	DT	0
different	different	JJ	0
material	material	NN	0
having	having	VBG	0
a	a	DT	0
high	high	JJ	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
.	.	.	0
The	The	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
has	has	VBZ	0
two	two	CD	0
diffusion	diffusion	CD	B-NP
region	region	NN	I-NP
201	201	CD	0
,	,	,	0
202	202	CD	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
produced	produced	VBN	0
by	by	IN	0
n-type	n-type	JJ	B-NP
implantation	implantation	NN	I-NP
doping	doping	JJ	0
atoms	atoms	NNS	0
into	into	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
and	and	CC	0
are	are	VBP	0
separated	separated	VBN	0
by	by	IN	0
a	a	DT	0
channel	channel	NN	0
203	203	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
201	201	CD	0
serves	serves	NN	0
as	as	IN	0
a	a	DT	0
first	first	JJ	0
source	source	NN	B-NP
/	/	CD	I-NP
drain	drain	NN	I-NP
electrode	electrode	VBD	I-NP
21	21	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
and	and	CC	0
is	is	VBZ	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
bit	bit	NN	0
line	line	NN	0
6	6	CD	0
by	by	IN	0
a	a	DT	0
contact	contact	NN	B-NP
layer	layer	NN	I-NP
204	204	CD	0
.	.	.	0
The	The	DT	0
channel	channel	NN	0
203	203	CD	0
is	is	VBZ	0
furthermore	furthermore	RB	0
isolated	isolated	VBN	0
by	by	IN	0
a	a	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
206	206	CD	0
from	from	IN	0
a	a	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
layer	layer	NN	0
207	207	CD	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
part	part	NN	0
of	of	IN	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
7	7	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
upper	upper	JJ	0
section	section	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	0
101	101	CD	0
,	,	,	0
an	an	DT	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
105	105	CD	0
comprising	comprising	CD	0
SiO2	SiO2	CD	B-NP
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
and	and	CC	0
the	the	DT	0
filling	filling	JJ	0
layer	layer	NN	0
102	102	CD	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
adjoining	adjoining	VBD	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
104	104	CD	0
.	.	.	0
This	This	DT	0
SiO2	SiO2	CD	B-NP
layer	layer	CD	0
105	105	CD	0
prevents	prevents	VBZ	0
a	a	DT	0
parasitic	parasitic	JJ	B-NP
transistor	transistor	NN	I-NP
from	from	IN	0
forming	forming	VBG	0
along	along	IN	0
the	the	DT	0
trench	trench	NN	0
,	,	,	0
which	which	WDT	0
parasitic	parasitic	VBP	B-NP
transistor	transistor	NN	I-NP
would	would	MD	0
bring	bring	VB	0
about	about	IN	0
an	an	DT	0
undesired	undesired	JJ	B-NP
leakage	leakage	JJ	I-NP
current	current	JJ	0
.	.	.	0
The	The	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
is	is	VBZ	0
arranged	arranged	VBN	0
on	on	IN	0
the	the	DT	0
polysilicon	polysilicon	JJ	B-NP
trench	trench	NN	I-NP
filling	filling	VBG	0
102	102	CD	0
,	,	,	0
said	said	VBD	0
buried	buried	VBN	B-NP
strap	strap	JJ	I-NP
contact	contact	NN	I-NP
being	being	VBG	0
formed	formed	VBN	0
by	by	IN	0
an	an	DT	0
n+-doped	n+-doped	JJ	0
polysilicon	polysilicon	NN	0
filling	filling	VBG	0
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
above	above	IN	0
the	the	DT	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
105	105	CD	0
.	.	.	0
The	The	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
produces	produces	VBZ	0
the	the	DT	0
connection	connection	NN	0
between	between	IN	0
the	the	DT	0
second	second	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
202	202	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
and	and	CC	0
the	the	DT	0
filling	filling	JJ	0
layer	layer	NN	0
102	102	CD	0
of	of	IN	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	VBD	I-NP
12	12	CD	0
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
.	.	.	0
A	A	DT	0
thin	thin	JJ	0
Si3N4	Si3N4	CD	B-NP
liner	liner	CD	0
layer	layer	CD	0
106	106	CD	0
,	,	,	0
preferably	preferably	RB	0
having	having	VBG	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
1	1	CD	0
nm	nm	NN	B-NP
,	,	,	0
is	is	VBZ	0
formed	formed	VBN	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
202	202	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
,	,	,	0
which	which	WDT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
protects	protects	VBZ	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
from	from	IN	0
damage	damage	NN	0
during	during	IN	0
the	the	DT	0
filling	filling	VBG	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
with	with	IN	0
n+-doped	n+-doped	CD	0
polysilicon	polysilicon	NN	B-NP
.	.	.	0
However	However	RB	0
,	,	,	0
no	no	DT	0
such	such	JJ	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
and	and	CC	0
the	the	DT	0
trench	trench	NN	0
filling	filling	VBG	0
102	102	CD	0
;	;	:	0
such	such	PDT	0
a	a	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
would	would	MD	0
lead	lead	VB	0
to	to	TO	0
an	an	DT	0
increased	increased	JJ	0
resistance	resistance	NN	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	NN	0
and	and	CC	0
the	the	DT	0
trench	trench	JJ	0
filling	filling	NN	0
.	.	.	0
This	This	DT	0
configuration	configuration	NN	B-NP
on	on	IN	0
the	the	DT	0
one	one	CD	0
hand	hand	NN	0
ensures	ensures	VBZ	0
that	that	IN	0
the	the	DT	0
thin	thin	JJ	0
Si3N4	Si3N4	CD	B-NP
layer	layer	CD	0
106	106	CD	0
at	at	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
area	area	NN	0
protects	protects	VBZ	0
the	the	DT	0
adjoining	adjoining	JJ	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
from	from	IN	0
damage	damage	NN	0
,	,	,	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
an	an	DT	0
Si3N4	Si3N4	JJ	B-NP
layer	layer	NN	0
having	having	VBG	0
been	been	VBN	0
prevented	prevented	VBN	0
from	from	IN	0
being	being	VBG	0
formed	formed	VBN	0
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	VBD	I-NP
102	102	CD	0
;	;	:	0
an	an	DT	0
Si3N4	Si3N4	NN	B-NP
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	NN	I-NP
leads	leads	VBZ	0
to	to	TO	0
a	a	DT	0
high	high	JJ	0
resistance	resistance	NN	0
and	and	CC	0
thus	thus	RB	0
an	an	DT	0
obstruction	obstruction	NN	0
of	of	IN	0
the	the	DT	0
flow	flow	NN	0
of	of	IN	0
charge	charge	NN	0
into	into	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
.	.	.	0
An	An	DT	0
n-doped	n-doped	JJ	B-NP
well	well	RB	0
107	107	CD	0
is	is	VBZ	0
furthermore	furthermore	RB	0
provided	provided	VBN	0
in	in	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
,	,	,	0
and	and	CC	0
serves	serves	VBZ	0
as	as	IN	0
a	a	DT	0
connection	connection	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
plate	plate	NN	0
103	103	CD	0
to	to	TO	0
the	the	DT	0
buried	buried	JJ	0
plates	plates	NN	0
of	of	IN	0
the	the	DT	0
further	further	JJ	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
.	.	.	0
An	An	DT	0
insulator	insulator	JJ	B-NP
trench	trench	NN	I-NP
106	106	CD	0
(	(	-LRB-	0
STI	STI	NNP	B-NP
isolation	isolation	NN	I-NP
)	)	-RRB-	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
insulate	insulate	VB	0
the	the	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cells	cells	NNS	0
from	from	IN	0
one	one	CD	0
another	another	DT	0
.	.	.	0
The	The	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
layer	layer	NN	0
207	207	CD	0
and	and	CC	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
7	7	CD	0
are	are	VBP	0
insulated	insulated	VBN	0
from	from	IN	0
the	the	DT	0
bit	bit	NN	0
line	line	NN	0
6	6	CD	0
and	and	CC	0
the	the	DT	0
contact	contact	NN	B-NP
layer	layer	NN	I-NP
204	204	CD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
201	201	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
by	by	IN	0
an	an	DT	0
oxide	oxide	JJ	B-NP
layer	layer	NN	I-NP
208	208	CD	0
.	.	.	0
An	An	DT	0
operation	operation	NN	0
of	of	IN	0
reading	reading	NN	0
into	into	IN	0
and	and	CC	0
out	out	RB	0
of	of	IN	0
the	the	DT	0
DRAM	DRAM	NNP	0
cell	cell	NN	0
is	is	VBZ	0
controlled	controlled	VBN	0
by	by	IN	0
the	the	DT	0
word	word	NN	B-NP
line	line	NN	I-NP
7	7	CD	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
gate	gate	NN	0
electrode	electrode	NN	0
layer	layer	NN	0
207	207	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
.	.	.	0
Application	Application	NN	0
of	of	IN	0
a	a	DT	0
voltage	voltage	NN	0
produces	produces	VBZ	0
a	a	DT	0
current-conducting	current-conducting	JJ	0
channel	channel	NN	0
between	between	IN	0
the	the	DT	0
diffusion	diffusion	JJ	B-NP
zone	zone	NN	I-NP
201	201	CD	0
,	,	,	0
202	202	CD	0
,	,	,	0
so	so	RB	0
that	that	IN	0
information	information	NN	0
in	in	IN	0
the	the	DT	0
form	form	NN	0
of	of	IN	0
charge	charge	NN	0
can	can	MD	0
be	be	VB	0
read	read	VBN	0
into	into	IN	0
and	and	CC	0
out	out	RB	0
of	of	IN	0
the	the	DT	0
filling	filling	JJ	0
layer	layer	NN	0
102	102	CD	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	B-NP
capacitor	capacitor	NN	I-NP
via	via	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
.	.	.	0
In	In	IN	0
this	this	DT	0
case	case	NN	0
,	,	,	0
the	the	DT	0
charge	charge	NN	B-NP
tunnel	tunnel	NN	I-NP
through	through	IN	0
the	the	DT	0
thin	thin	JJ	0
Si3N4	Si3N4	CD	B-NP
layer	layer	CD	0
106	106	CD	0
between	between	IN	0
the	the	DT	0
second	second	JJ	0
diffusion	diffusion	JJ	B-NP
region	region	NN	I-NP
202	202	CD	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
and	and	CC	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
.	.	.	0
FIG.	FIG.	NNP	0
3A	3A	NNP	0
to	to	TO	0
3E	3E	CD	0
show	show	NN	0
a	a	DT	0
possible	possible	JJ	0
method	method	NN	0
for	for	IN	0
producing	producing	VBG	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
for	for	IN	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
between	between	IN	0
the	the	DT	0
trench	trench	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
and	and	CC	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	VBD	I-NP
2	2	CD	0
in	in	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
the	the	DT	0
standard	standard	JJ	0
DRAM	DRAM	NNP	0
process	process	NN	0
sequence	sequence	NN	0
.	.	.	0
The	The	DT	0
starting	starting	VBG	B-NP
point	point	NN	I-NP
is	is	VBZ	0
a	a	DT	0
process	process	NN	B-NP
stage	stage	NN	I-NP
at	at	IN	0
which	which	WDT	0
the	the	DT	0
trench	trench	NN	0
capacitor	capacitor	VBD	0
1	1	CD	0
has	has	VBZ	0
already	already	RB	0
been	been	VBN	0
formed	formed	VBN	0
.	.	.	0
A	A	DT	0
diagrammatic	diagrammatic	JJ	B-NP
cross	cross	NN	I-NP
section	section	NN	I-NP
of	of	IN	0
this	this	DT	0
process	process	NN	B-NP
stage	stage	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3A	3A	CD	0
.	.	.	0
The	The	DT	0
trench	trench	JJ	0
101	101	CD	0
embodied	embodied	NN	0
in	in	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
is	is	VBZ	0
filled	filled	VBN	0
with	with	IN	0
the	the	DT	0
n+-doped	n+-doped	CD	0
polysilicon	polysilicon	CD	B-NP
layer	layer	CD	I-NP
102	102	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
lower	lower	JJR	0
trench	trench	NN	0
region	region	NN	0
112	112	CD	0
,	,	,	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
104	104	CD	0
is	is	VBZ	0
formed	formed	VBN	0
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
,	,	,	0
which	which	WDT	0
isolates	isolates	VBZ	0
the	the	DT	0
outer	outer	JJ	0
capacitor	capacitor	NN	B-NP
electrode	electrode	VBD	I-NP
103	103	CD	0
,	,	,	0
embodied	embodied	VBN	0
in	in	IN	0
n+-doping	n+-doping	NNP	0
,	,	,	0
from	from	IN	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	VBD	I-NP
102	102	CD	0
.	.	.	0
The	The	DT	0
outer	outer	JJ	0
capacitor	capacitor	NN	B-NP
electrode	electrode	VBD	I-NP
103	103	CD	0
is	is	VBZ	0
furthermore	furthermore	RB	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
n-doped	n-doped	JJ	B-NP
well	well	RB	0
107	107	CD	0
.	.	.	0
The	The	DT	0
SiO2	SiO2	JJ	B-NP
oxide	oxide	NN	0
collar	collar	NN	0
105	105	CD	0
is	is	VBZ	0
embodied	embodied	VBN	0
in	in	IN	0
the	the	DT	0
upper	upper	JJ	0
trench	trench	NN	0
region	region	NN	0
111	111	CD	0
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
adjoining	adjoining	VBD	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
104	104	CD	0
.	.	.	0
With	With	IN	0
the	the	DT	0
aid	aid	NN	0
of	of	IN	0
a	a	DT	0
masking	masking	JJ	0
layer	layer	NN	0
on	on	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
,	,	,	0
which	which	WDT	0
masking	masking	JJ	0
layer	layer	NN	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
a	a	DT	0
thin	thin	JJ	0
SiO2	SiO2	CD	B-NP
layer	layer	CD	0
301	301	CD	0
and	and	CC	0
a	a	DT	0
thicker	thicker	FW	0
Si3N4	Si3N4	NN	B-NP
layer	layer	FW	0
302	302	FW	0
arranged	arranged	FW	0
thereon	thereon	FW	0
,	,	,	0
an	an	DT	0
upper	upper	JJ	0
section	section	NN	0
113	113	CD	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	0
101	101	CD	0
is	is	VBZ	0
etched	etched	JJ	0
free	free	JJ	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
define	define	VB	0
the	the	DT	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
.	.	.	0
In	In	IN	0
order	order	NN	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
as	as	RB	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3B	3B	CD	0
,	,	,	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
step	step	NN	0
,	,	,	0
the	the	DT	0
thin	thin	JJ	0
Si3N4	Si3N4	CD	B-NP
liner	liner	CD	0
layer	layer	CD	0
106	106	CD	0
is	is	VBZ	0
then	then	RB	0
applied	applied	VBN	0
in	in	IN	0
large-area	large-area	JJ	B-NP
fashion	fashion	NN	I-NP
.	.	.	0
The	The	DT	0
layer	layer	NN	B-NP
thickness	thickness	NN	I-NP
of	of	IN	0
the	the	DT	0
Si3N4	Si3N4	JJ	B-NP
layer	layer	NN	0
is	is	VBZ	0
preferably	preferably	RB	0
approximately	approximately	RB	0
1	1	CD	0
nm	nm	NN	B-NP
in	in	IN	0
this	this	DT	0
case	case	NN	0
.	.	.	0
The	The	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
106	106	CD	0
reliably	reliably	NN	0
ensures	ensures	VBZ	0
that	that	IN	0
the	the	DT	0
interface	interface	NN	0
between	between	IN	0
the	the	DT	0
trench	trench	JJ	0
101	101	CD	0
and	and	CC	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
is	is	VBZ	0
protected	protected	VBN	0
from	from	IN	0
damage	damage	NN	0
by	by	IN	0
the	the	DT	0
subsequent	subsequent	JJ	0
process	process	NN	B-NP
step	step	NN	I-NP
.	.	.	0
In	In	IN	0
a	a	DT	0
next	next	JJ	0
process	process	NN	B-NP
step	step	NN	I-NP
,	,	,	0
a	a	DT	0
polysilicon	polysilicon	JJ	B-NP
layer	layer	NN	I-NP
215	215	CD	0
is	is	VBZ	0
deposited	deposited	VBN	0
.	.	.	0
The	The	DT	0
polysilicon	polysilicon	JJ	B-NP
layer	layer	NN	I-NP
215	215	CD	0
is	is	VBZ	0
preferably	preferably	RB	0
n+-doped	n+-doped	CD	0
with	with	IN	0
the	the	DT	0
same	same	JJ	0
dopant	dopant	NN	B-NP
as	as	IN	0
the	the	DT	0
trench	trench	NN	0
filling	filling	VBG	0
102	102	CD	0
.	.	.	0
FIG.	FIG.	NNP	0
3C	3C	NNP	0
shows	shows	VBZ	0
a	a	DT	0
cross	cross	JJ	0
section	section	NN	0
through	through	IN	0
the	the	DT	0
silicon	silicon	NN	0
wafer	wafer	VBD	0
100	100	CD	0
after	after	IN	0
this	this	DT	0
process	process	NN	B-NP
step	step	NN	I-NP
.	.	.	0
The	The	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
deposited	deposited	JJ	0
polysilicon	polysilicon	NN	B-NP
layer	layer	NN	I-NP
215	215	CD	0
is	is	VBZ	0
preferably	preferably	RB	0
approximately	approximately	RB	0
20	20	CD	0
nm	nm	NN	B-NP
.	.	.	0
The	The	DT	0
polysilicon	polysilicon	JJ	B-NP
layer	layer	NN	I-NP
215	215	CD	0
is	is	VBZ	0
then	then	RB	0
etched	etched	VBN	0
back	back	RB	0
anisotropically	anisotropically	VBN	0
in	in	IN	0
a	a	DT	0
further	further	JJ	0
process	process	NN	B-NP
step	step	NN	I-NP
,	,	,	0
so	so	RB	0
that	that	IN	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
is	is	VBZ	0
removed	removed	VBN	0
from	from	IN	0
the	the	DT	0
horizontal	horizontal	JJ	B-NP
area	area	NN	I-NP
,	,	,	0
in	in	IN	0
particular	particular	JJ	0
also	also	RB	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
in	in	IN	0
the	the	DT	0
trench	trench	JJ	0
section	section	NN	0
213	213	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
spacer	spacer	VBD	0
215	215	CD	0
remains	remains	NNS	0
on	on	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
further	further	JJ	0
process	process	NN	B-NP
step	step	NN	I-NP
,	,	,	0
the	the	DT	0
uncovered	uncovered	JJ	0
Si3N4	Si3N4	CD	B-NP
layer	layer	CD	0
106	106	CD	0
is	is	VBZ	0
then	then	RB	0
etched	etched	VB	0
away	away	RP	0
at	at	IN	0
the	the	DT	0
horizontal	horizontal	JJ	B-NP
area	area	NN	I-NP
,	,	,	0
in	in	IN	0
particular	particular	JJ	0
also	also	RB	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	0
section	section	NN	0
113	113	CD	0
above	above	IN	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
filling	filling	VBG	0
102	102	CD	0
.	.	.	0
A	A	DT	0
cross	cross	JJ	0
section	section	NN	0
through	through	IN	0
the	the	DT	0
silicon	silicon	NN	0
wafer	wafer	VBD	0
100	100	CD	0
after	after	IN	0
this	this	DT	0
process	process	NN	B-NP
step	step	NN	I-NP
is	is	VBZ	0
illustrated	illustrated	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3D	3D	CD	0
.	.	.	0
In	In	IN	0
a	a	DT	0
concluding	concluding	JJ	0
process	process	NN	B-NP
step	step	NN	I-NP
sequence	sequence	NN	I-NP
for	for	IN	0
completing	completing	VBG	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
,	,	,	0
an	an	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
deposition	deposition	NN	0
is	is	VBZ	0
then	then	RB	0
again	again	RB	0
effected	effected	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
completely	completely	RB	0
fill	fill	VB	0
the	the	DT	0
trench	trench	NN	0
again	again	RB	0
,	,	,	0
and	and	CC	0
the	the	DT	0
polysilicon	polysilicon	NN	B-NP
is	is	VBZ	0
subsequently	subsequently	RB	0
etched	etched	VB	0
back	back	RP	0
as	as	IN	0
far	far	RB	0
as	as	IN	0
the	the	DT	0
level	level	NN	0
of	of	IN	0
the	the	DT	0
silicon	silicon	NN	0
surface	surface	NN	0
.	.	.	0
A	A	DT	0
cross	cross	JJ	0
section	section	NN	0
through	through	IN	0
the	the	DT	0
silicon	silicon	NN	0
wafer	wafer	NN	0
after	after	IN	0
this	this	DT	0
process	process	NN	B-NP
step	step	NN	I-NP
for	for	IN	0
forming	forming	VBG	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1E	1E	CD	0
.	.	.	0
With	With	IN	0
the	the	DT	0
aid	aid	NN	0
of	of	IN	0
the	the	DT	0
further	further	RB	0
known	known	VBN	0
standard	standard	JJ	0
process	process	NN	B-NP
sequence	sequence	NN	I-NP
,	,	,	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
is	is	VBZ	0
then	then	RB	0
fabricated	fabricated	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
DRAM	DRAM	NNP	0
memory	memory	NN	0
cell	cell	NN	0
as	as	RB	0
is	is	VBZ	0
illustrated	illustrated	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
procedure	procedure	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
invention	invention	NN	0
of	of	IN	0
leaving	leaving	VBG	0
the	the	DT	0
Si3N4	Si3N4	CD	B-NP
liner	liner	CD	0
layer	layer	CD	0
106	106	CD	0
in	in	IN	0
the	the	DT	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
interface	interface	NN	0
with	with	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
,	,	,	0
but	but	CC	0
removing	removing	VBG	0
it	it	PRP	0
on	on	IN	0
the	the	DT	0
n+-type	n+-type	JJ	0
polysilicon	polysilicon	NN	0
filling	filling	VBG	0
102	102	CD	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	0
101	101	CD	0
,	,	,	0
ensures	ensures	VBZ	0
that	that	IN	0
the	the	DT	0
silicon	silicon	NN	0
substrate	substrate	VBD	0
100	100	CD	0
is	is	VBZ	0
not	not	RB	0
damaged	damaged	VBN	0
during	during	IN	0
the	the	DT	0
formation	formation	NN	0
of	of	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
and	and	CC	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
ensures	ensures	VBZ	0
that	that	IN	0
the	the	DT	0
contact	contact	NN	B-NP
resistance	resistance	NN	I-NP
between	between	IN	0
the	the	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
205	205	CD	0
and	and	CC	0
the	the	DT	0
storage	storage	NN	B-NP
electrode	electrode	VBD	I-NP
102	102	CD	0
remains	remains	VBZ	0
low	low	JJ	0
.	.	.	0
1-5.	1-5.	NNP	0
(	(	-LRB-	0
canceled	canceled	VBN	0
)	)	-RRB-	0
6	6	CD	0
.	.	.	0
A	A	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
having	having	VBG	0
a	a	DT	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
trench	trench	NN	0
of	of	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
with	with	IN	0
an	an	DT	0
outer	outer	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
around	around	IN	0
a	a	DT	0
lower	lower	JJR	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
dielectric	dielectric	JJ	B-NP
intermediate	intermediate	JJ	I-NP
layer	layer	NN	I-NP
embodied	embodied	VBN	0
on	on	IN	0
the	the	DT	0
lower	lower	JJR	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
,	,	,	0
an	an	DT	0
insulation	insulation	NN	B-NP
layer	layer	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
adjoining	adjoining	VBD	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
intermediate	intermediate	JJ	I-NP
layer	layer	NN	I-NP
on	on	IN	0
an	an	DT	0
upper	upper	JJ	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
of	of	IN	0
the	the	DT	0
trench	trench	NN	0
,	,	,	0
and	and	CC	0
an	an	DT	0
inner	inner	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
essentially	essentially	RB	0
filling	filling	VBG	0
the	the	DT	0
trench	trench	NN	0
,	,	,	0
and	and	CC	0
having	having	VBG	0
a	a	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
,	,	,	0
which	which	WDT	0
has	has	VBZ	0
a	a	DT	0
first	first	JJ	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
electrode	electrode	JJ	0
region	region	NN	0
in	in	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
,	,	,	0
between	between	IN	0
which	which	WDT	0
an	an	DT	0
active	active	JJ	0
region	region	NN	0
is	is	VBZ	0
arranged	arranged	VBN	0
,	,	,	0
configured	configured	VBG	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
current-conducting	current-conducting	JJ	0
channel	channel	NN	0
between	between	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
electrode	electrode	JJ	0
regions	regions	NNS	0
in	in	IN	0
the	the	DT	0
active	active	JJ	0
region	region	NN	0
,	,	,	0
the	the	DT	0
inner	inner	JJ	0
electrode	electrode	JJ	B-NP
layer	layer	NN	I-NP
of	of	IN	0
the	the	DT	0
storage	storage	NN	0
capacitor	capacitor	VBZ	0
being	being	VBG	0
connected	connected	VBN	0
to	to	TO	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
two	two	CD	0
electrode	electrode	CD	0
regions	regions	NNS	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
via	via	IN	0
a	a	DT	0
buried	buried	JJ	0
strap	strap	JJ	0
contact	contact	NN	0
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
arranged	arranged	VBN	0
in	in	IN	0
the	the	DT	0
trench	trench	NN	0
in	in	IN	0
a	a	DT	0
section	section	NN	0
without	without	IN	0
an	an	DT	0
insulation	insulation	NN	B-NP
layer	layer	NN	I-NP
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
directly	directly	RB	0
on	on	IN	0
the	the	DT	0
inner	inner	JJ	0
storage	storage	NN	B-NP
capacitor	capacitor	NN	I-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
,	,	,	0
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
isolated	isolated	VBN	0
from	from	IN	0
the	the	DT	0
electrode	electrode	JJ	0
region	region	NN	0
of	of	IN	0
the	the	DT	0
selection	selection	NN	B-NP
transistor	transistor	NN	I-NP
by	by	IN	0
a	a	DT	0
liner	liner	JJ	B-NP
layer	layer	NN	I-NP
at	at	IN	0
the	the	DT	0
trench	trench	JJ	0
wall	wall	NN	0
,	,	,	0
and	and	CC	0
comprises	comprises	VBZ	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
electrode	electrode	NN	B-NP
layer.	layer.	CD	I-NP
7	7	CD	0
.	.	.	0
The	The	DT	0
memory	memory	NN	B-NP
cell	cell	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
6	6	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
is	is	VBZ	0
an	an	DT	0
Si	Si	JJ	0
substrate	substrate	NN	0
,	,	,	0
the	the	DT	0
material	material	NN	0
of	of	IN	0
the	the	DT	0
inner	inner	JJ	0
being	being	VBG	B-NP
poly-si	poly-si	NN	I-NP
electrode	electrode	JJ	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
liner	liner	NN	B-NP
layer	layer	NN	I-NP
comprising	comprising	FW	0
Si3N4.	Si3N4.	FW	0
8.	8.	FW	0
(	(	-LRB-	0
canceled	canceled	VBN	0
)	)	-RRB-	0
