// Seed: 1286795906
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri  id_2
);
  assign id_1 = id_0;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    output wor id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    input tri1 id_13
    , id_51,
    output supply0 id_14,
    output tri0 id_15,
    output tri1 id_16,
    output wire id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri1 id_20,
    output wor id_21,
    output tri id_22,
    output tri1 id_23,
    input tri0 id_24,
    input wor id_25,
    input wor id_26,
    input supply1 id_27,
    input tri0 id_28,
    input uwire id_29,
    input wire id_30,
    input tri1 id_31,
    input wire id_32,
    input wire id_33,
    inout supply1 id_34,
    input tri1 id_35,
    input tri1 id_36,
    input wor id_37,
    input wor id_38,
    input uwire id_39,
    input tri1 id_40,
    input tri1 id_41,
    input tri0 id_42,
    output wand id_43,
    output supply1 id_44,
    output supply1 id_45,
    output supply1 id_46,
    input wand id_47,
    input wire id_48,
    input uwire id_49
);
  module_0(
      id_40, id_8, id_20
  );
  uwire id_52 = id_36;
  wire  id_53;
  wire  id_54;
  wire  id_55;
endmodule
