#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027309d03360 .scope module, "decodificador" "decodificador" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 5 "rs";
    .port_info 3 /OUTPUT 5 "rt";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "shamt";
    .port_info 6 /OUTPUT 6 "funct";
    .port_info 7 /OUTPUT 16 "immediate";
    .port_info 8 /OUTPUT 26 "jumpinicial";
L_0000027309d00840 .functor OR 1, L_0000027309d655d0, L_0000027309d64270, C4<0>, C4<0>;
L_0000027309d00ae0 .functor OR 1, L_0000027309d00840, L_0000027309d65850, C4<0>, C4<0>;
L_0000027309d00450 .functor OR 1, L_0000027309d00ae0, L_0000027309d65e90, C4<0>, C4<0>;
L_0000027309d00ed0 .functor OR 1, L_0000027309d00450, L_0000027309d64770, C4<0>, C4<0>;
L_0000027309d00290 .functor OR 1, L_0000027309d65030, L_0000027309d650d0, C4<0>, C4<0>;
L_0000027309d00140 .functor OR 1, L_0000027309d00290, L_0000027309d64090, C4<0>, C4<0>;
L_0000027309d005a0 .functor OR 1, L_0000027309d00140, L_0000027309d652b0, C4<0>, C4<0>;
L_0000027309d00ca0 .functor OR 1, L_0000027309d005a0, L_0000027309d64b30, C4<0>, C4<0>;
L_0000027309d00a00 .functor OR 1, L_0000027309d653f0, L_0000027309d64310, C4<0>, C4<0>;
L_0000027309d001b0 .functor OR 1, L_0000027309d00a00, L_0000027309d64630, C4<0>, C4<0>;
L_0000027309d00c30 .functor OR 1, L_0000027309d001b0, L_0000027309d657b0, C4<0>, C4<0>;
L_0000027309d00a70 .functor OR 1, L_0000027309d00c30, L_0000027309d64450, C4<0>, C4<0>;
L_0000027309d00d10 .functor OR 1, L_0000027309d00a70, L_0000027309d64c70, C4<0>, C4<0>;
L_0000027309d66568 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027309d025b0_0 .net/2u *"_ivl_100", 5 0, L_0000027309d66568;  1 drivers
v0000027309d028d0_0 .net *"_ivl_102", 0 0, L_0000027309d653f0;  1 drivers
L_0000027309d665b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027309d020b0_0 .net/2u *"_ivl_104", 5 0, L_0000027309d665b0;  1 drivers
v0000027309d01390_0 .net *"_ivl_106", 0 0, L_0000027309d64310;  1 drivers
v0000027309d021f0_0 .net *"_ivl_109", 0 0, L_0000027309d00a00;  1 drivers
v0000027309d01b10_0 .net *"_ivl_11", 0 0, L_0000027309d00840;  1 drivers
L_0000027309d665f8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000027309d01430_0 .net/2u *"_ivl_110", 5 0, L_0000027309d665f8;  1 drivers
v0000027309d01d90_0 .net *"_ivl_112", 0 0, L_0000027309d64630;  1 drivers
v0000027309d01570_0 .net *"_ivl_115", 0 0, L_0000027309d001b0;  1 drivers
L_0000027309d66640 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000027309d01e30_0 .net/2u *"_ivl_116", 5 0, L_0000027309d66640;  1 drivers
v0000027309d02650_0 .net *"_ivl_118", 0 0, L_0000027309d657b0;  1 drivers
L_0000027309d660e8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000027309d02150_0 .net/2u *"_ivl_12", 5 0, L_0000027309d660e8;  1 drivers
v0000027309d02a10_0 .net *"_ivl_121", 0 0, L_0000027309d00c30;  1 drivers
L_0000027309d66688 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000027309d01ed0_0 .net/2u *"_ivl_122", 5 0, L_0000027309d66688;  1 drivers
v0000027309d026f0_0 .net *"_ivl_124", 0 0, L_0000027309d64450;  1 drivers
v0000027309d01f70_0 .net *"_ivl_127", 0 0, L_0000027309d00a70;  1 drivers
L_0000027309d666d0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000027309d011b0_0 .net/2u *"_ivl_128", 5 0, L_0000027309d666d0;  1 drivers
v0000027309d01070_0 .net *"_ivl_130", 0 0, L_0000027309d64c70;  1 drivers
v0000027309d02ab0_0 .net *"_ivl_133", 0 0, L_0000027309d00d10;  1 drivers
v0000027309d02290_0 .net *"_ivl_135", 15 0, L_0000027309d64a90;  1 drivers
L_0000027309d66718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027309d01750_0 .net/2u *"_ivl_136", 15 0, L_0000027309d66718;  1 drivers
v0000027309d02010_0 .net *"_ivl_14", 0 0, L_0000027309d65850;  1 drivers
L_0000027309d66760 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027309d02470_0 .net/2u *"_ivl_140", 5 0, L_0000027309d66760;  1 drivers
v0000027309d023d0_0 .net *"_ivl_142", 0 0, L_0000027309d64d10;  1 drivers
v0000027309d017f0_0 .net *"_ivl_145", 25 0, L_0000027309d64db0;  1 drivers
L_0000027309d667a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027309d02510_0 .net/2u *"_ivl_146", 25 0, L_0000027309d667a8;  1 drivers
v0000027309d02790_0 .net *"_ivl_17", 0 0, L_0000027309d00ae0;  1 drivers
L_0000027309d66130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000027309d02b50_0 .net/2u *"_ivl_18", 5 0, L_0000027309d66130;  1 drivers
L_0000027309d66058 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027309d02c90_0 .net/2u *"_ivl_2", 5 0, L_0000027309d66058;  1 drivers
v0000027309d01930_0 .net *"_ivl_20", 0 0, L_0000027309d65e90;  1 drivers
v0000027309d01890_0 .net *"_ivl_23", 0 0, L_0000027309d00450;  1 drivers
L_0000027309d66178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000027309d01610_0 .net/2u *"_ivl_24", 5 0, L_0000027309d66178;  1 drivers
v0000027309d02830_0 .net *"_ivl_26", 0 0, L_0000027309d64770;  1 drivers
v0000027309d02bf0_0 .net *"_ivl_29", 0 0, L_0000027309d00ed0;  1 drivers
v0000027309d02d30_0 .net *"_ivl_31", 4 0, L_0000027309d65670;  1 drivers
L_0000027309d661c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027309d02dd0_0 .net/2u *"_ivl_32", 4 0, L_0000027309d661c0;  1 drivers
L_0000027309d66208 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027309d02e70_0 .net/2u *"_ivl_36", 5 0, L_0000027309d66208;  1 drivers
v0000027309d01110_0 .net *"_ivl_38", 0 0, L_0000027309d65030;  1 drivers
v0000027309d01bb0_0 .net *"_ivl_4", 0 0, L_0000027309d655d0;  1 drivers
L_0000027309d66250 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000027309d019d0_0 .net/2u *"_ivl_40", 5 0, L_0000027309d66250;  1 drivers
v0000027309d01250_0 .net *"_ivl_42", 0 0, L_0000027309d650d0;  1 drivers
v0000027309d01a70_0 .net *"_ivl_45", 0 0, L_0000027309d00290;  1 drivers
L_0000027309d66298 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000027309d014d0_0 .net/2u *"_ivl_46", 5 0, L_0000027309d66298;  1 drivers
v0000027309d012f0_0 .net *"_ivl_48", 0 0, L_0000027309d64090;  1 drivers
v0000027309ce2160_0 .net *"_ivl_51", 0 0, L_0000027309d00140;  1 drivers
L_0000027309d662e0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000027309ce2ca0_0 .net/2u *"_ivl_52", 5 0, L_0000027309d662e0;  1 drivers
v0000027309d3c680_0 .net *"_ivl_54", 0 0, L_0000027309d652b0;  1 drivers
v0000027309d3d580_0 .net *"_ivl_57", 0 0, L_0000027309d005a0;  1 drivers
L_0000027309d66328 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000027309d3c220_0 .net/2u *"_ivl_58", 5 0, L_0000027309d66328;  1 drivers
L_0000027309d660a0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000027309d3bd20_0 .net/2u *"_ivl_6", 5 0, L_0000027309d660a0;  1 drivers
v0000027309d3c180_0 .net *"_ivl_60", 0 0, L_0000027309d64b30;  1 drivers
v0000027309d3c040_0 .net *"_ivl_63", 0 0, L_0000027309d00ca0;  1 drivers
v0000027309d3ccc0_0 .net *"_ivl_65", 4 0, L_0000027309d65cb0;  1 drivers
L_0000027309d66370 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027309d3ce00_0 .net/2u *"_ivl_66", 4 0, L_0000027309d66370;  1 drivers
L_0000027309d663b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027309d3be60_0 .net/2u *"_ivl_70", 5 0, L_0000027309d663b8;  1 drivers
v0000027309d3cd60_0 .net *"_ivl_72", 0 0, L_0000027309d65170;  1 drivers
v0000027309d3b820_0 .net *"_ivl_75", 4 0, L_0000027309d65210;  1 drivers
L_0000027309d66400 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027309d3bfa0_0 .net/2u *"_ivl_76", 4 0, L_0000027309d66400;  1 drivers
v0000027309d3cb80_0 .net *"_ivl_8", 0 0, L_0000027309d64270;  1 drivers
L_0000027309d66448 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027309d3d120_0 .net/2u *"_ivl_80", 5 0, L_0000027309d66448;  1 drivers
v0000027309d3b8c0_0 .net *"_ivl_82", 0 0, L_0000027309d65df0;  1 drivers
v0000027309d3c2c0_0 .net *"_ivl_85", 4 0, L_0000027309d641d0;  1 drivers
L_0000027309d66490 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027309d3c9a0_0 .net/2u *"_ivl_86", 4 0, L_0000027309d66490;  1 drivers
L_0000027309d664d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027309d3c360_0 .net/2u *"_ivl_90", 5 0, L_0000027309d664d8;  1 drivers
v0000027309d3c400_0 .net *"_ivl_92", 0 0, L_0000027309d648b0;  1 drivers
v0000027309d3c900_0 .net *"_ivl_95", 5 0, L_0000027309d64bd0;  1 drivers
L_0000027309d66520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027309d3d1c0_0 .net/2u *"_ivl_96", 5 0, L_0000027309d66520;  1 drivers
v0000027309d3c0e0_0 .net "funct", 5 0, L_0000027309d64950;  1 drivers
v0000027309d3cae0_0 .net "immediate", 15 0, L_0000027309d644f0;  1 drivers
o0000027309d04478 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027309d3d620_0 .net "instrucao", 31 0, o0000027309d04478;  0 drivers
v0000027309d3c7c0_0 .net "jumpinicial", 25 0, L_0000027309dbfe20;  1 drivers
v0000027309d3c540_0 .net "opcode", 5 0, L_0000027309d64810;  1 drivers
v0000027309d3bbe0_0 .net "rd", 4 0, L_0000027309d65ad0;  1 drivers
v0000027309d3bc80_0 .net "rs", 4 0, L_0000027309d65350;  1 drivers
v0000027309d3bdc0_0 .net "rt", 4 0, L_0000027309d65f30;  1 drivers
v0000027309d3cea0_0 .net "shamt", 4 0, L_0000027309d649f0;  1 drivers
L_0000027309d64810 .part o0000027309d04478, 26, 6;
L_0000027309d655d0 .cmp/eq 6, L_0000027309d64810, L_0000027309d66058;
L_0000027309d64270 .cmp/eq 6, L_0000027309d64810, L_0000027309d660a0;
L_0000027309d65850 .cmp/eq 6, L_0000027309d64810, L_0000027309d660e8;
L_0000027309d65e90 .cmp/eq 6, L_0000027309d64810, L_0000027309d66130;
L_0000027309d64770 .cmp/eq 6, L_0000027309d64810, L_0000027309d66178;
L_0000027309d65670 .part o0000027309d04478, 21, 5;
L_0000027309d65350 .functor MUXZ 5, L_0000027309d661c0, L_0000027309d65670, L_0000027309d00ed0, C4<>;
L_0000027309d65030 .cmp/eq 6, L_0000027309d64810, L_0000027309d66208;
L_0000027309d650d0 .cmp/eq 6, L_0000027309d64810, L_0000027309d66250;
L_0000027309d64090 .cmp/eq 6, L_0000027309d64810, L_0000027309d66298;
L_0000027309d652b0 .cmp/eq 6, L_0000027309d64810, L_0000027309d662e0;
L_0000027309d64b30 .cmp/eq 6, L_0000027309d64810, L_0000027309d66328;
L_0000027309d65cb0 .part o0000027309d04478, 16, 5;
L_0000027309d65f30 .functor MUXZ 5, L_0000027309d66370, L_0000027309d65cb0, L_0000027309d00ca0, C4<>;
L_0000027309d65170 .cmp/eq 6, L_0000027309d64810, L_0000027309d663b8;
L_0000027309d65210 .part o0000027309d04478, 11, 5;
L_0000027309d65ad0 .functor MUXZ 5, L_0000027309d66400, L_0000027309d65210, L_0000027309d65170, C4<>;
L_0000027309d65df0 .cmp/eq 6, L_0000027309d64810, L_0000027309d66448;
L_0000027309d641d0 .part o0000027309d04478, 6, 5;
L_0000027309d649f0 .functor MUXZ 5, L_0000027309d66490, L_0000027309d641d0, L_0000027309d65df0, C4<>;
L_0000027309d648b0 .cmp/eq 6, L_0000027309d64810, L_0000027309d664d8;
L_0000027309d64bd0 .part o0000027309d04478, 0, 6;
L_0000027309d64950 .functor MUXZ 6, L_0000027309d66520, L_0000027309d64bd0, L_0000027309d648b0, C4<>;
L_0000027309d653f0 .cmp/eq 6, L_0000027309d64810, L_0000027309d66568;
L_0000027309d64310 .cmp/eq 6, L_0000027309d64810, L_0000027309d665b0;
L_0000027309d64630 .cmp/eq 6, L_0000027309d64810, L_0000027309d665f8;
L_0000027309d657b0 .cmp/eq 6, L_0000027309d64810, L_0000027309d66640;
L_0000027309d64450 .cmp/eq 6, L_0000027309d64810, L_0000027309d66688;
L_0000027309d64c70 .cmp/eq 6, L_0000027309d64810, L_0000027309d666d0;
L_0000027309d64a90 .part o0000027309d04478, 0, 16;
L_0000027309d644f0 .functor MUXZ 16, L_0000027309d66718, L_0000027309d64a90, L_0000027309d00d10, C4<>;
L_0000027309d64d10 .cmp/eq 6, L_0000027309d64810, L_0000027309d66760;
L_0000027309d64db0 .part o0000027309d04478, 0, 26;
L_0000027309dbfe20 .functor MUXZ 26, L_0000027309d667a8, L_0000027309d64db0, L_0000027309d64d10, C4<>;
S_0000027309cb0320 .scope module, "testbench" "testbench" 3 19;
 .timescale -9 -12;
v0000027309d65990_0 .var "clk", 0 0;
v0000027309d65d50_0 .var "reset", 0 0;
S_0000027309cb04b0 .scope module, "dut" "CPU" 3 23, 4 15 0, S_0000027309cb0320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000027309d00df0 .functor AND 1, v0000027309d3baa0_0, L_0000027309dbe0c0, C4<1>, C4<1>;
v0000027309d62440_0 .net "ALUOp", 1 0, v0000027309d3d6c0_0;  1 drivers
v0000027309d63ca0_0 .net "ALUOperation", 3 0, v0000027309d3ba00_0;  1 drivers
v0000027309d62940_0 .net "ALUResult", 31 0, v0000027309d3cc20_0;  1 drivers
v0000027309d62da0_0 .net "ALUSrc", 0 0, v0000027309d3d4e0_0;  1 drivers
v0000027309d637a0_0 .net "Branch", 0 0, v0000027309d3baa0_0;  1 drivers
v0000027309d63e80_0 .net "Jump", 0 0, v0000027309d3bb40_0;  1 drivers
v0000027309d62b20_0 .net "MemRead", 0 0, v0000027309d3bf00_0;  1 drivers
v0000027309d63340_0 .net "MemToReg", 0 0, v0000027309d5e740_0;  1 drivers
v0000027309d62c60_0 .net "MemWrite", 0 0, v0000027309d5e420_0;  1 drivers
v0000027309d63840_0 .net "PCSrc", 0 0, L_0000027309d00df0;  1 drivers
v0000027309d633e0_0 .net "ReadData1", 31 0, L_0000027309d00920;  1 drivers
v0000027309d63980_0 .net "ReadData2", 31 0, L_0000027309d00220;  1 drivers
o0000027309d05c78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027309d62120_0 .net "ReadRegister1", 4 0, o0000027309d05c78;  0 drivers
o0000027309d05ca8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027309d62260_0 .net "ReadRegister2", 4 0, o0000027309d05ca8;  0 drivers
v0000027309d63f20_0 .net "RegDst", 0 0, v0000027309d5f500_0;  1 drivers
v0000027309d62300_0 .net "RegWrite", 0 0, v0000027309d5e240_0;  1 drivers
v0000027309d5faa0_0 .net "WriteData", 31 0, v0000027309d62080_0;  1 drivers
v0000027309d64e50_0 .net "WriteRegister", 4 0, v0000027309d63b60_0;  1 drivers
v0000027309d64130_0 .net "Zero", 0 0, L_0000027309dbe0c0;  1 drivers
v0000027309d65710_0 .net "alu_operand2", 31 0, v0000027309d63480_0;  1 drivers
v0000027309d64ef0_0 .net "branchAddress", 31 0, L_0000027309dbe160;  1 drivers
v0000027309d658f0_0 .net "clk", 0 0, v0000027309d65990_0;  1 drivers
v0000027309d64590_0 .net "data_mem_out", 31 0, L_0000027309dbfa60;  1 drivers
RS_0000027309d053d8 .resolv tri, L_0000027309d00610, L_0000027309d00370;
v0000027309d64f90_0 .net8 "instrucao", 31 0, RS_0000027309d053d8;  2 drivers
o0000027309d05768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027309d65b70_0 .net "jump_address", 31 0, o0000027309d05768;  0 drivers
v0000027309d65490_0 .net "next_pc", 31 0, v0000027309d5fdc0_0;  1 drivers
v0000027309d643b0_0 .net "pc", 31 0, v0000027309d62800_0;  1 drivers
o0000027309d04778 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027309d65530_0 .net "pcPlus4", 31 0, o0000027309d04778;  0 drivers
v0000027309d65c10_0 .net "reset", 0 0, v0000027309d65d50_0;  1 drivers
v0000027309d65a30_0 .net "shiftedOffset", 31 0, L_0000027309dbf060;  1 drivers
v0000027309d646d0_0 .net "signExtendedOffset", 31 0, L_0000027309dbfce0;  1 drivers
L_0000027309dbe840 .part RS_0000027309d053d8, 26, 6;
L_0000027309dbe8e0 .part RS_0000027309d053d8, 0, 16;
L_0000027309dbed40 .part RS_0000027309d053d8, 0, 6;
L_0000027309dbe660 .part RS_0000027309d053d8, 16, 5;
L_0000027309dbe700 .part RS_0000027309d053d8, 11, 5;
S_0000027309c94360 .scope module, "adder" "Adder32" 4 96, 5 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000027309d3c860_0 .net "a", 31 0, o0000027309d04778;  alias, 0 drivers
v0000027309d3c4a0_0 .net "b", 31 0, L_0000027309dbf060;  alias, 1 drivers
v0000027309d3d260_0 .net "sum", 31 0, L_0000027309dbe160;  alias, 1 drivers
L_0000027309dbe160 .arith/sum 32, o0000027309d04778, L_0000027309dbf060;
S_0000027309c944f0 .scope module, "alu" "ALU" 4 74, 6 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0000027309d3d300_0 .net "A", 31 0, L_0000027309d00920;  alias, 1 drivers
L_0000027309d669a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000027309d3cf40_0 .net "ALUOperation", 3 0, L_0000027309d669a0;  1 drivers
v0000027309d3cc20_0 .var "ALUResult", 31 0;
v0000027309d3ca40_0 .net "B", 31 0, L_0000027309dbfce0;  alias, 1 drivers
v0000027309d3d3a0_0 .net "Zero", 0 0, L_0000027309dbe0c0;  alias, 1 drivers
L_0000027309d668c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027309d3d440_0 .net/2u *"_ivl_0", 31 0, L_0000027309d668c8;  1 drivers
v0000027309d3c5e0_0 .net *"_ivl_2", 0 0, L_0000027309dbff60;  1 drivers
L_0000027309d66910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027309d3c720_0 .net/2u *"_ivl_4", 0 0, L_0000027309d66910;  1 drivers
L_0000027309d66958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027309d3b960_0 .net/2u *"_ivl_6", 0 0, L_0000027309d66958;  1 drivers
E_0000027309cf2cd0 .event anyedge, v0000027309d3cf40_0, v0000027309d3d300_0, v0000027309d3ca40_0;
L_0000027309dbff60 .cmp/eq 32, v0000027309d3cc20_0, L_0000027309d668c8;
L_0000027309dbe0c0 .functor MUXZ 1, L_0000027309d66958, L_0000027309d66910, L_0000027309dbff60, C4<>;
S_0000027309c8ee30 .scope module, "alucontrol" "ALUControl" 4 68, 7 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControlSignal";
v0000027309d3ba00_0 .var "ALUControlSignal", 3 0;
v0000027309d3cfe0_0 .net "ALUOp", 1 0, v0000027309d3d6c0_0;  alias, 1 drivers
v0000027309d3d080_0 .net "funct", 5 0, L_0000027309dbed40;  1 drivers
E_0000027309cf2310 .event anyedge, v0000027309d3cfe0_0, v0000027309d3d080_0;
S_0000027309c8efc0 .scope module, "control" "ControlUnit" 4 40, 8 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
v0000027309d3d6c0_0 .var "ALUOp", 1 0;
v0000027309d3d4e0_0 .var "ALUSrc", 0 0;
v0000027309d3baa0_0 .var "Branch", 0 0;
v0000027309d3bb40_0 .var "Jump", 0 0;
v0000027309d3bf00_0 .var "MemRead", 0 0;
v0000027309d5e740_0 .var "MemToReg", 0 0;
v0000027309d5e420_0 .var "MemWrite", 0 0;
v0000027309d5f500_0 .var "RegDst", 0 0;
v0000027309d5e240_0 .var "RegWrite", 0 0;
v0000027309d5e380_0 .net "opcode", 31 26, L_0000027309dbe840;  1 drivers
E_0000027309cf2350 .event anyedge, v0000027309d5e380_0;
S_0000027309cbb060 .scope module, "data_mem" "DataMemory" 4 87, 9 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0000027309d5fe60_0 .net "MemRead", 0 0, v0000027309d3bf00_0;  alias, 1 drivers
v0000027309d5ed80_0 .net "MemWrite", 0 0, v0000027309d5e420_0;  alias, 1 drivers
v0000027309d5f5a0_0 .net *"_ivl_0", 31 0, L_0000027309dbf7e0;  1 drivers
v0000027309d5ff00_0 .net *"_ivl_3", 7 0, L_0000027309dbf100;  1 drivers
v0000027309d5e100_0 .net *"_ivl_4", 9 0, L_0000027309dbfc40;  1 drivers
L_0000027309d66a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027309d5e060_0 .net *"_ivl_7", 1 0, L_0000027309d66a30;  1 drivers
L_0000027309d66a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027309d5e880_0 .net/2u *"_ivl_8", 31 0, L_0000027309d66a78;  1 drivers
v0000027309d5f460_0 .net "address", 31 0, v0000027309d3cc20_0;  alias, 1 drivers
v0000027309d5f140_0 .net "clk", 0 0, v0000027309d65990_0;  alias, 1 drivers
v0000027309d5eec0_0 .var/i "i", 31 0;
v0000027309d5ec40 .array "memory", 0 255, 31 0;
v0000027309d5e1a0_0 .net "readData", 31 0, L_0000027309dbfa60;  alias, 1 drivers
v0000027309d5e2e0_0 .net "writeData", 31 0, L_0000027309d00220;  alias, 1 drivers
E_0000027309cf28d0 .event anyedge, v0000027309d5e420_0, v0000027309d5e2e0_0, v0000027309d3cc20_0;
L_0000027309dbf7e0 .array/port v0000027309d5ec40, L_0000027309dbfc40;
L_0000027309dbf100 .part v0000027309d3cc20_0, 2, 8;
L_0000027309dbfc40 .concat [ 8 2 0 0], L_0000027309dbf100, L_0000027309d66a30;
L_0000027309dbfa60 .functor MUXZ 32, L_0000027309d66a78, L_0000027309dbf7e0, v0000027309d3bf00_0, C4<>;
S_0000027309cbb1f0 .scope module, "fetch" "FetchUnit" 4 29, 10 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instrucao";
v0000027309d5e560_0 .net "clk", 0 0, v0000027309d65990_0;  alias, 1 drivers
v0000027309d5e600_0 .net8 "instrucao", 31 0, RS_0000027309d053d8;  alias, 2 drivers
v0000027309d5fa00_0 .var "pc", 31 0;
v0000027309d5f820_0 .net "pc_incrementado", 31 0, L_0000027309dbede0;  1 drivers
v0000027309d5f960_0 .net "reset", 0 0, v0000027309d65d50_0;  alias, 1 drivers
E_0000027309cf2ad0 .event posedge, v0000027309d5f960_0, v0000027309d5f140_0;
S_0000027309ca1de0 .scope module, "memoria" "MemoriaDeInstrucoes" 10 20, 11 1 0, S_0000027309cbb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_0000027309d00610 .functor BUFZ 32, L_0000027309dbf4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027309d5ea60_0 .net *"_ivl_0", 31 0, L_0000027309dbf4c0;  1 drivers
v0000027309d5f640_0 .net *"_ivl_3", 7 0, L_0000027309dbe520;  1 drivers
v0000027309d5e7e0_0 .net *"_ivl_4", 9 0, L_0000027309dbef20;  1 drivers
L_0000027309d66838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027309d5eb00_0 .net *"_ivl_7", 1 0, L_0000027309d66838;  1 drivers
v0000027309d5e920_0 .net "addr", 31 0, v0000027309d5fa00_0;  1 drivers
v0000027309d5f6e0_0 .var/i "i", 31 0;
v0000027309d5eba0_0 .net8 "instrucao", 31 0, RS_0000027309d053d8;  alias, 2 drivers
v0000027309d5e4c0 .array "memoria", 0 255, 31 0;
L_0000027309dbf4c0 .array/port v0000027309d5e4c0, L_0000027309dbef20;
L_0000027309dbe520 .part v0000027309d5fa00_0, 2, 8;
L_0000027309dbef20 .concat [ 8 2 0 0], L_0000027309dbe520, L_0000027309d66838;
S_0000027309ca1f70 .scope module, "somador" "Add4" 10 14, 12 1 0, S_0000027309cbb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000027309d667f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027309d5f780_0 .net/2u *"_ivl_0", 31 0, L_0000027309d667f0;  1 drivers
v0000027309d5f280_0 .net "in", 31 0, v0000027309d5fa00_0;  alias, 1 drivers
v0000027309d5ece0_0 .net "out", 31 0, L_0000027309dbede0;  alias, 1 drivers
L_0000027309dbede0 .arith/sum 32, v0000027309d5fa00_0, L_0000027309d667f0;
S_0000027309c980d0 .scope module, "instr_mem" "MemoriaDeInstrucoes" 4 35, 11 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_0000027309d00370 .functor BUFZ 32, L_0000027309dbf420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027309d5e6a0_0 .net *"_ivl_0", 31 0, L_0000027309dbf420;  1 drivers
v0000027309d5e9c0_0 .net *"_ivl_3", 7 0, L_0000027309dbf560;  1 drivers
v0000027309d5ee20_0 .net *"_ivl_4", 9 0, L_0000027309dbfba0;  1 drivers
L_0000027309d66880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027309d5f3c0_0 .net *"_ivl_7", 1 0, L_0000027309d66880;  1 drivers
v0000027309d5ef60_0 .net "addr", 31 0, v0000027309d62800_0;  alias, 1 drivers
v0000027309d5f8c0_0 .var/i "i", 31 0;
v0000027309d5f000_0 .net8 "instrucao", 31 0, RS_0000027309d053d8;  alias, 2 drivers
v0000027309d5fbe0 .array "memoria", 0 255, 31 0;
L_0000027309dbf420 .array/port v0000027309d5fbe0, L_0000027309dbfba0;
L_0000027309dbf560 .part v0000027309d62800_0, 2, 8;
L_0000027309dbfba0 .concat [ 8 2 0 0], L_0000027309dbf560, L_0000027309d66880;
S_0000027309c98260 .scope module, "mux" "MUX" 4 104, 13 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Adder32";
    .port_info 1 /INPUT 32 "Add4";
    .port_info 2 /INPUT 1 "seletor1";
    .port_info 3 /OUTPUT 32 "mux1";
    .port_info 4 /INPUT 5 "rt";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 1 "seletor2";
    .port_info 7 /OUTPUT 5 "mux2";
    .port_info 8 /INPUT 32 "ReadData2";
    .port_info 9 /INPUT 32 "SignalExtend";
    .port_info 10 /INPUT 1 "seletor3";
    .port_info 11 /OUTPUT 32 "mux3";
    .port_info 12 /INPUT 32 "readData";
    .port_info 13 /INPUT 32 "ALUResult";
    .port_info 14 /INPUT 1 "seletor4";
    .port_info 15 /OUTPUT 32 "mux4";
    .port_info 16 /INPUT 32 "jump_target";
    .port_info 17 /INPUT 1 "seletor5";
    .port_info 18 /OUTPUT 32 "mux5";
v0000027309d5f0a0_0 .net "ALUResult", 31 0, v0000027309d3cc20_0;  alias, 1 drivers
v0000027309d5f1e0_0 .net "Add4", 31 0, o0000027309d04778;  alias, 0 drivers
v0000027309d5f320_0 .net "Adder32", 31 0, L_0000027309dbe160;  alias, 1 drivers
v0000027309d5fb40_0 .net "ReadData2", 31 0, L_0000027309d00220;  alias, 1 drivers
v0000027309d5fc80_0 .net "SignalExtend", 31 0, L_0000027309dbfce0;  alias, 1 drivers
v0000027309d5fd20_0 .net "jump_target", 31 0, o0000027309d05768;  alias, 0 drivers
v0000027309d5fdc0_0 .var "mux1", 31 0;
v0000027309d63b60_0 .var "mux2", 4 0;
v0000027309d63480_0 .var "mux3", 31 0;
v0000027309d62080_0 .var "mux4", 31 0;
v0000027309d62800_0 .var "mux5", 31 0;
v0000027309d63700_0 .net "rd", 4 0, L_0000027309dbe700;  1 drivers
v0000027309d62580_0 .net "readData", 31 0, L_0000027309dbfa60;  alias, 1 drivers
v0000027309d62620_0 .net "rt", 4 0, L_0000027309dbe660;  1 drivers
v0000027309d63520_0 .net "seletor1", 0 0, L_0000027309d00df0;  alias, 1 drivers
v0000027309d63020_0 .net "seletor2", 0 0, v0000027309d5f500_0;  alias, 1 drivers
v0000027309d62ee0_0 .net "seletor3", 0 0, v0000027309d3d4e0_0;  alias, 1 drivers
v0000027309d630c0_0 .net "seletor4", 0 0, v0000027309d5e740_0;  alias, 1 drivers
v0000027309d621c0_0 .net "seletor5", 0 0, v0000027309d3bb40_0;  alias, 1 drivers
E_0000027309cf2790/0 .event anyedge, v0000027309d63520_0, v0000027309d3c860_0, v0000027309d3d260_0, v0000027309d5f500_0;
E_0000027309cf2790/1 .event anyedge, v0000027309d62620_0, v0000027309d63700_0, v0000027309d3d4e0_0, v0000027309d5e2e0_0;
E_0000027309cf2790/2 .event anyedge, v0000027309d3ca40_0, v0000027309d5e740_0, v0000027309d5e1a0_0, v0000027309d3cc20_0;
E_0000027309cf2790/3 .event anyedge, v0000027309d3bb40_0, v0000027309d5fdc0_0, v0000027309d5fd20_0;
E_0000027309cf2790 .event/or E_0000027309cf2790/0, E_0000027309cf2790/1, E_0000027309cf2790/2, E_0000027309cf2790/3;
S_0000027309ca6db0 .scope module, "reg_file" "Registradores" 4 53, 14 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "ReadData1";
    .port_info 6 /OUTPUT 32 "ReadData2";
L_0000027309d00920 .functor BUFZ 32, L_0000027309dbefc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027309d00220 .functor BUFZ 32, L_0000027309dbe5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027309d629e0_0 .net "ReadData1", 31 0, L_0000027309d00920;  alias, 1 drivers
v0000027309d62bc0_0 .net "ReadData2", 31 0, L_0000027309d00220;  alias, 1 drivers
v0000027309d635c0_0 .net "ReadRegister1", 4 0, o0000027309d05c78;  alias, 0 drivers
v0000027309d628a0_0 .net "ReadRegister2", 4 0, o0000027309d05ca8;  alias, 0 drivers
v0000027309d632a0_0 .net "RegWrite", 0 0, v0000027309d5e240_0;  alias, 1 drivers
v0000027309d63d40_0 .net "WriteData", 31 0, v0000027309d62080_0;  alias, 1 drivers
v0000027309d62f80_0 .net "WriteRegister", 4 0, v0000027309d63b60_0;  alias, 1 drivers
v0000027309d62d00_0 .net *"_ivl_0", 31 0, L_0000027309dbefc0;  1 drivers
L_0000027309d66b08 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0000027309d623a0_0 .net *"_ivl_10", 6 0, L_0000027309d66b08;  1 drivers
L_0000027309d66ac0 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0000027309d626c0_0 .net *"_ivl_2", 6 0, L_0000027309d66ac0;  1 drivers
v0000027309d62760_0 .net *"_ivl_8", 31 0, L_0000027309dbe5c0;  1 drivers
v0000027309d624e0_0 .var/i "i", 31 0;
v0000027309d62e40 .array "registers", 0 31, 31 0;
E_0000027309cf2510 .event anyedge, v0000027309d5e240_0, v0000027309d63b60_0, v0000027309d62080_0;
L_0000027309dbefc0 .array/port v0000027309d62e40, L_0000027309d66ac0;
L_0000027309dbe5c0 .array/port v0000027309d62e40, L_0000027309d66b08;
S_0000027309ca6f40 .scope module, "shift_left" "ShiftLeft2" 4 82, 15 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000027309d63c00_0 .net *"_ivl_2", 29 0, L_0000027309dbf9c0;  1 drivers
L_0000027309d669e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027309d63160_0 .net *"_ivl_4", 1 0, L_0000027309d669e8;  1 drivers
v0000027309d62a80_0 .net "in", 31 0, L_0000027309dbfce0;  alias, 1 drivers
v0000027309d63a20_0 .net "out", 31 0, L_0000027309dbf060;  alias, 1 drivers
L_0000027309dbf9c0 .part L_0000027309dbfce0, 0, 30;
L_0000027309dbf060 .concat [ 2 30 0 0], L_0000027309d669e8, L_0000027309dbf9c0;
S_0000027309cc2ae0 .scope module, "sign_ext" "SignExtend" 4 63, 16 1 0, S_0000027309cb04b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000027309d63de0_0 .net *"_ivl_1", 0 0, L_0000027309dbfec0;  1 drivers
v0000027309d63660_0 .net *"_ivl_2", 15 0, L_0000027309dbf920;  1 drivers
v0000027309d63200_0 .net "in", 15 0, L_0000027309dbe8e0;  1 drivers
v0000027309d638e0_0 .net "out", 31 0, L_0000027309dbfce0;  alias, 1 drivers
L_0000027309dbfec0 .part L_0000027309dbe8e0, 15, 1;
LS_0000027309dbf920_0_0 .concat [ 1 1 1 1], L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0;
LS_0000027309dbf920_0_4 .concat [ 1 1 1 1], L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0;
LS_0000027309dbf920_0_8 .concat [ 1 1 1 1], L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0;
LS_0000027309dbf920_0_12 .concat [ 1 1 1 1], L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0, L_0000027309dbfec0;
L_0000027309dbf920 .concat [ 4 4 4 4], LS_0000027309dbf920_0_0, LS_0000027309dbf920_0_4, LS_0000027309dbf920_0_8, LS_0000027309dbf920_0_12;
L_0000027309dbfce0 .concat [ 16 16 0 0], L_0000027309dbe8e0, L_0000027309dbf920;
    .scope S_0000027309ca1de0;
T_0 ;
    %pushi/vec4 1006702593, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5e4c0, 4, 0;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5e4c0, 4, 0;
    %pushi/vec4 1006702593, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5e4c0, 4, 0;
    %pushi/vec4 2351497220, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5e4c0, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5e4c0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000027309d5f6e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027309d5f6e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027309d5f6e0_0;
    %store/vec4a v0000027309d5e4c0, 4, 0;
    %load/vec4 v0000027309d5f6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027309d5f6e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000027309cbb1f0;
T_1 ;
    %wait E_0000027309cf2ad0;
    %load/vec4 v0000027309d5f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027309d5fa00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027309d5f820_0;
    %assign/vec4 v0000027309d5fa00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027309c980d0;
T_2 ;
    %pushi/vec4 1006702593, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5fbe0, 4, 0;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5fbe0, 4, 0;
    %pushi/vec4 1006702593, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5fbe0, 4, 0;
    %pushi/vec4 2351497220, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5fbe0, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027309d5fbe0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000027309d5f8c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027309d5f8c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027309d5f8c0_0;
    %store/vec4a v0000027309d5fbe0, 4, 0;
    %load/vec4 v0000027309d5f8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027309d5f8c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000027309c8efc0;
T_3 ;
    %wait E_0000027309cf2350;
    %load/vec4 v0000027309d5e380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3baa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027309d3d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bb40_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d5f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d5e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3baa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027309d3d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bb40_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5f500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d3d4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d5e740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d5e240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d3bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3baa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027309d3d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bb40_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5f500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d3d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d5e420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3baa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027309d3d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bb40_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d3baa0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027309d3d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bb40_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000027309d5f500_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000027309d3d4e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000027309d5e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d5e420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d3baa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027309d3d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d3bb40_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027309ca6db0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d624e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000027309d624e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027309d624e0_0;
    %store/vec4a v0000027309d62e40, 4, 0;
    %load/vec4 v0000027309d624e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027309d624e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000027309ca6db0;
T_5 ;
    %wait E_0000027309cf2510;
    %load/vec4 v0000027309d632a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000027309d62f80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000027309d63d40_0;
    %load/vec4 v0000027309d62f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027309d62e40, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027309c8ee30;
T_6 ;
    %wait E_0000027309cf2310;
    %load/vec4 v0000027309d3cfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000027309d3d080_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027309d3ba00_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027309c944f0;
T_7 ;
    %wait E_0000027309cf2cd0;
    %load/vec4 v0000027309d3cf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0000027309d3d300_0;
    %load/vec4 v0000027309d3ca40_0;
    %and;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0000027309d3d300_0;
    %load/vec4 v0000027309d3ca40_0;
    %or;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000027309d3d300_0;
    %load/vec4 v0000027309d3ca40_0;
    %add;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000027309d3d300_0;
    %load/vec4 v0000027309d3ca40_0;
    %sub;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000027309d3d300_0;
    %load/vec4 v0000027309d3ca40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000027309d3d300_0;
    %load/vec4 v0000027309d3ca40_0;
    %or;
    %inv;
    %store/vec4 v0000027309d3cc20_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027309cbb060;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d5eec0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000027309d5eec0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027309d5eec0_0;
    %store/vec4a v0000027309d5ec40, 4, 0;
    %load/vec4 v0000027309d5eec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027309d5eec0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000027309cbb060;
T_9 ;
    %wait E_0000027309cf28d0;
    %load/vec4 v0000027309d5ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000027309d5e2e0_0;
    %load/vec4 v0000027309d5f460_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000027309d5ec40, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027309c98260;
T_10 ;
    %wait E_0000027309cf2790;
    %load/vec4 v0000027309d63520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d5fdc0_0, 0, 32;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0000027309d5f1e0_0;
    %store/vec4 v0000027309d5fdc0_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0000027309d5f320_0;
    %store/vec4 v0000027309d5fdc0_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %load/vec4 v0000027309d63020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000027309d63b60_0, 0, 5;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0000027309d62620_0;
    %store/vec4 v0000027309d63b60_0, 0, 5;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0000027309d63700_0;
    %store/vec4 v0000027309d63b60_0, 0, 5;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v0000027309d62ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d63480_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0000027309d5fb40_0;
    %store/vec4 v0000027309d63480_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0000027309d5fc80_0;
    %store/vec4 v0000027309d63480_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %load/vec4 v0000027309d630c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d62080_0, 0, 32;
    %jmp T_10.15;
T_10.12 ;
    %load/vec4 v0000027309d62580_0;
    %store/vec4 v0000027309d62080_0, 0, 32;
    %jmp T_10.15;
T_10.13 ;
    %load/vec4 v0000027309d5f0a0_0;
    %store/vec4 v0000027309d62080_0, 0, 32;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %load/vec4 v0000027309d621c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027309d62800_0, 0, 32;
    %jmp T_10.19;
T_10.16 ;
    %load/vec4 v0000027309d5fdc0_0;
    %store/vec4 v0000027309d62800_0, 0, 32;
    %jmp T_10.19;
T_10.17 ;
    %load/vec4 v0000027309d5fd20_0;
    %store/vec4 v0000027309d62800_0, 0, 32;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027309cb0320;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0000027309d65990_0;
    %inv;
    %store/vec4 v0000027309d65990_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027309cb0320;
T_12 ;
    %vpi_call 3 148 "$dumpfile", "cpu_waveform.vcd" {0 0 0};
    %vpi_call 3 149 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027309cb0320 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d65990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027309d65d50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027309d65d50_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 3 157 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./Decodificador.v";
    "CPU_tb.v";
    "CPU.v";
    "./Adder32.v";
    "./ALU.v";
    "./ALUControl.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./FetchUnit.v";
    "./MemoriaDeInstrucoes.v";
    "./Add4.v";
    "./MUX.v";
    "./Registradores.v";
    "./ShiftLeft2.v";
    "./SignalExtend.v";
