{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -y 60 -defaultsOSRD
preplace port swdio -pg 1 -y 300 -defaultsOSRD
preplace port qspi_flash -pg 1 -y 870 -defaultsOSRD
preplace port sys_clock -pg 1 -y 900 -defaultsOSRD
preplace port usb_uart -pg 1 -y 430 -defaultsOSRD
preplace port push_buttons_4bits -pg 1 -y 740 -defaultsOSRD
preplace port rgb_led -pg 1 -y 720 -defaultsOSRD
preplace port swdclk -pg 1 -y 570 -defaultsOSRD
preplace port led_4bits -pg 1 -y 560 -defaultsOSRD
preplace port reset -pg 1 -y 20 -defaultsOSRD
preplace port dip_switches_4bits -pg 1 -y 580 -defaultsOSRD
preplace inst iopin_0 -pg 1 -lvl 4 -y 290 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 390 -defaultsOSRD
preplace inst mig_7series_1 -pg 1 -lvl 4 -y 110 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -y 690 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 580 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -y 700 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -y 740 -defaultsOSRD
preplace inst Clocks_and_Resets -pg 1 -lvl 1 -y 910 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -y 440 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -y 590 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -y 890 -defaultsOSRD
preplace inst CORTEXM1_AXI_0 -pg 1 -lvl 2 -y 500 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 4 1 NJ
preplace netloc xlconstant_1_dout 1 1 1 NJ
preplace netloc clk_wiz_0_clk_cpu 1 1 3 390 340 850 340 1230
preplace netloc xlconstant_2_dout 1 2 1 840
preplace netloc axi_uartlite_0_interrupt 1 0 5 20 1030 NJ 1030 NJ 1030 NJ 1030 1620
preplace netloc CORTEXM1_AXI_0_CM1_AXI3 1 2 1 N
preplace netloc rst_mig_7series_1_81M_peripheral_aresetn 1 2 2 860 160 N
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 1210
preplace netloc Clocks_and_Resets_ext_spi_clk 1 1 3 NJ 950 NJ 950 1240
preplace netloc SWCLKTCK_0_1 1 0 2 NJ 570 NJ
preplace netloc Clocks_and_Resets_sysresetn 1 1 3 380 100 N 100 N
preplace netloc sys_clock 1 0 1 NJ
preplace netloc axi_gpio_1_GPIO2 1 4 1 NJ
preplace netloc Clocks_and_Resets_interconnect_aresetn 1 1 3 400 350 840 370 1200
preplace netloc mig_7series_0_ui_clk 1 2 3 870 810 1220 660 1610
preplace netloc iopin_0_o 1 1 4 420 290 NJ 290 1200J 360 1600
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 N
preplace netloc xlconstant_0_dout 1 1 1 370
preplace netloc CORTEXM1_AXI_0_SWDO 1 2 2 820 280 NJ
preplace netloc xlconcat_0_dout 1 1 1 410
preplace netloc axi_gpio_0_GPIO2 1 4 1 NJ
preplace netloc axi_gpio_1_ip2intc_irpt 1 0 5 40 1010 NJ 1010 NJ 1010 NJ 1010 1590
preplace netloc axi_interconnect_0_M05_AXI 1 3 1 1180
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1210
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ
preplace netloc axi_uartlite_0_UART 1 4 1 NJ
preplace netloc axi_gpio_0_ip2intc_irpt 1 0 5 30 1000 NJ 1000 NJ 1000 NJ 1000 1600
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 N
preplace netloc Net 1 4 1 NJ
preplace netloc mig_7series_1_DDR3 1 4 1 N
preplace netloc axi_gpio_1_GPIO 1 4 1 NJ
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 5 50 1020 NJ 1020 NJ 1020 NJ 1020 1580
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 1190
preplace netloc mig_7series_1_ui_addn_clk_0 1 3 2 1240 220 1600
preplace netloc xlconstant_3_dout 1 3 1 1170
preplace netloc CORTEXM1_AXI_0_SWDOEN 1 2 2 830 300 NJ
levelinfo -pg 1 0 210 620 1020 1410 1640 -top 0 -bot 1040
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"1"
}
