Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS