{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a200tfbv484-2L",
      "name": "main",
      "pfm_name": "vendor:lib:main:1.0",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "axi_ethernet_1": "",
      "util_ds_buf_0": "",
      "axi_ethernet_0": "",
      "mig_7series_0": "",
      "microblaze_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_166M": "",
      "axis_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_ss_slid": ""
        },
        "m00_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        },
        "m01_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        },
        "m02_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        },
        "m03_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        }
      },
      "rst_clk_wiz_100M": "",
      "clk_wiz": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "can_0": "",
      "axi_iic_0": "",
      "axi_uartlite_0": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconcat_2": "",
      "version_0": "",
      "xlconcat_3": "",
      "ADC_K5101HB04FI_1": "",
      "ADC_K5101HB04FI_0": "",
      "CAM_ctrl_0": ""
    },
    "interface_ports": {
      "mdio_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
      },
      "SGMII_S_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "iic_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "SYS_CLK": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
      }
    },
    "ports": {
      "DDR3_ADDR": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "DDR3_D": {
        "direction": "IO",
        "left": "31",
        "right": "0"
      },
      "DDR3_RAS": {
        "direction": "O"
      },
      "DDR3_CAS": {
        "direction": "O"
      },
      "DDR3_WE": {
        "direction": "O"
      },
      "DDR3_S0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR3_ODT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR3_SKE0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR3_RESET": {
        "direction": "O"
      },
      "DDR3_CLK_P": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR3_CLK_N": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "SGMII_S_IN_P": {
        "direction": "I"
      },
      "SGMII_S_IN_N": {
        "direction": "I"
      },
      "SGMII_S_OUT_P": {
        "direction": "O"
      },
      "SGMII_S_OUT_N": {
        "direction": "O"
      },
      "ENET_MDC": {
        "direction": "O"
      },
      "ENET_RESETn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ENET_INTn": {
        "direction": "O"
      },
      "ENET_125MHZ": {
        "direction": "O"
      },
      "RGMII_TXD": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "RGMII_RXD": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "RGMII_TXC": {
        "direction": "O"
      },
      "RGMII_TX_EN": {
        "direction": "O"
      },
      "RGMII_RXC": {
        "direction": "I"
      },
      "RGMII_RX_DV": {
        "direction": "I"
      },
      "ENET_MDIO": {
        "direction": "O"
      },
      "DDR3_DM": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "DDR3_DQS_N": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      },
      "DDR3_DQS_P": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      },
      "DDR3_BA": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "reset_rtl_0_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "CAN_RX": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "CAN_TX": {
        "direction": "O"
      },
      "UART_RX": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "UART_TX": {
        "direction": "O"
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "ADC0_CLK_P": {
        "direction": "I"
      },
      "ADC0_CLK_N": {
        "direction": "I"
      },
      "ADC0_DCO": {
        "direction": "I"
      },
      "ADC0_OR": {
        "direction": "I"
      },
      "ADC0_D": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ADC1_CLK_N": {
        "direction": "I"
      },
      "ADC1_CLK_P": {
        "direction": "I"
      },
      "ADC1_D": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ADC1_DCO": {
        "direction": "I"
      },
      "ADC1_OR": {
        "direction": "I"
      },
      "PHY_COL": {
        "direction": "I"
      },
      "PXY_RX_ERR": {
        "direction": "I"
      },
      "ENET_TRSTn": {
        "direction": "I"
      },
      "PHY_CRS": {
        "direction": "I"
      },
      "ADC0_CSn": {
        "direction": "I"
      },
      "ADC1_CSn": {
        "direction": "I"
      },
      "ADC_PWR": {
        "direction": "I"
      },
      "ADC_SDIO": {
        "direction": "I"
      },
      "ADC_RESn": {
        "direction": "I"
      },
      "ADC_SDA": {
        "direction": "I"
      },
      "ADC_LDAC": {
        "direction": "I"
      },
      "ADC_INT": {
        "direction": "I"
      },
      "ADC_SCL": {
        "direction": "I"
      },
      "ADC_HV_EN": {
        "direction": "I"
      },
      "BISS1_DATA": {
        "direction": "I"
      },
      "BISS1_CLK": {
        "direction": "I"
      },
      "BISS2_DATA": {
        "direction": "I"
      },
      "BISS2_CLK": {
        "direction": "I"
      },
      "BISS_ZPNT": {
        "direction": "I"
      },
      "LED_1": {
        "direction": "O"
      },
      "USER_OUT": {
        "direction": "O"
      },
      "LASER_SHDN": {
        "direction": "I"
      },
      "LASER_DISABLE": {
        "direction": "I"
      },
      "LASER_EN_POW": {
        "direction": "I"
      },
      "LASER_LVDS": {
        "direction": "I"
      },
      "LASER_SDA": {
        "direction": "I"
      },
      "LASER_SCL": {
        "direction": "I"
      },
      "CAM_MD_N": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "CAM_MD_P": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "CAM_MC_P": {
        "direction": "I"
      },
      "CAM_MC_N": {
        "direction": "I"
      },
      "CAN_STB": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "10000000"
          }
        }
      },
      "SYS_CLK_P": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "133000000"
          }
        }
      },
      "SYS_CLK_N": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "133000000"
          }
        }
      },
      "SGMII_S_CLK_P": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "SGMII_S_CLK_N": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "components": {
      "axi_ethernet_1": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
        "xci_name": "main_axi_ethernet_0_1",
        "parameters": {
          "PHY_TYPE": {
            "value": "RGMII"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "rgmii": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "aximm_slave_decl": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "Memory Map for aximm_slave_decl;xilinx.com:boundary:passthru:1.0;register;NONE;NONE;NONE;NONE": {
                      "base_address": "0",
                      "range": "0",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "main_util_ds_buf_0_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS"
          }
        }
      },
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
        "xci_name": "main_axi_ethernet_0_0",
        "parameters": {
          "PHY_TYPE": {
            "value": "SGMII"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "sgmii": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
          },
          "mgt_clk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "aximm_slave_decl": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "Memory Map for aximm_slave_decl;xilinx.com:boundary:passthru:1.0;register;NONE;NONE;NONE;NONE": {
                      "base_address": "0",
                      "range": "0",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "main_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "main_microblaze_0_0",
        "parameters": {
          "C_CACHE_BYTE_SIZE": {
            "value": "8192"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "17"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "8192"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_FSL_LINKS": {
            "value": "1"
          },
          "C_I_AXI": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > main microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "main_axi_smc_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_mig_7series_0_166M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "main_rst_mig_7series_0_166M_0"
      },
      "axis_interconnect_0": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "main_axis_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_AXIS_ARESETN"
              }
            }
          },
          "M01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_AXIS_ARESETN"
              }
            }
          },
          "M02_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_AXIS_ARESETN"
              }
            }
          },
          "M03_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "main_xbar_0",
            "parameters": {
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000001"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000001"
              },
              "M02_AXIS_BASETDEST": {
                "value": "0x00000002"
              },
              "M02_AXIS_HIGHTDEST": {
                "value": "0x00000002"
              },
              "M03_AXIS_BASETDEST": {
                "value": "0x00000003"
              },
              "M03_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slid": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_slid_0",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "2"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_ss_slid": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slid/S_AXIS"
                ]
              },
              "auto_ss_slid_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slid/M_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slid/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slid/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_k_0",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_slidr_0",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              },
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_k_1",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_slidr_1",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              },
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_k_2",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_slidr_2",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              },
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m02_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_k_3",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "main_auto_ss_slidr_3",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              },
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m03_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "m00_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "m01_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M01_AXIS",
              "m01_couplers/M_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXIS",
              "m01_couplers/S_AXIS"
            ]
          },
          "m02_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M02_AXIS",
              "m02_couplers/M_AXIS"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXIS",
              "m02_couplers/S_AXIS"
            ]
          },
          "m03_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M03_AXIS",
              "m03_couplers/M_AXIS"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXIS",
              "m03_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "axis_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK",
              "m01_couplers/S_AXIS_ACLK",
              "m02_couplers/S_AXIS_ACLK",
              "m03_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN",
              "m01_couplers/S_AXIS_ARESETN",
              "m02_couplers/S_AXIS_ARESETN",
              "m03_couplers/S_AXIS_ARESETN"
            ]
          },
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN"
            ]
          },
          "M01_AXIS_ACLK_1": {
            "ports": [
              "M01_AXIS_ACLK",
              "m01_couplers/M_AXIS_ACLK"
            ]
          },
          "M01_AXIS_ARESETN_1": {
            "ports": [
              "M01_AXIS_ARESETN",
              "m01_couplers/M_AXIS_ARESETN"
            ]
          },
          "M02_AXIS_ACLK_1": {
            "ports": [
              "M02_AXIS_ACLK",
              "m02_couplers/M_AXIS_ACLK"
            ]
          },
          "M02_AXIS_ARESETN_1": {
            "ports": [
              "M02_AXIS_ARESETN",
              "m02_couplers/M_AXIS_ARESETN"
            ]
          },
          "M03_AXIS_ACLK_1": {
            "ports": [
              "M03_AXIS_ACLK",
              "m03_couplers/M_AXIS_ACLK"
            ]
          },
          "M03_AXIS_ARESETN_1": {
            "ports": [
              "M03_AXIS_ARESETN",
              "m03_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "main_rst_clk_wiz_100M_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "main_clk_wiz_4",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "792.544"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "832.251"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "65"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "main_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "main_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "main_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > main microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "main_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "main_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "mig_7series_0_ui_clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "main_mdm_1_0"
      },
      "can_0": {
        "vlnv": "xilinx.com:ip:can:5.0",
        "xci_name": "main_can_0_0"
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "main_axi_iic_0_0"
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "main_axi_uartlite_0_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "10"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_xlconcat_0_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_xlconcat_0_3",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "version_0": {
        "vlnv": "xilinx.com:module_ref:version:1.0",
        "xci_name": "main_version_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "version",
          "boundary_crc": "0x0"
        },
        "ports": {
          "nrst": {
            "direction": "I"
          },
          "mclk": {
            "direction": "I"
          },
          "test_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "test_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "test_led": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "adc_led": {
            "direction": "O"
          },
          "clk_1KHZ": {
            "direction": "O"
          },
          "dinp": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "time_ms": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "vout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlconcat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_xlconcat_2_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "ADC_K5101HB04FI_1": {
        "vlnv": "xilinx.com:module_ref:ADC_K5101HB04FI:1.0",
        "xci_name": "main_ADC_K5101HB04FI_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADC_K5101HB04FI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_p": {
            "type": "clk",
            "direction": "I"
          },
          "clk_n": {
            "type": "clk",
            "direction": "I"
          },
          "nrst": {
            "direction": "I"
          },
          "mclk": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ADC_OR": {
            "direction": "I"
          },
          "ADC_DCO": {
            "direction": "I"
          }
        }
      },
      "ADC_K5101HB04FI_0": {
        "vlnv": "xilinx.com:module_ref:ADC_K5101HB04FI:1.0",
        "xci_name": "main_ADC_K5101HB04FI_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADC_K5101HB04FI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_p": {
            "type": "clk",
            "direction": "I"
          },
          "clk_n": {
            "type": "clk",
            "direction": "I"
          },
          "nrst": {
            "direction": "I"
          },
          "mclk": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ADC_OR": {
            "direction": "I"
          },
          "ADC_DCO": {
            "direction": "I"
          }
        }
      },
      "CAM_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:CAM_ctrl:1.0",
        "xci_name": "main_CAM_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CAM_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "nrst": {
            "direction": "I"
          },
          "mclk": {
            "direction": "I"
          },
          "md_P": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "md_N": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "mc_P": {
            "direction": "I"
          },
          "mc_N": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M00_AXIS",
          "axi_ethernet_0/s_axis_txd"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_ethernet_0/s_axi"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "axis_interconnect_0_M01_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M01_AXIS",
          "axi_ethernet_0/s_axis_txc"
        ]
      },
      "axi_ethernet_0_mdio": {
        "interface_ports": [
          "mdio_rtl_0",
          "axi_ethernet_0/mdio"
        ]
      },
      "axi_smc_M03_AXI": {
        "interface_ports": [
          "axi_smc/M03_AXI",
          "can_0/CAN_S_AXI_LITE"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "microblaze_0/M_AXI_IC",
          "axi_smc/S01_AXI"
        ]
      },
      "axis_interconnect_0_M02_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M02_AXIS",
          "axi_ethernet_1/s_axis_txd"
        ]
      },
      "microblaze_0_M0_AXIS": {
        "interface_ports": [
          "microblaze_0/M0_AXIS",
          "axis_interconnect_0/S00_AXIS"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "SGMII_S_CLK",
          "axi_ethernet_0/mgt_clk"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl_0",
          "axi_iic_0/IIC"
        ]
      },
      "axi_smc_M02_AXI": {
        "interface_ports": [
          "axi_smc/M02_AXI",
          "axi_ethernet_1/s_axi"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "microblaze_0/M_AXI_DC",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_smc_M05_AXI": {
        "interface_ports": [
          "axi_smc/M05_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "axi_smc/S02_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "axis_interconnect_0_M03_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M03_AXIS",
          "axi_ethernet_1/s_axis_txc"
        ]
      },
      "axi_smc_M04_AXI": {
        "interface_ports": [
          "axi_smc/M04_AXI",
          "axi_iic_0/S_AXI"
        ]
      }
    },
    "nets": {
      "axi_ethernet_0_sgmii_txp": {
        "ports": [
          "axi_ethernet_0/sgmii_txp",
          "SGMII_S_OUT_P"
        ]
      },
      "axi_ethernet_0_sgmii_txn": {
        "ports": [
          "axi_ethernet_0/sgmii_txn",
          "SGMII_S_OUT_N"
        ]
      },
      "SGMII_S_IN_P1_1": {
        "ports": [
          "SGMII_S_IN_N",
          "axi_ethernet_0/sgmii_rxp"
        ]
      },
      "SGMII_S_IN_P_1": {
        "ports": [
          "SGMII_S_IN_P",
          "axi_ethernet_0/sgmii_rxn"
        ]
      },
      "axi_ethernet_1_rgmii_txc": {
        "ports": [
          "axi_ethernet_1/rgmii_txc",
          "RGMII_TXC"
        ]
      },
      "axi_ethernet_1_rgmii_tx_ctl": {
        "ports": [
          "axi_ethernet_1/rgmii_tx_ctl",
          "RGMII_TX_EN"
        ]
      },
      "axi_ethernet_1_rgmii_td": {
        "ports": [
          "axi_ethernet_1/rgmii_td",
          "RGMII_TXD"
        ]
      },
      "RGMII_RXC_1": {
        "ports": [
          "RGMII_RXC",
          "axi_ethernet_1/rgmii_rxc"
        ]
      },
      "RGMII_RX_DV_1": {
        "ports": [
          "RGMII_RX_DV",
          "axi_ethernet_1/rgmii_rx_ctl"
        ]
      },
      "RGMII_RXD_1": {
        "ports": [
          "RGMII_RXD",
          "axi_ethernet_1/rgmii_rd"
        ]
      },
      "axi_ethernet_1_mdio_mdio_o": {
        "ports": [
          "axi_ethernet_1/mdio_mdio_o",
          "ENET_MDIO"
        ]
      },
      "axi_ethernet_1_mdio_mdc": {
        "ports": [
          "axi_ethernet_1/mdio_mdc",
          "ENET_MDC"
        ]
      },
      "axi_ethernet_1_phy_rst_n": {
        "ports": [
          "axi_ethernet_1/phy_rst_n",
          "ENET_RESETn"
        ]
      },
      "axi_ethernet_1_interrupt": {
        "ports": [
          "axi_ethernet_1/interrupt",
          "ENET_INTn"
        ]
      },
      "mig_7series_0_ddr3_ras_n": {
        "ports": [
          "mig_7series_0/ddr3_ras_n",
          "DDR3_RAS"
        ]
      },
      "mig_7series_0_ddr3_cas_n": {
        "ports": [
          "mig_7series_0/ddr3_cas_n",
          "DDR3_CAS"
        ]
      },
      "mig_7series_0_ddr3_cke": {
        "ports": [
          "mig_7series_0/ddr3_cke",
          "DDR3_SKE0"
        ]
      },
      "mig_7series_0_ddr3_odt": {
        "ports": [
          "mig_7series_0/ddr3_odt",
          "DDR3_ODT"
        ]
      },
      "mig_7series_0_ddr3_dm": {
        "ports": [
          "mig_7series_0/ddr3_dm",
          "DDR3_DM"
        ]
      },
      "mig_7series_0_ddr3_addr": {
        "ports": [
          "mig_7series_0/ddr3_addr",
          "DDR3_ADDR"
        ]
      },
      "Net": {
        "ports": [
          "DDR3_DQS_P",
          "mig_7series_0/ddr3_dqs_p"
        ]
      },
      "Net1": {
        "ports": [
          "DDR3_DQS_N",
          "mig_7series_0/ddr3_dqs_n"
        ]
      },
      "mig_7series_0_ddr3_ck_n": {
        "ports": [
          "mig_7series_0/ddr3_ck_n",
          "DDR3_CLK_N"
        ]
      },
      "mig_7series_0_ddr3_reset_n": {
        "ports": [
          "mig_7series_0/ddr3_reset_n",
          "DDR3_RESET"
        ]
      },
      "mig_7series_0_ddr3_we_n": {
        "ports": [
          "mig_7series_0/ddr3_we_n",
          "DDR3_WE"
        ]
      },
      "mig_7series_0_ddr3_ck_p": {
        "ports": [
          "mig_7series_0/ddr3_ck_p",
          "DDR3_CLK_P"
        ]
      },
      "Net2": {
        "ports": [
          "DDR3_D",
          "mig_7series_0/ddr3_dq"
        ]
      },
      "mig_7series_0_ddr3_ba": {
        "ports": [
          "mig_7series_0/ddr3_ba",
          "DDR3_BA"
        ]
      },
      "mig_7series_0_ddr3_cs_n": {
        "ports": [
          "mig_7series_0/ddr3_cs_n",
          "DDR3_S0"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_166M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_166M/ext_reset_in",
          "microblaze_0/Reset",
          "clk_wiz/reset"
        ]
      },
      "rst_mig_7series_0_166M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_166M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_smc/aresetn",
          "axis_interconnect_0/ARESETN",
          "ADC_K5101HB04FI_0/nrst",
          "ADC_K5101HB04FI_1/nrst"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "axi_ethernet_1/s_axi_lite_resetn",
          "axi_ethernet_0/s_axi_lite_resetn",
          "axis_interconnect_0/S00_AXIS_ARESETN",
          "axis_interconnect_0/M00_AXIS_ARESETN",
          "axi_ethernet_0/axi_rxd_arstn",
          "axis_interconnect_0/M01_AXIS_ARESETN",
          "axis_interconnect_0/M02_AXIS_ARESETN",
          "axi_ethernet_1/axi_rxd_arstn",
          "axis_interconnect_0/M03_AXIS_ARESETN",
          "can_0/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "CAM_ctrl_0/nrst"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "axi_ethernet_0/ref_clk",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "reset_rtl_0_0_1": {
        "ports": [
          "reset_rtl_0_0",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_ethernet_1/ref_clk",
          "axi_smc/aclk",
          "rst_mig_7series_0_166M/slowest_sync_clk",
          "microblaze_0/Clk",
          "axis_interconnect_0/ACLK",
          "axi_ethernet_1/gtx_clk",
          "axi_ethernet_1/s_axi_lite_clk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "axi_ethernet_0/s_axi_lite_clk",
          "axis_interconnect_0/S00_AXIS_ACLK",
          "axis_interconnect_0/M00_AXIS_ACLK",
          "axi_ethernet_0/axis_clk",
          "axis_interconnect_0/M01_AXIS_ACLK",
          "axis_interconnect_0/M02_AXIS_ACLK",
          "axi_ethernet_1/axis_clk",
          "axis_interconnect_0/M03_AXIS_ACLK",
          "clk_wiz/clk_in1",
          "microblaze_0_local_memory/LMB_Clk",
          "can_0/s_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "CAM_ctrl_0/mclk",
          "ADC_K5101HB04FI_1/mclk",
          "ADC_K5101HB04FI_0/mclk"
        ]
      },
      "rst_clk_wiz_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_100M/mb_debug_sys_rst"
        ]
      },
      "reset_rtl_0_1_1": {
        "ports": [
          "CAN_RX",
          "can_0/can_phy_rx"
        ]
      },
      "can_0_can_phy_tx": {
        "ports": [
          "can_0/can_phy_tx",
          "CAN_TX"
        ]
      },
      "UART_TX_1": {
        "ports": [
          "UART_RX",
          "axi_uartlite_0/rx"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_0/tx",
          "UART_TX"
        ]
      },
      "axi_ethernet_0_phy_rst_n": {
        "ports": [
          "axi_ethernet_0/phy_rst_n",
          "reset_rtl_0",
          "mig_7series_0/sys_rst"
        ]
      },
      "ADC0_CLK_N_1": {
        "ports": [
          "ADC0_CLK_N",
          "ADC_K5101HB04FI_0/clk_n"
        ]
      },
      "ADC0_CLK_P_1": {
        "ports": [
          "ADC0_CLK_P",
          "ADC_K5101HB04FI_0/clk_p"
        ]
      },
      "ADC0_CLK_N4_1": {
        "ports": [
          "ADC0_OR",
          "ADC_K5101HB04FI_0/ADC_OR"
        ]
      },
      "ADC0_CLK_N2_1": {
        "ports": [
          "ADC0_DCO",
          "ADC_K5101HB04FI_0/ADC_DCO"
        ]
      },
      "ADC0_DATA_1": {
        "ports": [
          "ADC0_D",
          "ADC_K5101HB04FI_0/data"
        ]
      },
      "ADC0_CLK_N1_1": {
        "ports": [
          "ADC1_CLK_N",
          "ADC_K5101HB04FI_1/clk_n"
        ]
      },
      "ADC0_CLK_P1_1": {
        "ports": [
          "ADC1_CLK_P",
          "ADC_K5101HB04FI_1/clk_p"
        ]
      },
      "ADC0_DCO1_1": {
        "ports": [
          "ADC1_DCO",
          "ADC_K5101HB04FI_1/ADC_DCO"
        ]
      },
      "ADC0_OR1_1": {
        "ports": [
          "ADC1_OR",
          "ADC_K5101HB04FI_1/ADC_OR"
        ]
      },
      "ADC0_D1_1": {
        "ports": [
          "ADC1_D",
          "ADC_K5101HB04FI_1/data"
        ]
      },
      "ADC0_CSn_1": {
        "ports": [
          "ADC0_CSn",
          "xlconcat_0/In0"
        ]
      },
      "ADC1_CSn_1": {
        "ports": [
          "ADC1_CSn",
          "xlconcat_0/In1"
        ]
      },
      "ADC_PWR_1": {
        "ports": [
          "ADC_PWR",
          "xlconcat_0/In2"
        ]
      },
      "ADC_RESn_1": {
        "ports": [
          "ADC_RESn",
          "xlconcat_0/In3"
        ]
      },
      "ADC_SDIO_1": {
        "ports": [
          "ADC_SDIO",
          "xlconcat_0/In4"
        ]
      },
      "ADC_LDAC_1": {
        "ports": [
          "ADC_LDAC",
          "xlconcat_0/In5"
        ]
      },
      "ADC_INT_1": {
        "ports": [
          "ADC_INT",
          "xlconcat_0/In6"
        ]
      },
      "ADC_SDA_1": {
        "ports": [
          "ADC_SDA",
          "xlconcat_0/In7"
        ]
      },
      "ADC_SCL_1": {
        "ports": [
          "ADC_SCL",
          "xlconcat_0/In8"
        ]
      },
      "ADC_INT1_1": {
        "ports": [
          "ADC_HV_EN",
          "xlconcat_0/In9"
        ]
      },
      "ENET_TRSTn_1": {
        "ports": [
          "ENET_TRSTn",
          "xlconcat_1/In0"
        ]
      },
      "PHY_COL_1": {
        "ports": [
          "PHY_COL",
          "xlconcat_1/In1"
        ]
      },
      "PHY_CRS_1": {
        "ports": [
          "PHY_CRS",
          "xlconcat_1/In2"
        ]
      },
      "PXY_RX_ERR_1": {
        "ports": [
          "PXY_RX_ERR",
          "xlconcat_1/In3"
        ]
      },
      "BISS1_DATA_1": {
        "ports": [
          "BISS1_DATA",
          "xlconcat_2/In0"
        ]
      },
      "BISS1_CLK_1": {
        "ports": [
          "BISS1_CLK",
          "xlconcat_2/In1"
        ]
      },
      "BISS2_DATA_1": {
        "ports": [
          "BISS2_DATA",
          "xlconcat_2/In2"
        ]
      },
      "BISS2_CLK_1": {
        "ports": [
          "BISS2_CLK",
          "xlconcat_2/In3"
        ]
      },
      "BISS_ZPNT_1": {
        "ports": [
          "BISS_ZPNT",
          "xlconcat_2/In4"
        ]
      },
      "version_0_adc_led": {
        "ports": [
          "version_0/adc_led",
          "LED_1"
        ]
      },
      "version_0_clk_1KHZ": {
        "ports": [
          "version_0/clk_1KHZ",
          "USER_OUT"
        ]
      },
      "LASER_SHDN_1": {
        "ports": [
          "LASER_SHDN",
          "xlconcat_3/In0"
        ]
      },
      "LASER_DISABLE_1": {
        "ports": [
          "LASER_DISABLE",
          "xlconcat_3/In1"
        ]
      },
      "LASER_EN_POW_1": {
        "ports": [
          "LASER_EN_POW",
          "xlconcat_3/In2"
        ]
      },
      "LASER_LVDS_1": {
        "ports": [
          "LASER_LVDS",
          "xlconcat_3/In3"
        ]
      },
      "LASER_SDA_1": {
        "ports": [
          "LASER_SDA",
          "xlconcat_3/In4"
        ]
      },
      "LASER_SCL_1": {
        "ports": [
          "LASER_SCL",
          "xlconcat_3/In5"
        ]
      },
      "CAM_MD_P_1": {
        "ports": [
          "CAM_MD_P",
          "CAM_ctrl_0/md_P"
        ]
      },
      "CAM_MD_N_1": {
        "ports": [
          "CAM_MD_N",
          "CAM_ctrl_0/md_N"
        ]
      },
      "CAM_MC_P_1": {
        "ports": [
          "CAM_MC_P",
          "CAM_ctrl_0/mc_P"
        ]
      },
      "CAM_MC_N_1": {
        "ports": [
          "CAM_MC_N",
          "CAM_ctrl_0/mc_N"
        ]
      },
      "CAN_STB1_1": {
        "ports": [
          "CAN_STB",
          "can_0/can_clk"
        ]
      },
      "SYS_CLK_P_1": {
        "ports": [
          "SYS_CLK_P",
          "mig_7series_0/sys_clk_p"
        ]
      },
      "SYS_CLK_N_1": {
        "ports": [
          "SYS_CLK_N",
          "mig_7series_0/sys_clk_n"
        ]
      },
      "SGMII_S_CLK_P_1": {
        "ports": [
          "SGMII_S_CLK_P",
          "util_ds_buf_0/IBUF_DS_P"
        ]
      },
      "SGMII_S_CLK_N_1": {
        "ports": [
          "SGMII_S_CLK_N",
          "util_ds_buf_0/IBUF_DS_N"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x40C00000",
                "range": "64K"
              },
              "SEG_axi_ethernet_1_Reg0": {
                "address_block": "/axi_ethernet_1/s_axi/Reg0",
                "offset": "0x40C10000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_can_0_Reg": {
                "address_block": "/can_0/CAN_S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x40C00000",
                "range": "64K"
              },
              "SEG_axi_ethernet_1_Reg0": {
                "address_block": "/axi_ethernet_1/s_axi/Reg0",
                "offset": "0x40C10000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_can_0_Reg": {
                "address_block": "/can_0/CAN_S_AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}