{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541119951138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541119951138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 20:52:30 2018 " "Processing started: Thu Nov 01 20:52:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541119951138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541119951138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541119951138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541119951793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541119951793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 6 6 " "Found 6 design units, including 6 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_display " "Found entity 1: half_display" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541119979466 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_display " "Found entity 2: full_display" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541119979466 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_one_four_bit_mux " "Found entity 3: two_one_four_bit_mux" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541119979466 ""} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Found entity 4: comparator" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541119979466 ""} { "Info" "ISGN_ENTITY_NAME" "5 converter " "Found entity 5: converter" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541119979466 ""} { "Info" "ISGN_ENTITY_NAME" "6 Part2 " "Found entity 6: Part2" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541119979466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541119979466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part2.v(125) " "Verilog HDL Instantiation warning at Part2.v(125): instance has no name" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541119979466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part2.v(126) " "Verilog HDL Instantiation warning at Part2.v(126): instance has no name" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 126 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541119979466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part2.v(128) " "Verilog HDL Instantiation warning at Part2.v(128): instance has no name" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 128 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541119979466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part2.v(129) " "Verilog HDL Instantiation warning at Part2.v(129): instance has no name" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541119979466 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part2.v(130) " "Verilog HDL Instantiation warning at Part2.v(130): instance has no name" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541119979466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part2 " "Elaborating entity \"Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541119979497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comb_3 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comb_3\"" {  } { { "Part2.v" "comb_3" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541119979513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:comb_4 " "Elaborating entity \"converter\" for hierarchy \"converter:comb_4\"" {  } { { "Part2.v" "comb_4" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541119979528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_four_bit_mux two_one_four_bit_mux:comb_5 " "Elaborating entity \"two_one_four_bit_mux\" for hierarchy \"two_one_four_bit_mux:comb_5\"" {  } { { "Part2.v" "comb_5" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541119979528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_display full_display:comb_6 " "Elaborating entity \"full_display\" for hierarchy \"full_display:comb_6\"" {  } { { "Part2.v" "comb_6" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541119979543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_display half_display:comb_7 " "Elaborating entity \"half_display\" for hierarchy \"half_display:comb_7\"" {  } { { "Part2.v" "comb_7" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541119979559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541119980153 "|Part2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541119980153 "|Part2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541119980153 "|Part2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541119980153 "|Part2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541119980153 "|Part2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541119980153 "|Part2|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541119980153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541119980232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541119981028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541119981028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541119981122 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541119981122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541119981122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541119981122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541119981169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 20:53:01 2018 " "Processing ended: Thu Nov 01 20:53:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541119981169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541119981169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541119981169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541119981169 ""}
