$date
	Sat Apr 16 10:35:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! clk_6667KHz $end
$var wire 1 " clk_10MHz $end
$var reg 1 # clk_100MHz $end
$var reg 1 $ rst_n $end
$scope module u_clock_div $end
$var wire 1 # clk_100MHz $end
$var wire 1 $ reset $end
$var wire 1 ! clk_6667KHz $end
$var wire 1 " clk_10MHz $end
$scope module u_clk_div_even $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var reg 1 " clk_div $end
$var reg 3 % counter [2:0] $end
$upscope $end
$scope module u_clk_div_odd $end
$var wire 1 # clk $end
$var wire 1 ! clk_div $end
$var wire 1 $ rst_n $end
$var reg 1 & clk_div_n $end
$var reg 1 ' clk_div_p $end
$var reg 4 ( counter_n [3:0] $end
$var reg 4 ) counter_p [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
x'
x&
bx %
1$
0#
x"
x!
$end
#5000
1#
#10000
0!
0'
b0 )
0"
b0 %
0&
b0 (
0#
0$
#15000
1#
#20000
b1 (
0#
1$
#25000
b1 )
b1 %
1#
#30000
b10 (
0#
#35000
b10 %
b10 )
1#
#40000
b11 (
0#
#45000
b11 )
b11 %
1#
#50000
b100 (
0#
#55000
b100 %
b100 )
1#
#60000
b101 (
0#
#65000
b101 )
1"
b0 %
1#
#70000
b110 (
0#
#75000
b1 %
b110 )
1#
#80000
b111 (
0#
#85000
b111 )
b10 %
1#
#90000
1!
1&
b0 (
0#
#95000
b11 %
1'
b0 )
1#
#100000
b1 (
0#
#105000
b1 )
b100 %
1#
#110000
b10 (
0#
#115000
0"
b0 %
b10 )
1#
#120000
b11 (
0#
#125000
b11 )
b1 %
1#
#130000
b100 (
0#
#135000
b10 %
b100 )
1#
#140000
b101 (
0#
#145000
b101 )
b11 %
1#
#150000
b110 (
0#
#155000
b100 %
b110 )
1#
#160000
0&
b0 (
0#
#165000
0!
0'
b0 )
1"
b0 %
1#
#170000
b1 (
0#
#175000
b1 %
b1 )
1#
#180000
b10 (
0#
#185000
b10 )
b10 %
1#
#190000
b11 (
0#
#195000
b11 %
b11 )
1#
#200000
b100 (
0#
#205000
b100 )
b100 %
1#
#210000
b101 (
0#
#215000
0"
b0 %
b101 )
1#
#220000
b110 (
0#
#225000
b110 )
b1 %
1#
#230000
b111 (
0#
#235000
b10 %
b111 )
1#
#240000
1!
1&
b0 (
0#
#245000
1'
b0 )
b11 %
1#
#250000
b1 (
0#
#255000
b100 %
b1 )
1#
#260000
b10 (
0#
#265000
b10 )
1"
b0 %
1#
#270000
b11 (
0#
#275000
b1 %
b11 )
1#
#280000
b100 (
0#
#285000
b100 )
b10 %
1#
#290000
b101 (
0#
#295000
b11 %
b101 )
1#
#300000
b110 (
0#
#305000
b110 )
b100 %
1#
#310000
0&
b0 (
0#
#315000
0!
0"
b0 %
0'
b0 )
1#
#320000
b1 (
0#
#325000
b1 )
b1 %
1#
#330000
b10 (
0#
#335000
b10 %
b10 )
1#
#340000
b11 (
0#
#345000
b11 )
b11 %
1#
#350000
b100 (
0#
#355000
b100 %
b100 )
1#
#360000
b101 (
0#
#365000
b101 )
1"
b0 %
1#
#370000
b110 (
0#
#375000
b1 %
b110 )
1#
#380000
b111 (
0#
#385000
b111 )
b10 %
1#
#390000
1!
1&
b0 (
0#
#395000
b11 %
1'
b0 )
1#
#400000
b1 (
0#
#405000
b1 )
b100 %
1#
#410000
b10 (
0#
#415000
0"
b0 %
b10 )
1#
#420000
b11 (
0#
#425000
b11 )
b1 %
1#
#430000
b100 (
0#
#435000
b10 %
b100 )
1#
#440000
b101 (
0#
#445000
b101 )
b11 %
1#
#450000
b110 (
0#
#455000
b100 %
b110 )
1#
#460000
0&
b0 (
0#
#465000
0!
0'
b0 )
1"
b0 %
1#
#470000
b1 (
0#
#475000
b1 %
b1 )
1#
#480000
b10 (
0#
#485000
b10 )
b10 %
1#
#490000
b11 (
0#
#495000
b11 %
b11 )
1#
#500000
b100 (
0#
