$date
	Sat Oct 22 19:07:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#289324
b110 !
1"
#289326
b110 &
b110 %
1$
#289327
0"
#289330
b11 &
b11 %
#289334
b1010 &
b1010 %
#289338
b101 &
b101 %
#289342
b10000 &
b10000 %
#289346
b1000 &
b1000 %
#289350
b100 &
b100 %
#289354
b10 &
b10 %
#289358
b1 &
1#
b1 %
#289362
b0 &
b0 %
0#
0$
#1231349
b10000 !
1"
#1231350
b10000 &
b10000 %
1$
#1231351
0"
#1231354
b1000 &
b1000 %
#1231358
b100 &
b100 %
#1231362
b10 &
b10 %
#1231366
b1 &
1#
b1 %
#1231370
b0 &
b0 %
0#
0$
#2241593
b1111 !
1"
#2241594
b1111 &
b1111 %
1$
#2241595
0"
#2241598
b101110 &
b101110 %
#2241602
b10111 &
b10111 %
#2241606
b1000110 &
b1000110 %
#2241610
b100011 &
b100011 %
#2241614
b1101010 &
b1101010 %
#2241618
b110101 &
b110101 %
#2241622
b10100000 &
b10100000 %
#2241626
b1010000 &
b1010000 %
#2241630
b101000 &
b101000 %
#2241634
b10100 &
b10100 %
#2241638
b1010 &
b1010 %
#2241642
b101 &
b101 %
#2241646
b10000 &
b10000 %
#2241650
b1000 &
b1000 %
#2241654
b100 &
b100 %
#2241658
b10 &
b10 %
#2241662
b1 &
1#
b1 %
#2241666
b0 &
b0 %
0#
0$
#4500012
