{
  "module_name": "Hal8723BReg.h",
  "hash_id": "94d910102e234c8ba6253865bbb6166f423de620b531627d52c7e39c72755882",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/hal/Hal8723BReg.h",
  "human_readable_source": " \n \n#ifndef __INC_HAL8723BREG_H\n#define __INC_HAL8723BREG_H\n\n \n \n \n\n \n \n \n \n \n#define REG_SYS_ISO_CTRL_8723B\t\t\t0x0000\t \n#define REG_SYS_FUNC_EN_8723B\t\t\t0x0002\t \n#define REG_APS_FSMCO_8723B\t\t\t0x0004\t \n#define REG_SYS_CLKR_8723B\t\t\t0x0008\t \n#define REG_9346CR_8723B\t\t\t0x000A\t \n#define REG_EE_VPD_8723B\t\t\t0x000C\t \n#define REG_AFE_MISC_8723B\t\t\t0x0010\t \n#define REG_SPS0_CTRL_8723B\t\t\t0x0011\t \n#define REG_SPS_OCP_CFG_8723B\t\t\t0x0018\t \n#define REG_RSV_CTRL_8723B\t\t\t0x001C\t \n#define REG_RF_CTRL_8723B\t\t\t0x001F\t \n#define REG_LPLDO_CTRL_8723B\t\t\t0x0023\t \n#define REG_AFE_XTAL_CTRL_8723B\t\t\t0x0024\t \n#define REG_AFE_PLL_CTRL_8723B\t\t\t0x0028\t \n#define REG_MAC_PLL_CTRL_EXT_8723B\t\t0x002c\t \n#define REG_EFUSE_CTRL_8723B\t\t\t0x0030\n#define REG_EFUSE_TEST_8723B\t\t\t0x0034\n#define REG_PWR_DATA_8723B\t\t\t0x0038\n#define REG_CAL_TIMER_8723B\t\t\t0x003C\n#define REG_ACLK_MON_8723B\t\t\t0x003E\n#define REG_GPIO_MUXCFG_8723B\t\t\t0x0040\n#define REG_GPIO_IO_SEL_8723B\t\t\t0x0042\n#define REG_MAC_PINMUX_CFG_8723B\t\t0x0043\n#define REG_GPIO_PIN_CTRL_8723B\t\t\t0x0044\n#define REG_GPIO_INTM_8723B\t\t\t0x0048\n#define REG_LEDCFG0_8723B\t\t\t0x004C\n#define REG_LEDCFG1_8723B\t\t\t0x004D\n#define REG_LEDCFG2_8723B\t\t\t0x004E\n#define REG_LEDCFG3_8723B\t\t\t0x004F\n#define REG_FSIMR_8723B\t\t\t\t0x0050\n#define REG_FSISR_8723B\t\t\t\t0x0054\n#define REG_HSIMR_8723B\t\t\t\t0x0058\n#define REG_HSISR_8723B\t\t\t\t0x005c\n#define REG_GPIO_EXT_CTRL\t\t\t0x0060\n#define REG_MULTI_FUNC_CTRL_8723B\t\t0x0068\n#define REG_GPIO_STATUS_8723B\t\t\t0x006C\n#define REG_SDIO_CTRL_8723B\t\t\t0x0070\n#define REG_OPT_CTRL_8723B\t\t\t0x0074\n#define REG_AFE_XTAL_CTRL_EXT_8723B\t\t0x0078\n#define REG_MCUFWDL_8723B\t\t\t0x0080\n#define REG_BT_PATCH_STATUS_8723B\t\t0x0088\n#define REG_HIMR0_8723B\t\t\t\t0x00B0\n#define REG_HISR0_8723B\t\t\t\t0x00B4\n#define REG_HIMR1_8723B\t\t\t\t0x00B8\n#define REG_HISR1_8723B\t\t\t\t0x00BC\n#define REG_PMC_DBG_CTRL2_8723B\t\t\t0x00CC\n#define\tREG_EFUSE_BURN_GNT_8723B\t\t0x00CF\n#define REG_HPON_FSM_8723B\t\t\t0x00EC\n#define REG_SYS_CFG_8723B\t\t\t0x00F0\n#define REG_SYS_CFG1_8723B\t\t\t0x00FC\n#define REG_ROM_VERSION\t\t\t\t0x00FD\n\n \n \n \n \n \n#define REG_CR_8723B\t\t\t\t0x0100\n#define REG_PBP_8723B\t\t\t\t0x0104\n#define REG_PKT_BUFF_ACCESS_CTRL_8723B\t\t0x0106\n#define REG_TRXDMA_CTRL_8723B\t\t\t0x010C\n#define REG_TRXFF_BNDY_8723B\t\t\t0x0114\n#define REG_TRXFF_STATUS_8723B\t\t\t0x0118\n#define REG_RXFF_PTR_8723B\t\t\t0x011C\n#define REG_CPWM_8723B\t\t\t\t0x012F\n#define REG_FWIMR_8723B\t\t\t\t0x0130\n#define REG_FWISR_8723B\t\t\t\t0x0134\n#define REG_FTIMR_8723B\t\t\t\t0x0138\n#define REG_PKTBUF_DBG_CTRL_8723B\t\t0x0140\n#define REG_RXPKTBUF_CTRL_8723B\t\t\t0x0142\n#define REG_PKTBUF_DBG_DATA_L_8723B\t\t0x0144\n#define REG_PKTBUF_DBG_DATA_H_8723B\t\t0x0148\n\n#define REG_TC0_CTRL_8723B\t\t\t0x0150\n#define REG_TC1_CTRL_8723B\t\t\t0x0154\n#define REG_TC2_CTRL_8723B\t\t\t0x0158\n#define REG_TC3_CTRL_8723B\t\t\t0x015C\n#define REG_TC4_CTRL_8723B\t\t\t0x0160\n#define REG_TCUNIT_BASE_8723B\t\t\t0x0164\n#define REG_RSVD3_8723B\t\t\t\t0x0168\n#define REG_C2HEVT_MSG_NORMAL_8723B\t\t0x01A0\n#define REG_C2HEVT_CMD_SEQ_88XX\t\t\t0x01A1\n#define REG_C2HEVT_CMD_CONTENT_88XX\t\t0x01A2\n#define REG_C2HEVT_CMD_LEN_88XX\t\t\t0x01AE\n#define REG_C2HEVT_CLEAR_8723B\t\t\t0x01AF\n#define REG_MCUTST_1_8723B\t\t\t0x01C0\n#define REG_MCUTST_WOWLAN_8723B\t\t\t0x01C7\n#define REG_FMETHR_8723B\t\t\t0x01C8\n#define REG_HMETFR_8723B\t\t\t0x01CC\n#define REG_HMEBOX_0_8723B\t\t\t0x01D0\n#define REG_HMEBOX_1_8723B\t\t\t0x01D4\n#define REG_HMEBOX_2_8723B\t\t\t0x01D8\n#define REG_HMEBOX_3_8723B\t\t\t0x01DC\n#define REG_LLT_INIT_8723B\t\t\t0x01E0\n#define REG_HMEBOX_EXT0_8723B\t\t\t0x01F0\n#define REG_HMEBOX_EXT1_8723B\t\t\t0x01F4\n#define REG_HMEBOX_EXT2_8723B\t\t\t0x01F8\n#define REG_HMEBOX_EXT3_8723B\t\t\t0x01FC\n\n \n \n \n \n \n#define REG_RQPN_8723B\t\t\t\t0x0200\n#define REG_FIFOPAGE_8723B\t\t\t0x0204\n#define REG_DWBCN0_CTRL_8723B\t\t\tREG_TDECTRL\n#define REG_TXDMA_OFFSET_CHK_8723B\t\t0x020C\n#define REG_TXDMA_STATUS_8723B\t\t\t0x0210\n#define REG_RQPN_NPQ_8723B\t\t\t0x0214\n#define REG_DWBCN1_CTRL_8723B\t\t\t0x0228\n\n \n \n \n \n \n#define REG_RXDMA_AGG_PG_TH_8723B\t\t0x0280\n#define REG_FW_UPD_RDPTR_8723B\t\t\t0x0284  \n#define REG_RXDMA_CONTROL_8723B\t\t\t0x0286  \n#define REG_RXPKT_NUM_8723B\t\t\t0x0287  \n#define REG_RXDMA_STATUS_8723B\t\t\t0x0288\n#define REG_RXDMA_PRO_8723B\t\t\t0x0290\n#define REG_EARLY_MODE_CONTROL_8723B\t\t0x02BC\n#define REG_RSVD5_8723B\t\t\t\t0x02F0\n#define REG_RSVD6_8723B\t\t\t\t0x02F4\n\n \n \n \n \n \n#define\tREG_PCIE_CTRL_REG_8723B\t\t\t0x0300\n#define\tREG_INT_MIG_8723B\t\t\t0x0304\t \n#define\tREG_BCNQ_DESA_8723B\t\t\t0x0308\t \n#define\tREG_HQ_DESA_8723B\t\t\t0x0310\t \n#define\tREG_MGQ_DESA_8723B\t\t\t0x0318\t \n#define\tREG_VOQ_DESA_8723B\t\t\t0x0320\t \n#define\tREG_VIQ_DESA_8723B\t\t\t0x0328\t \n#define\tREG_BEQ_DESA_8723B\t\t\t0x0330\t \n#define\tREG_BKQ_DESA_8723B\t\t\t0x0338\t \n#define\tREG_RX_DESA_8723B\t\t\t0x0340\t \n#define\tREG_DBI_WDATA_8723B\t\t\t0x0348\t \n#define\tREG_DBI_RDATA_8723B\t\t\t0x034C\t \n#define\tREG_DBI_ADDR_8723B\t\t\t0x0350\t \n#define\tREG_DBI_FLAG_8723B\t\t\t0x0352\t \n#define\tREG_MDIO_WDATA_8723B\t\t\t0x0354\t \n#define\tREG_MDIO_RDATA_8723B\t\t\t0x0356\t \n#define\tREG_MDIO_CTL_8723B\t\t\t0x0358\t \n#define\tREG_DBG_SEL_8723B\t\t\t0x0360\t \n#define\tREG_PCIE_HRPWM_8723B\t\t\t0x0361\t \n#define\tREG_PCIE_HCPWM_8723B\t\t\t0x0363\t \n#define\tREG_PCIE_MULTIFET_CTRL_8723B\t\t0x036A\t \n\n \n \n \n \n \n \n#define REG_VOQ_INFORMATION_8723B\t\t0x0400\n#define REG_VIQ_INFORMATION_8723B\t\t0x0404\n#define REG_BEQ_INFORMATION_8723B\t\t0x0408\n#define REG_BKQ_INFORMATION_8723B\t\t0x040C\n#define REG_MGQ_INFORMATION_8723B\t\t0x0410\n#define REG_HGQ_INFORMATION_8723B\t\t0x0414\n#define REG_BCNQ_INFORMATION_8723B\t\t0x0418\n#define REG_TXPKT_EMPTY_8723B\t\t\t0x041A\n\n#define REG_FWHW_TXQ_CTRL_8723B\t\t\t0x0420\n#define REG_HWSEQ_CTRL_8723B\t\t\t0x0423\n#define REG_TXPKTBUF_BCNQ_BDNY_8723B\t\t0x0424\n#define REG_TXPKTBUF_MGQ_BDNY_8723B\t\t0x0425\n#define REG_LIFECTRL_CTRL_8723B\t\t\t0x0426\n#define REG_MULTI_BCNQ_OFFSET_8723B\t\t0x0427\n#define REG_SPEC_SIFS_8723B\t\t\t0x0428\n#define REG_RL_8723B\t\t\t\t0x042A\n#define REG_TXBF_CTRL_8723B\t\t\t0x042C\n#define REG_DARFRC_8723B\t\t\t0x0430\n#define REG_RARFRC_8723B\t\t\t0x0438\n#define REG_RRSR_8723B\t\t\t\t0x0440\n#define REG_ARFR0_8723B\t\t\t\t0x0444\n#define REG_ARFR1_8723B\t\t\t\t0x044C\n#define REG_CCK_CHECK_8723B\t\t\t0x0454\n#define REG_AMPDU_MAX_TIME_8723B\t\t0x0456\n#define REG_TXPKTBUF_BCNQ_BDNY1_8723B\t\t0x0457\n\n#define REG_AMPDU_MAX_LENGTH_8723B\t\t0x0458\n#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8723B\t0x045D\n#define REG_NDPA_OPT_CTRL_8723B\t\t\t0x045F\n#define REG_FAST_EDCA_CTRL_8723B\t\t0x0460\n#define REG_RD_RESP_PKT_TH_8723B\t\t0x0463\n#define REG_DATA_SC_8723B\t\t\t0x0483\n#define REG_TXRPT_START_OFFSET\t\t\t0x04AC\n#define REG_POWER_STAGE1_8723B\t\t\t0x04B4\n#define REG_POWER_STAGE2_8723B\t\t\t0x04B8\n#define REG_AMPDU_BURST_MODE_8723B\t\t0x04BC\n#define REG_PKT_VO_VI_LIFE_TIME_8723B\t\t0x04C0\n#define REG_PKT_BE_BK_LIFE_TIME_8723B\t\t0x04C2\n#define REG_STBC_SETTING_8723B\t\t\t0x04C4\n#define REG_HT_SINGLE_AMPDU_8723B\t\t0x04C7\n#define REG_PROT_MODE_CTRL_8723B\t\t0x04C8\n#define REG_MAX_AGGR_NUM_8723B\t\t\t0x04CA\n#define REG_RTS_MAX_AGGR_NUM_8723B\t\t0x04CB\n#define REG_BAR_MODE_CTRL_8723B\t\t\t0x04CC\n#define REG_RA_TRY_RATE_AGG_LMT_8723B\t\t0x04CF\n#define REG_MACID_PKT_DROP0_8723B\t\t0x04D0\n#define REG_MACID_PKT_SLEEP_8723B\t\t0x04D4\n\n \n \n \n \n \n#define REG_EDCA_VO_PARAM_8723B\t\t\t0x0500\n#define REG_EDCA_VI_PARAM_8723B\t\t\t0x0504\n#define REG_EDCA_BE_PARAM_8723B\t\t\t0x0508\n#define REG_EDCA_BK_PARAM_8723B\t\t\t0x050C\n#define REG_BCNTCFG_8723B\t\t\t0x0510\n#define REG_PIFS_8723B\t\t\t\t0x0512\n#define REG_RDG_PIFS_8723B\t\t\t0x0513\n#define REG_SIFS_CTX_8723B\t\t\t0x0514\n#define REG_SIFS_TRX_8723B\t\t\t0x0516\n#define REG_AGGR_BREAK_TIME_8723B\t\t0x051A\n#define REG_SLOT_8723B\t\t\t\t0x051B\n#define REG_TX_PTCL_CTRL_8723B\t\t\t0x0520\n#define REG_TXPAUSE_8723B\t\t\t0x0522\n#define REG_DIS_TXREQ_CLR_8723B\t\t\t0x0523\n#define REG_RD_CTRL_8723B\t\t\t0x0524\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n#define REG_TBTT_PROHIBIT_8723B\t\t\t0x0540\n#define REG_RD_NAV_NXT_8723B\t\t\t0x0544\n#define REG_NAV_PROT_LEN_8723B\t\t\t0x0546\n#define REG_BCN_CTRL_8723B\t\t\t0x0550\n#define REG_BCN_CTRL_1_8723B\t\t\t0x0551\n#define REG_MBID_NUM_8723B\t\t\t0x0552\n#define REG_DUAL_TSF_RST_8723B\t\t\t0x0553\n#define REG_BCN_INTERVAL_8723B\t\t\t0x0554\n#define REG_DRVERLYINT_8723B\t\t\t0x0558\n#define REG_BCNDMATIM_8723B\t\t\t0x0559\n#define REG_ATIMWND_8723B\t\t\t0x055A\n#define REG_USTIME_TSF_8723B\t\t\t0x055C\n#define REG_BCN_MAX_ERR_8723B\t\t\t0x055D\n#define REG_RXTSF_OFFSET_CCK_8723B\t\t0x055E\n#define REG_RXTSF_OFFSET_OFDM_8723B\t\t0x055F\n#define REG_TSFTR_8723B\t\t\t\t0x0560\n#define REG_CTWND_8723B\t\t\t\t0x0572\n#define REG_SECONDARY_CCA_CTRL_8723B\t\t0x0577\n#define REG_PSTIMER_8723B\t\t\t0x0580\n#define REG_TIMER0_8723B\t\t\t0x0584\n#define REG_TIMER1_8723B\t\t\t0x0588\n#define REG_ACMHWCTRL_8723B\t\t\t0x05C0\n#define REG_SCH_TXCMD_8723B\t\t\t0x05F8\n\n \n#define REG_MAC_CR_8723B\t\t\t0x0600\n#define REG_TCR_8723B\t\t\t\t0x0604\n#define REG_RCR_8723B\t\t\t\t0x0608\n#define REG_RX_PKT_LIMIT_8723B\t\t\t0x060C\n#define REG_RX_DLK_TIME_8723B\t\t\t0x060D\n#define REG_RX_DRVINFO_SZ_8723B\t\t\t0x060F\n\n#define REG_MACID_8723B\t\t\t\t0x0610\n#define REG_BSSID_8723B\t\t\t\t0x0618\n#define REG_MAR_8723B\t\t\t\t0x0620\n#define REG_MBIDCAMCFG_8723B\t\t\t0x0628\n\n#define REG_USTIME_EDCA_8723B\t\t\t0x0638\n#define REG_MAC_SPEC_SIFS_8723B\t\t\t0x063A\n#define REG_RESP_SIFP_CCK_8723B\t\t\t0x063C\n#define REG_RESP_SIFS_OFDM_8723B\t\t0x063E\n#define REG_ACKTO_8723B\t\t\t\t0x0640\n#define REG_CTS2TO_8723B\t\t\t0x0641\n#define REG_EIFS_8723B\t\t\t\t0x0642\n\n#define REG_NAV_UPPER_8723B\t\t\t0x0652\t \n#define REG_TRXPTCL_CTL_8723B\t\t\t0x0668\n\n \n#define REG_CAMCMD_8723B\t\t\t0x0670\n#define REG_CAMWRITE_8723B\t\t\t0x0674\n#define REG_CAMREAD_8723B\t\t\t0x0678\n#define REG_CAMDBG_8723B\t\t\t0x067C\n#define REG_SECCFG_8723B\t\t\t0x0680\n\n \n#define REG_WOW_CTRL_8723B\t\t\t0x0690\n#define REG_PS_RX_INFO_8723B\t\t\t0x0692\n#define REG_UAPSD_TID_8723B\t\t\t0x0693\n#define REG_WKFMCAM_CMD_8723B\t\t\t0x0698\n#define REG_WKFMCAM_NUM_8723B\t\t\t0x0698\n#define REG_WKFMCAM_RWD_8723B\t\t\t0x069C\n#define REG_RXFLTMAP0_8723B\t\t\t0x06A0\n#define REG_RXFLTMAP1_8723B\t\t\t0x06A2\n#define REG_RXFLTMAP2_8723B\t\t\t0x06A4\n#define REG_BCN_PSR_RPT_8723B\t\t\t0x06A8\n#define REG_BT_COEX_TABLE_8723B\t\t\t0x06C0\n#define REG_BFMER0_INFO_8723B\t\t\t0x06E4\n#define REG_BFMER1_INFO_8723B\t\t\t0x06EC\n#define REG_CSI_RPT_PARAM_BW20_8723B\t\t0x06F4\n#define REG_CSI_RPT_PARAM_BW40_8723B\t\t0x06F8\n#define REG_CSI_RPT_PARAM_BW80_8723B\t\t0x06FC\n\n \n#define REG_MACID1_8723B\t\t\t0x0700\n#define REG_BSSID1_8723B\t\t\t0x0708\n#define REG_BFMEE_SEL_8723B\t\t\t0x0714\n#define REG_SND_PTCL_CTRL_8723B\t\t\t0x0718\n\n \n\n \n \n#define\tEFUSE_CTRL_8723B\tREG_EFUSE_CTRL_8723B\t \n#define\tEFUSE_TEST_8723B\tREG_EFUSE_TEST_8723B\t \n#define\tMSR_8723B\t\t(REG_CR_8723B + 2)\t \n#define\tISR_8723B\t\tREG_HISR0_8723B\n#define\tTSFR_8723B\t\tREG_TSFTR_8723B\t\t \n\n#define PBP_8723B\t\tREG_PBP_8723B\n\n \n#define\tIDR0_8723B\t\tREG_MACID_8723B\t\t \n#define\tIDR4_8723B\t\t(REG_MACID_8723B + 4)\t \n\n \n#define\tRWCAM_8723B\t\tREG_CAMCMD_8723B\t \n#define\tWCAMI_8723B\t\tREG_CAMWRITE_8723B\t \n#define\tRCAMO_8723B\t\tREG_CAMREAD_8723B\t \n#define\tCAMDBG_8723B\t\tREG_CAMDBG_8723B\n#define\tSECR_8723B\t\tREG_SECCFG_8723B\t \n\n \n#define\tIMR_DISABLED_8723B\t\t0\n \n#define\tIMR_TIMER2_8723B\t\tBIT31\t \n#define\tIMR_TIMER1_8723B\t\tBIT30\t \n#define\tIMR_PSTIMEOUT_8723B\t\tBIT29\t \n#define\tIMR_GTINT4_8723B\t\tBIT28\t \n#define\tIMR_GTINT3_8723B\t\tBIT27\t \n#define\tIMR_TXBCN0ERR_8723B\t\tBIT26\t \n#define\tIMR_TXBCN0OK_8723B\t\tBIT25\t \n#define\tIMR_TSF_BIT32_TOGGLE_8723B\tBIT24\t \n#define\tIMR_BCNDMAINT0_8723B\t\tBIT20\t \n#define\tIMR_BCNDERR0_8723B\t\tBIT16\t \n#define\tIMR_HSISR_IND_ON_INT_8723B\tBIT15\t \n#define\tIMR_BCNDMAINT_E_8723B\t\tBIT14\t \n#define\tIMR_ATIMEND_8723B\t\tBIT12\t \n#define\tIMR_C2HCMD_8723B\t\tBIT10\t \n#define\tIMR_CPWM2_8723B\t\t\tBIT9\t \n#define\tIMR_CPWM_8723B\t\t\tBIT8\t \n#define\tIMR_HIGHDOK_8723B\t\tBIT7\t \n#define\tIMR_MGNTDOK_8723B\t\tBIT6\t \n#define\tIMR_BKDOK_8723B\t\t\tBIT5\t \n#define\tIMR_BEDOK_8723B\t\t\tBIT4\t \n#define\tIMR_VIDOK_8723B\t\t\tBIT3\t \n#define\tIMR_VODOK_8723B\t\t\tBIT2\t \n#define\tIMR_RDU_8723B\t\t\tBIT1\t \n#define\tIMR_ROK_8723B\t\t\tBIT0\t \n\n \n#define\tIMR_BCNDMAINT7_8723B\t\tBIT27\t \n#define\tIMR_BCNDMAINT6_8723B\t\tBIT26\t \n#define\tIMR_BCNDMAINT5_8723B\t\tBIT25\t \n#define\tIMR_BCNDMAINT4_8723B\t\tBIT24\t \n#define\tIMR_BCNDMAINT3_8723B\t\tBIT23\t \n#define\tIMR_BCNDMAINT2_8723B\t\tBIT22\t \n#define\tIMR_BCNDMAINT1_8723B\t\tBIT21\t \n#define\tIMR_BCNDOK7_8723B\t\tBIT20\t \n#define\tIMR_BCNDOK6_8723B\t\tBIT19\t \n#define\tIMR_BCNDOK5_8723B\t\tBIT18\t \n#define\tIMR_BCNDOK4_8723B\t\tBIT17\t \n#define\tIMR_BCNDOK3_8723B\t\tBIT16\t \n#define\tIMR_BCNDOK2_8723B\t\tBIT15\t \n#define\tIMR_BCNDOK1_8723B\t\tBIT14\t \n#define\tIMR_ATIMEND_E_8723B\t\tBIT13\t \n#define\tIMR_TXERR_8723B\t\t\tBIT11\t \n#define\tIMR_RXERR_8723B\t\t\tBIT10\t \n#define\tIMR_TXFOVW_8723B\t\tBIT9\t \n#define\tIMR_RXFOVW_8723B\t\tBIT8\t \n\n \n#define\tACMHW_HWEN_8723B\t\tBIT(0)\n#define\tACMHW_VOQEN_8723B\t\tBIT(1)\n#define\tACMHW_VIQEN_8723B\t\tBIT(2)\n#define\tACMHW_BEQEN_8723B\t\tBIT(3)\n#define\tACMHW_VOQSTATUS_8723B\t\tBIT(5)\n#define\tACMHW_VIQSTATUS_8723B\t\tBIT(6)\n#define\tACMHW_BEQSTATUS_8723B\t\tBIT(7)\n\n \n#define\tRCR_TCPOFLD_EN\t\t\tBIT25\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}