;redcode
;assert 1
	SPL 0, <-22
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @1, @2
	CMP @121, 103
	DJN -1, <-980
	CMP -277, <-126
	MOV @-127, @100
	SLT -10, 20
	SUB @127, 106
	SLT 211, 60
	SUB 0, @101
	SUB -277, <-126
	SUB @0, @2
	ADD 1, 26
	ADD -10, 20
	CMP @0, @302
	SLT @1, 2
	SUB @0, @2
	SUB @1, @2
	SUB @0, @2
	SUB @127, 106
	SUB @1, @2
	SPL 0, <-22
	ADD 810, @60
	SUB 800, 0
	ADD 211, 60
	SUB @127, 106
	JMN 0, 0
	CMP 0, 8
	CMP -131, 103
	MOV @-127, @100
	CMP @121, 103
	ADD -1, -980
	SUB -1, -980
	JMN 0, 0
	SPL 0, <-22
	SUB 0, 8
	JMN <17, 1
	SUB 0, 8
	SPL 0, <-22
	SUB 30, 200
	SPL 0, <-22
	SUB 30, 200
	CMP -277, <-126
	SPL 0, <-22
	CMP -277, <-126
	CMP -237, <-126
