#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 17:27:41 2023
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
E: Verilog-4086: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 62)]: More than one always block assigned a value to the same variable counter_rgb_t
Program Error Out.
