#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul 18 15:59:52 2023
# Process ID: 7505
# Current directory: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/myproject_axi/xsim_script.tcl}
# Log file: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/myproject_axi/xsim_script.tcl
# xsim {myproject_axi} -autoloadwcfg -tclbatch {myproject_axi.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject_axi.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_group [add_wave_group out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TREADY -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TVALID -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TLAST -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TDATA -into $out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_group [add_wave_group in(axis) -into $cinputgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TREADY -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TVALID -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TLAST -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TDATA -into $in_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_axi_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_in_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_in_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_out_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_out_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_group [add_wave_group out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_axi_top/out_r_TREADY -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/out_r_TVALID -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/out_r_TLAST -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/out_r_TDATA -into $tb_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_group [add_wave_group in(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_axi_top/in_r_TREADY -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/in_r_TVALID -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/in_r_TLAST -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/in_r_TDATA -into $tb_in_group -radix hex
## save_wave_config myproject_axi.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "2908000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2927500 ps : File "/home/hisky/Lab-undergrad/Lab4/hls_model/dotproduct_axi/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v" Line 218
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 18 16:00:01 2023...
