Startpoint: _19446_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19445_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          3.77    3.77   clock network delay (propagated)
                  0.32    0.00    3.77 ^ _19446_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.09    1.29    5.06 v _19446_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.00                           CPU_valid_taken_br_a4 (net)
                  0.09    0.00    5.06 v _19445_/D (sky130_fd_sc_hd__dfxtp_4)
                                  5.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          3.97    3.97   clock network delay (propagated)
                          0.00    3.97   clock reconvergence pessimism
                                  3.97 ^ _19445_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    3.97   library hold time
                                  3.97   data required time
-----------------------------------------------------------------------------
                                  3.97   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


