<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<instructionsection id="TST_ANDS_log_imm" title="TST (immediate) -- A64" type="alias">
  <docvars>
    <docvar key="alias_mnemonic" value="TST"/>
    <docvar key="cond-setting" value="S"/>
    <docvar key="immediate-type" value="imm12-bitfield"/>
    <docvar key="instr-class" value="general"/>
    <docvar key="isa" value="A64"/>
    <docvar key="mnemonic" value="ANDS"/>
  </docvars>
  <heading>TST (immediate)</heading>
  <desc>
    <brief>
      <para>Test bits (immediate)</para>
    </brief>
    <authored>
      <para>This instruction performs a bitwise AND of a register value and an
immediate value, and discards the results. It updates the condition
flags based on the result.</para>
    </authored>
  </desc>
  <operationalnotes>
    <para>If PSTATE.DIT is 1:</para>
    <list type="unordered">
      <listitem>
        <content>The execution time of this instruction is independent of:<list type="unordered">
            <listitem>
              <content>The values of the data supplied in any of its registers.</content>
            </listitem>
            <listitem>
              <content>The values of the NZCV flags.</content>
            </listitem>
          </list>
        </content>
      </listitem>
      <listitem>
        <content>The response of this instruction to asynchronous exceptions does not vary based on:<list type="unordered">
            <listitem>
              <content>The values of the data supplied in any of its registers.</content>
            </listitem>
            <listitem>
              <content>The values of the NZCV flags.</content>
            </listitem>
          </list>
        </content>
      </listitem>
    </list>
  </operationalnotes>
  <aliasto refiform="ands_log_imm.xml" iformid="ANDS_log_imm">ANDS (immediate)</aliasto>
  <classes>
    <iclass name="Setting the condition flags" oneof="1" id="iclass_setting_the_condition_flags" no_encodings="2" isa="A64">
      <docvars>
        <docvar key="cond-setting" value="S"/>
        <docvar key="immediate-type" value="imm12-bitfield"/>
        <docvar key="instr-class" value="general"/>
        <docvar key="isa" value="A64"/>
        <docvar key="mnemonic" value="ANDS"/>
      </docvars>
      <iclassintro count="2"/>
      <regdiagram form="32" psname="A64.dpimm.log_imm.ANDS_32S_log_imm.TST" tworows="1">
        <box hibit="31" width="1" name="sf" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="30" width="2" name="opc" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="28" width="6" settings="6">
          <c>1</c>
          <c>0</c>
          <c>0</c>
          <c>1</c>
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="N" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="21" width="6" name="immr" usename="1">
          <c colspan="6"/>
        </box>
        <box hibit="15" width="6" name="imms" usename="1">
          <c colspan="6"/>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"/>
        </box>
        <box hibit="4" width="5" name="Rd" usename="1" settings="5" psbits="xxxxx">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
      </regdiagram>
      <encoding name="TST_ANDS_32S_log_imm" oneofinclass="2" oneof="2" label="32-bit" bitdiffs="sf == 0 &amp;&amp; N == 0">
        <docvars>
          <docvar key="datatype" value="32"/>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="ANDS"/>
          <docvar key="alias_mnemonic" value="TST"/>
          <docvar key="cond-setting" value="S"/>
          <docvar key="immediate-type" value="imm12-bitfield"/>
          <docvar key="instr-class" value="general"/>
        </docvars>
        <box hibit="31" width="1" name="sf">
          <c>0</c>
        </box>
        <box hibit="22" width="1" name="N">
          <c>0</c>
        </box>
        <asmtemplate><text>TST  </text><a hover="Is the 32-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." link="WnOrWZR">&lt;Wn&gt;</a><text>, #</text><a hover="For the 32-bit variant: is the bitmask immediate, encoded in &quot;imms:immr&quot;." link="immr_imms">&lt;imm&gt;</a></asmtemplate>
        <equivalent_to>
          <asmtemplate><a href="ands_log_imm.xml#ANDS_32S_log_imm">ANDS</a><text>  WZR, </text><a hover="Is the 32-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." href="ands_log_imm.xml#WnOrWZR">&lt;Wn&gt;</a><text>, #</text><a hover="For the 32-bit variant: is the bitmask immediate, encoded in &quot;imms:immr&quot;." href="ands_log_imm.xml#immr_imms">&lt;imm&gt;</a></asmtemplate>
          <aliascond>Unconditionally</aliascond>
        </equivalent_to>
      </encoding>
      <encoding name="TST_ANDS_64S_log_imm" oneofinclass="2" oneof="2" label="64-bit" bitdiffs="sf == 1">
        <docvars>
          <docvar key="datatype" value="64"/>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="ANDS"/>
          <docvar key="alias_mnemonic" value="TST"/>
          <docvar key="cond-setting" value="S"/>
          <docvar key="immediate-type" value="imm12-bitfield"/>
          <docvar key="instr-class" value="general"/>
        </docvars>
        <box hibit="31" width="1" name="sf">
          <c>1</c>
        </box>
        <asmtemplate><text>TST  </text><a hover="Is the 64-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." link="XnOrXZR__11">&lt;Xn&gt;</a><text>, #</text><a hover="For the 64-bit variant: is the bitmask immediate, encoded in &quot;N:imms:immr&quot;." link="N_immr_imms">&lt;imm&gt;</a></asmtemplate>
        <equivalent_to>
          <asmtemplate><a href="ands_log_imm.xml#ANDS_64S_log_imm">ANDS</a><text>  XZR, </text><a hover="Is the 64-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field." href="ands_log_imm.xml#XnOrXZR__11">&lt;Xn&gt;</a><text>, #</text><a hover="For the 64-bit variant: is the bitmask immediate, encoded in &quot;N:imms:immr&quot;." href="ands_log_imm.xml#N_immr_imms">&lt;imm&gt;</a></asmtemplate>
          <aliascond>Unconditionally</aliascond>
        </equivalent_to>
      </encoding>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="TST_ANDS_32S_log_imm" symboldefcount="1">
      <symbol link="WnOrWZR">&lt;Wn&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="TST_ANDS_32S_log_imm" symboldefcount="1">
      <symbol link="immr_imms">&lt;imm&gt;</symbol>
      <account encodedin="immr:imms">
        <intro>
          <para>For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="TST_ANDS_64S_log_imm" symboldefcount="2">
      <symbol link="N_immr_imms">&lt;imm&gt;</symbol>
      <account encodedin="N:immr:imms">
        <intro>
          <para>For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="TST_ANDS_64S_log_imm" symboldefcount="1">
      <symbol link="XnOrXZR__11">&lt;Xn&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
</instructionsection>
