<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ustirreg.h source code [netbsd/sys/dev/usb/ustirreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/ustirreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='ustirreg.h.html'>ustirreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ustirreg.h,v 1.4 2008/04/28 20:24:01 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by David Sainty &lt;David.Sainty@dtsp.co.nz&gt;</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Registers definitions for SigmaTel STIr4200 USB/IrDA Bridge</i></td></tr>
<tr><th id="34">34</th><td><i> * Controller.  Documentation available at:</i></td></tr>
<tr><th id="35">35</th><td><i> *  <a href="http://www.sigmatel.com/technical_docs.htm">http://www.sigmatel.com/technical_docs.htm</a></i></td></tr>
<tr><th id="36">36</th><td><i> *  <a href="http://extranet.sigmatel.com/library/infrared/stir4200/stir4200-ds-1-0.pdf">http://extranet.sigmatel.com/library/infrared/stir4200/stir4200-ds-1-0.pdf</a></i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* Notes:</i></td></tr>
<tr><th id="40">40</th><td><i> *</i></td></tr>
<tr><th id="41">41</th><td><i> * The data sheet states that the TX and RX frames are prepended with</i></td></tr>
<tr><th id="42">42</th><td><i> * BOF characters.  This appears to be incorrect, the standard 0xff</i></td></tr>
<tr><th id="43">43</th><td><i> * characters behave as expected.</i></td></tr>
<tr><th id="44">44</th><td><i> *</i></td></tr>
<tr><th id="45">45</th><td><i> * There does not appear to be any way to get asynchronous</i></td></tr>
<tr><th id="46">46</th><td><i> * notifications from this device that data is waiting.  You simply do</i></td></tr>
<tr><th id="47">47</th><td><i> * have to poll continuously looking for a non-zero-length result.</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * The SigmaTel drivers provided with the device for other operating</i></td></tr>
<tr><th id="50">50</th><td><i> * systems poll at full USB speed (1000 per second), which has a</i></td></tr>
<tr><th id="51">51</th><td><i> * significant impact on the system.</i></td></tr>
<tr><th id="52">52</th><td><i> */</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/*</i></td></tr>
<tr><th id="55">55</th><td><i> * The SigmaTel device is controlled via an array of registers, with</i></td></tr>
<tr><th id="56">56</th><td><i> * generic register read/write commands.  This is a completely</i></td></tr>
<tr><th id="57">57</th><td><i> * different approach to that defined in the USB IrDA standard.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_MODE" data-ref="_M/STIR_REG_MODE">STIR_REG_MODE</dfn>		1</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_BRATE" data-ref="_M/STIR_REG_BRATE">STIR_REG_BRATE</dfn>		2</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_CONTROL" data-ref="_M/STIR_REG_CONTROL">STIR_REG_CONTROL</dfn>	3</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_SENSITIVITY" data-ref="_M/STIR_REG_SENSITIVITY">STIR_REG_SENSITIVITY</dfn>	4</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_STATUS" data-ref="_M/STIR_REG_STATUS">STIR_REG_STATUS</dfn>		5</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_FFCNT_LSB" data-ref="_M/STIR_REG_FFCNT_LSB">STIR_REG_FFCNT_LSB</dfn>	6</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_FFCNT_MSB" data-ref="_M/STIR_REG_FFCNT_MSB">STIR_REG_FFCNT_MSB</dfn>	7</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_DPLL" data-ref="_M/STIR_REG_DPLL">STIR_REG_DPLL</dfn>		8</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/STIR_REG_IRDIG" data-ref="_M/STIR_REG_IRDIG">STIR_REG_IRDIG</dfn>		9</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Register numbers range from zero to STIR_MAX_REG */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/STIR_MAX_REG" data-ref="_M/STIR_MAX_REG">STIR_MAX_REG</dfn>		15</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * Mode register bits</i></td></tr>
<tr><th id="75">75</th><td><i> *</i></td></tr>
<tr><th id="76">76</th><td><i> * The MIR bit was documented in earlier revisions of the data sheet,</i></td></tr>
<tr><th id="77">77</th><td><i> * but in the current published version (version 1.0, March 2002) the</i></td></tr>
<tr><th id="78">78</th><td><i> * MIR bit is documented as "reserved".  Possibly the device has a</i></td></tr>
<tr><th id="79">79</th><td><i> * design flaw affecting the MIR data rates.</i></td></tr>
<tr><th id="80">80</th><td><i> */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_FIR" data-ref="_M/STIR_RMODE_FIR">STIR_RMODE_FIR</dfn>		0x80</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_MIR" data-ref="_M/STIR_RMODE_MIR">STIR_RMODE_MIR</dfn>		0x40</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_SIR" data-ref="_M/STIR_RMODE_SIR">STIR_RMODE_SIR</dfn>		0x20</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_ASK" data-ref="_M/STIR_RMODE_ASK">STIR_RMODE_ASK</dfn>		0x10</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/*</i></td></tr>
<tr><th id="87">87</th><td><i> * FASTRXEN can be set to enable simultaneous reads and writes.  It</i></td></tr>
<tr><th id="88">88</th><td><i> * isn't clear that this is useful, the RX and TX data is mixed into</i></td></tr>
<tr><th id="89">89</th><td><i> * the FIFO and the chip appears to get into a funny state.  In the</i></td></tr>
<tr><th id="90">90</th><td><i> * absence of good documentation about this bit, leave it disabled!</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_FASTRXEN" data-ref="_M/STIR_RMODE_FASTRXEN">STIR_RMODE_FASTRXEN</dfn>	0x08</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_FFRSTEN" data-ref="_M/STIR_RMODE_FFRSTEN">STIR_RMODE_FFRSTEN</dfn>	0x04</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* FFSPRST must be set to enable the FIFO */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_FFSPRST" data-ref="_M/STIR_RMODE_FFSPRST">STIR_RMODE_FFSPRST</dfn>	0x02</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * High bit baud rate generator value, used in conjunction with the</i></td></tr>
<tr><th id="101">101</th><td><i> * BRATE register.</i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/STIR_RMODE_PDCLK8" data-ref="_M/STIR_RMODE_PDCLK8">STIR_RMODE_PDCLK8</dfn>	0x01</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Status register bits */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_EOFRAME" data-ref="_M/STIR_RSTATUS_EOFRAME">STIR_RSTATUS_EOFRAME</dfn>	0x80</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFUNDER" data-ref="_M/STIR_RSTATUS_FFUNDER">STIR_RSTATUS_FFUNDER</dfn>	0x40</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFOVER" data-ref="_M/STIR_RSTATUS_FFOVER">STIR_RSTATUS_FFOVER</dfn>	0x20</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* Set in write direction, cleared in read direction */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFDIR" data-ref="_M/STIR_RSTATUS_FFDIR">STIR_RSTATUS_FFDIR</dfn>	0x10</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * FFCLR is write-only, and the only writable bit in the STATUS</i></td></tr>
<tr><th id="116">116</th><td><i> * register.</i></td></tr>
<tr><th id="117">117</th><td><i> */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFCLR" data-ref="_M/STIR_RSTATUS_FFCLR">STIR_RSTATUS_FFCLR</dfn>	0x08</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFEMPTY" data-ref="_M/STIR_RSTATUS_FFEMPTY">STIR_RSTATUS_FFEMPTY</dfn>	0x04</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFRXERR" data-ref="_M/STIR_RSTATUS_FFRXERR">STIR_RSTATUS_FFRXERR</dfn>	0x02</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/STIR_RSTATUS_FFTXERR" data-ref="_M/STIR_RSTATUS_FFTXERR">STIR_RSTATUS_FFTXERR</dfn>	0x01</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* Extract data from portions of registers */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/STIR_GET_SENSITIVITY_CHIPREVISION" data-ref="_M/STIR_GET_SENSITIVITY_CHIPREVISION">STIR_GET_SENSITIVITY_CHIPREVISION</dfn>(x) ((x) &amp; 7)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * According to the documentation, FFCNT may be off by as much as 3</i></td></tr>
<tr><th id="130">130</th><td><i> * bytes.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/STIR_FFCNT_MARGIN" data-ref="_M/STIR_FFCNT_MARGIN">STIR_FFCNT_MARGIN</dfn>	3</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/*</i></td></tr>
<tr><th id="135">135</th><td><i> * The FIFO size for the device is a fixed 4k bytes</i></td></tr>
<tr><th id="136">136</th><td><i> */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/STIR_FIFO_SIZE" data-ref="_M/STIR_FIFO_SIZE">STIR_FIFO_SIZE</dfn>		0x1000</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/*</i></td></tr>
<tr><th id="140">140</th><td><i> * Vendor specific device requests</i></td></tr>
<tr><th id="141">141</th><td><i> */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/STIR_CMD_WRITEMULTIREG" data-ref="_M/STIR_CMD_WRITEMULTIREG">STIR_CMD_WRITEMULTIREG</dfn>	0x00</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/STIR_CMD_READMULTIREG" data-ref="_M/STIR_CMD_READMULTIREG">STIR_CMD_READMULTIREG</dfn>	0x01</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/STIR_CMD_READROM" data-ref="_M/STIR_CMD_READROM">STIR_CMD_READROM</dfn>	0x02</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/STIR_CMD_WRITESINGLEREG" data-ref="_M/STIR_CMD_WRITESINGLEREG">STIR_CMD_WRITESINGLEREG</dfn>	0x03</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/*</i></td></tr>
<tr><th id="148">148</th><td><i> * The MSB is the MODE register setting, the LSB is the BRATE register</i></td></tr>
<tr><th id="149">149</th><td><i> * setting.</i></td></tr>
<tr><th id="150">150</th><td><i> *</i></td></tr>
<tr><th id="151">151</th><td><i> * The MIR rates (576000 and 1152000) were documented in earlier</i></td></tr>
<tr><th id="152">152</th><td><i> * revisions of the data sheet, but in the current published version</i></td></tr>
<tr><th id="153">153</th><td><i> * these data rates have disappeared.  Possibly the device has a</i></td></tr>
<tr><th id="154">154</th><td><i> * design flaw affecting the MIR data rates.</i></td></tr>
<tr><th id="155">155</th><td><i> */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_4000000" data-ref="_M/STIR_BRMODE_4000000">STIR_BRMODE_4000000</dfn>	0x8002</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_1152000" data-ref="_M/STIR_BRMODE_1152000">STIR_BRMODE_1152000</dfn>	0x4001</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_576000" data-ref="_M/STIR_BRMODE_576000">STIR_BRMODE_576000</dfn>	0x4003</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_115200" data-ref="_M/STIR_BRMODE_115200">STIR_BRMODE_115200</dfn>	0x2009</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_57600" data-ref="_M/STIR_BRMODE_57600">STIR_BRMODE_57600</dfn>	0x2013</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_38400" data-ref="_M/STIR_BRMODE_38400">STIR_BRMODE_38400</dfn>	0x201d</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_19200" data-ref="_M/STIR_BRMODE_19200">STIR_BRMODE_19200</dfn>	0x203b</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_9600" data-ref="_M/STIR_BRMODE_9600">STIR_BRMODE_9600</dfn>	0x2077</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_2400" data-ref="_M/STIR_BRMODE_2400">STIR_BRMODE_2400</dfn>	0x21df</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/*</i></td></tr>
<tr><th id="167">167</th><td><i> * Extract values from STIR_BRMODE values.</i></td></tr>
<tr><th id="168">168</th><td><i> */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_MODEREG" data-ref="_M/STIR_BRMODE_MODEREG">STIR_BRMODE_MODEREG</dfn>(x)	((x) &gt;&gt; 8)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/STIR_BRMODE_BRATEREG" data-ref="_M/STIR_BRMODE_BRATEREG">STIR_BRMODE_BRATEREG</dfn>(x)	((x) &amp; 0xff)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/*</i></td></tr>
<tr><th id="173">173</th><td><i> * Each transmit frame starts with the sequence:</i></td></tr>
<tr><th id="174">174</th><td><i> *</i></td></tr>
<tr><th id="175">175</th><td><i> * 0x55 0xaa LSB(Length) MSB(Length)</i></td></tr>
<tr><th id="176">176</th><td><i> */</i></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/STIR_OUTPUT_HEADER_SIZE" data-ref="_M/STIR_OUTPUT_HEADER_SIZE">STIR_OUTPUT_HEADER_SIZE</dfn>		4</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/STIR_OUTPUT_HEADER_BYTE0" data-ref="_M/STIR_OUTPUT_HEADER_BYTE0">STIR_OUTPUT_HEADER_BYTE0</dfn>	0x55</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/STIR_OUTPUT_HEADER_BYTE1" data-ref="_M/STIR_OUTPUT_HEADER_BYTE1">STIR_OUTPUT_HEADER_BYTE1</dfn>	0xaa</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ustir.c.html'>netbsd/sys/dev/usb/ustir.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
