Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 06:28:09 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.395        0.000                      0                 3538        0.034        0.000                      0                 3538       49.500        0.000                       0                  1294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              77.395        0.000                      0                 3538        0.034        0.000                      0                 3538       49.500        0.000                       0                  1294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       77.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.395ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.372ns  (logic 7.833ns (35.012%)  route 14.539ns (64.988%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.715    21.623    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.170 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           1.008    23.178    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[2]
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.301    23.479 f  game_datapath/game_cu/D_correct_button_reg_q[18]_i_13/O
                         net (fo=1, routed)           0.351    23.830    game_datapath/game_cu/D_correct_button_reg_q[18]_i_13_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.954 f  game_datapath/game_cu/D_correct_button_reg_q[18]_i_10/O
                         net (fo=1, routed)           1.258    25.212    game_datapath/game_cu/D_correct_button_reg_q[18]_i_10_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.124    25.336 f  game_datapath/game_cu/D_correct_button_reg_q[18]_i_5/O
                         net (fo=1, routed)           0.545    25.881    game_datapath/game_cu/D_correct_button_reg_q[18]_i_5_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.124    26.005 r  game_datapath/game_cu/D_correct_button_reg_q[18]_i_1/O
                         net (fo=10, routed)          1.524    27.529    game_datapath/game_regfiles/D[18]
    SLICE_X37Y50         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[18]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)       -0.061   104.923    game_datapath/game_regfiles/D_data_reg_q_reg[18]
  -------------------------------------------------------------------
                         required time                        104.923    
                         arrival time                         -27.529    
  -------------------------------------------------------------------
                         slack                                 77.395    

Slack (MET) :             77.633ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.225ns  (logic 8.376ns (37.687%)  route 13.849ns (62.313%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.552 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.780    23.332    game_datapath/game_cu/D_correct_button_reg_q[27]_i_3_0[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I4_O)        0.301    23.633 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_13/O
                         net (fo=1, routed)           0.351    23.983    game_datapath/game_cu/D_correct_button_reg_q[26]_i_13_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.107 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_10/O
                         net (fo=1, routed)           1.036    25.144    game_datapath/game_cu/D_correct_button_reg_q[26]_i_10_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.152    25.296 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_6/O
                         net (fo=1, routed)           0.581    25.877    game_datapath/game_cu/D_correct_button_reg_q[26]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    26.203 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.179    27.381    game_datapath/game_regfiles/D[26]
    SLICE_X48Y49         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.067   105.014    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        105.014    
                         arrival time                         -27.381    
  -------------------------------------------------------------------
                         slack                                 77.633    

Slack (MET) :             77.715ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.049ns  (logic 8.376ns (37.988%)  route 13.673ns (62.012%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.552 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.780    23.332    game_datapath/game_cu/D_correct_button_reg_q[27]_i_3_0[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I4_O)        0.301    23.633 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_13/O
                         net (fo=1, routed)           0.351    23.983    game_datapath/game_cu/D_correct_button_reg_q[26]_i_13_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.107 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_10/O
                         net (fo=1, routed)           1.036    25.144    game_datapath/game_cu/D_correct_button_reg_q[26]_i_10_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.152    25.296 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_6/O
                         net (fo=1, routed)           0.581    25.877    game_datapath/game_cu/D_correct_button_reg_q[26]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    26.203 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          1.003    27.206    game_datapath/game_regfiles/D[26]
    SLICE_X45Y50         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]/C
                         clock pessimism              0.179   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.067   104.920    game_datapath/game_regfiles/D_correct_button_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.920    
                         arrival time                         -27.206    
  -------------------------------------------------------------------
                         slack                                 77.715    

Slack (MET) :             77.767ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.997ns  (logic 8.376ns (38.077%)  route 13.621ns (61.923%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.552 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.780    23.332    game_datapath/game_cu/D_correct_button_reg_q[27]_i_3_0[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I4_O)        0.301    23.633 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_13/O
                         net (fo=1, routed)           0.351    23.983    game_datapath/game_cu/D_correct_button_reg_q[26]_i_13_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.107 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_10/O
                         net (fo=1, routed)           1.036    25.144    game_datapath/game_cu/D_correct_button_reg_q[26]_i_10_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.152    25.296 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_6/O
                         net (fo=1, routed)           0.581    25.877    game_datapath/game_cu/D_correct_button_reg_q[26]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    26.203 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          0.951    27.154    game_datapath/game_regfiles/D[26]
    SLICE_X45Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]/C
                         clock pessimism              0.179   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.067   104.920    game_datapath/game_regfiles/D_p0_score_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.920    
                         arrival time                         -27.154    
  -------------------------------------------------------------------
                         slack                                 77.767    

Slack (MET) :             77.853ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.038ns  (logic 8.376ns (38.007%)  route 13.662ns (61.993%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.552 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.780    23.332    game_datapath/game_cu/D_correct_button_reg_q[27]_i_3_0[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I4_O)        0.301    23.633 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_13/O
                         net (fo=1, routed)           0.351    23.983    game_datapath/game_cu/D_correct_button_reg_q[26]_i_13_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.107 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_10/O
                         net (fo=1, routed)           1.036    25.144    game_datapath/game_cu/D_correct_button_reg_q[26]_i_10_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.152    25.296 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_6/O
                         net (fo=1, routed)           0.581    25.877    game_datapath/game_cu/D_correct_button_reg_q[26]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    26.203 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          0.992    27.195    game_datapath/game_regfiles/D[26]
    SLICE_X46Y48         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.449   104.854    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[26]/C
                         clock pessimism              0.259   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)       -0.031   105.047    game_datapath/game_regfiles/D_temp1_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -27.195    
  -------------------------------------------------------------------
                         slack                                 77.853    

Slack (MET) :             77.869ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.869ns  (logic 8.376ns (38.302%)  route 13.493ns (61.698%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.552 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.780    23.332    game_datapath/game_cu/D_correct_button_reg_q[27]_i_3_0[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I4_O)        0.301    23.633 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_13/O
                         net (fo=1, routed)           0.351    23.983    game_datapath/game_cu/D_correct_button_reg_q[26]_i_13_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.107 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_10/O
                         net (fo=1, routed)           1.036    25.144    game_datapath/game_cu/D_correct_button_reg_q[26]_i_10_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.152    25.296 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_6/O
                         net (fo=1, routed)           0.581    25.877    game_datapath/game_cu/D_correct_button_reg_q[26]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    26.203 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          0.822    27.025    game_datapath/game_regfiles/D[26]
    SLICE_X44Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]/C
                         clock pessimism              0.179   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)       -0.093   104.894    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.894    
                         arrival time                         -27.025    
  -------------------------------------------------------------------
                         slack                                 77.869    

Slack (MET) :             77.926ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.914ns  (logic 8.376ns (38.222%)  route 13.538ns (61.778%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.552 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.780    23.332    game_datapath/game_cu/D_correct_button_reg_q[27]_i_3_0[2]
    SLICE_X51Y45         LUT5 (Prop_lut5_I4_O)        0.301    23.633 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_13/O
                         net (fo=1, routed)           0.351    23.983    game_datapath/game_cu/D_correct_button_reg_q[26]_i_13_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    24.107 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_10/O
                         net (fo=1, routed)           1.036    25.144    game_datapath/game_cu/D_correct_button_reg_q[26]_i_10_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.152    25.296 f  game_datapath/game_cu/D_correct_button_reg_q[26]_i_6/O
                         net (fo=1, routed)           0.581    25.877    game_datapath/game_cu/D_correct_button_reg_q[26]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    26.203 r  game_datapath/game_cu/D_correct_button_reg_q[26]_i_1/O
                         net (fo=10, routed)          0.868    27.070    game_datapath/game_regfiles/D[26]
    SLICE_X41Y47         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.448   104.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]/C
                         clock pessimism              0.259   105.112    
                         clock uncertainty           -0.035   105.077    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.081   104.996    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[26]
  -------------------------------------------------------------------
                         required time                        104.996    
                         arrival time                         -27.070    
  -------------------------------------------------------------------
                         slack                                 77.926    

Slack (MET) :             77.933ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.925ns  (logic 7.833ns (35.727%)  route 14.092ns (64.273%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.715    21.623    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.170 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           1.008    23.178    game_datapath/game_cu/D_correct_button_reg_q[19]_i_8_0[2]
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.301    23.479 f  game_datapath/game_cu/D_correct_button_reg_q[18]_i_13/O
                         net (fo=1, routed)           0.351    23.830    game_datapath/game_cu/D_correct_button_reg_q[18]_i_13_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.954 f  game_datapath/game_cu/D_correct_button_reg_q[18]_i_10/O
                         net (fo=1, routed)           1.258    25.212    game_datapath/game_cu/D_correct_button_reg_q[18]_i_10_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.124    25.336 f  game_datapath/game_cu/D_correct_button_reg_q[18]_i_5/O
                         net (fo=1, routed)           0.545    25.881    game_datapath/game_cu/D_correct_button_reg_q[18]_i_5_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.124    26.005 r  game_datapath/game_cu/D_correct_button_reg_q[18]_i_1/O
                         net (fo=10, routed)          1.076    27.081    game_datapath/game_regfiles/D[18]
    SLICE_X37Y49         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.446   104.851    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[18]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)       -0.061   105.014    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[18]
  -------------------------------------------------------------------
                         required time                        105.014    
                         arrival time                         -27.081    
  -------------------------------------------------------------------
                         slack                                 77.933    

Slack (MET) :             77.952ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.832ns  (logic 8.352ns (38.255%)  route 13.480ns (61.745%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.430 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.430    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.753 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.973    23.726    game_datapath/game_cu/D_correct_button_reg_q[31]_i_6_0[1]
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.306    24.032 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_11/O
                         net (fo=1, routed)           0.422    24.454    game_datapath/game_cu/D_correct_button_reg_q[29]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.578 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_8/O
                         net (fo=1, routed)           1.020    25.598    game_datapath/game_cu/D_correct_button_reg_q[29]_i_8_n_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I1_O)        0.124    25.722 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_5/O
                         net (fo=1, routed)           0.296    26.018    game_datapath/game_cu/D_correct_button_reg_q[29]_i_5_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.124    26.142 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.847    26.989    game_datapath/game_regfiles/D[29]
    SLICE_X44Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/C
                         clock pessimism              0.179   105.023    
                         clock uncertainty           -0.035   104.987    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)       -0.047   104.940    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -26.989    
  -------------------------------------------------------------------
                         slack                                 77.952    

Slack (MET) :             77.987ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.905ns  (logic 8.373ns (38.224%)  route 13.532ns (61.776%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.572     5.156    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y49         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  game_datapath/game_cu/D_game_fsm_q_reg[3]/Q
                         net (fo=59, routed)          1.422     7.096    game_datapath/game_cu/sel0[3]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.220 r  game_datapath/game_cu/out_sig0_i_127/O
                         net (fo=1, routed)           0.844     8.065    game_datapath/game_cu/out_sig0_i_127_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.189 f  game_datapath/game_cu/out_sig0_i_87/O
                         net (fo=17, routed)          1.802     9.991    game_datapath/game_cu/D_game_fsm_q_reg[0]_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I1_O)        0.152    10.143 r  game_datapath/game_cu/out_sig0_i_59/O
                         net (fo=24, routed)          2.360    12.502    game_datapath/game_cu/out_sig0_i_59_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    12.828 r  game_datapath/game_cu/out_sig0_i_20/O
                         net (fo=12, routed)          2.708    15.537    game_datapath/game_alu/A[12]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    19.388 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.390    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.908 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.784    21.692    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I0_O)        0.124    21.816 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    21.816    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.196    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.313    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.430 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.430    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.669 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.893    23.562    game_datapath/game_cu/D_correct_button_reg_q[31]_i_6_0[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.301    23.863 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_10/O
                         net (fo=1, routed)           0.818    24.681    game_datapath/game_cu/D_correct_button_reg_q[30]_i_10_n_0
    SLICE_X47Y45         LUT4 (Prop_lut4_I2_O)        0.150    24.831 f  game_datapath/game_cu/D_correct_button_reg_q[30]_i_6/O
                         net (fo=1, routed)           0.554    25.385    game_datapath/game_cu/D_correct_button_reg_q[30]_i_6_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I4_O)        0.332    25.717 r  game_datapath/game_cu/D_correct_button_reg_q[30]_i_1/O
                         net (fo=10, routed)          1.344    27.061    game_datapath/game_regfiles/D[30]
    SLICE_X46Y47         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.449   104.854    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[30]/C
                         clock pessimism              0.259   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X46Y47         FDRE (Setup_fdre_C_D)       -0.030   105.048    game_datapath/game_regfiles/D_temp1_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.048    
                         arrival time                         -27.061    
  -------------------------------------------------------------------
                         slack                                 77.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_w_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_z_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.771%)  route 0.202ns (55.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_datapath/rng_500/pn_gen/D_w_q_reg[4]/Q
                         net (fo=3, routed)           0.202     1.905    game_datapath/rng_500/pn_gen/Q[3]
    SLICE_X60Y50         FDSE                                         r  game_datapath/rng_500/pn_gen/D_z_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y50         FDSE                                         r  game_datapath/rng_500/pn_gen/D_z_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDSE (Hold_fdse_C_D)         0.064     1.871    game_datapath/rng_500/pn_gen/D_z_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.575%)  route 0.241ns (56.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/rng_500/pn_gen/D_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_500/pn_gen/D_x_q_reg[17]/Q
                         net (fo=4, routed)           0.241     1.921    game_datapath/rng_500/pn_gen/D_x_q[17]
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.966 r  game_datapath/rng_500/pn_gen/D_w_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.966    game_datapath/rng_500/pn_gen/D_w_d[9]
    SLICE_X61Y50         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     1.899    game_datapath/rng_500/pn_gen/D_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_w_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.022%)  route 0.246ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.596     1.540    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  game_datapath/rng_1/pn_gen/D_w_q_reg[17]/Q
                         net (fo=2, routed)           0.246     1.949    game_datapath/rng_1/pn_gen/D_w_q_reg_n_0_[17]
    SLICE_X65Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_z_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.071     1.880    game_datapath/rng_1/pn_gen/D_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.183ns (37.378%)  route 0.307ns (62.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.594     1.538    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/rng_1/D_seed_q_reg[24]/Q
                         net (fo=3, routed)           0.307     1.985    game_datapath/rng_500/pn_gen/D_seed_q_reg[24]
    SLICE_X61Y45         LUT5 (Prop_lut5_I4_O)        0.042     2.027 r  game_datapath/rng_500/pn_gen/D_w_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.027    game_datapath/rng_500/pn_gen/D_w_d[24]
    SLICE_X61Y45         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[24]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.913    game_datapath/rng_500/pn_gen/D_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    forLoop_idx_0_105193328[0].p1_button_cond/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.812    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.027    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    forLoop_idx_0_105193328[0].p1_button_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.596     1.540    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  game_datapath/rng_1/pn_gen/D_x_q_reg[4]/Q
                         net (fo=3, routed)           0.066     1.747    game_datapath/rng_1/pn_gen/D_x_q[4]
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  game_datapath/rng_1/pn_gen/D_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.792    game_datapath/rng_1/pn_gen/D_w_d[7]
    SLICE_X64Y49         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.867     2.057    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[7]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.121     1.674    game_datapath/rng_1/pn_gen/D_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    forLoop_idx_0_105193328[0].p1_button_cond/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.812    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.973    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.038    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[4]_i_1__3_n_5
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    forLoop_idx_0_105193328[0].p1_button_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_105193328[0].p1_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.516%)  route 0.338ns (64.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.596     1.540    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  game_datapath/rng_1/pn_gen/D_x_q_reg[4]/Q
                         net (fo=3, routed)           0.338     2.018    game_datapath/rng_1/pn_gen/D_x_q[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.063 r  game_datapath/rng_1/pn_gen/D_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.063    game_datapath/rng_1/pn_gen/D_w_d[4]
    SLICE_X64Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.121     1.930    game_datapath/rng_1/pn_gen/D_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.381%)  route 0.340ns (64.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.596     1.540    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y49         FDSE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDSE (Prop_fdse_C_Q)         0.141     1.681 r  game_datapath/rng_1/pn_gen/D_x_q_reg[4]/Q
                         net (fo=3, routed)           0.340     2.020    game_datapath/rng_1/pn_gen/D_x_q[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.065 r  game_datapath/rng_1/pn_gen/D_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.065    game_datapath/rng_1/pn_gen/D_w_d[15]
    SLICE_X64Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[15]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.120     1.929    game_datapath/rng_1/pn_gen/D_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_data_reg_q_reg[6]/Q
                         net (fo=1, routed)           0.058     1.708    debugger/D_data_dff_q_reg[31]_0[6]
    SLICE_X48Y41         FDRE                                         r  debugger/D_data_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  debugger/D_data_dff_q_reg[6]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.047     1.569    debugger/D_data_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y53   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y52   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y54   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y55   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 5.088ns (51.255%)  route 4.838ns (48.745%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.990     6.664    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.788 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.788    motor/pwm/ctr_n_4
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.249     8.587    motor/pwm/ctr/CO[0]
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.152     8.739 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.599    11.338    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    15.082 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.082    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.830ns  (logic 4.857ns (49.411%)  route 4.973ns (50.589%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.990     6.664    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.788 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.788    motor/pwm/ctr_n_4
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.249     8.587    game_datapath/game_regfiles/CO[0]
    SLICE_X55Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.711 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.734    11.444    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.985 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.985    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 4.171ns (45.944%)  route 4.907ns (54.056%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.948     6.559    p0_led_encoder/p0_score[0][0]
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  p0_led_encoder/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.959    10.643    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    14.233 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.233    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.169ns (47.355%)  route 4.635ns (52.645%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.570     5.154    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.682     6.292    p1_led_encoder/p1_score[0][0]
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  p1_led_encoder/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.953    10.369    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    13.958 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.958    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 4.349ns (55.639%)  route 3.468ns (44.361%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.571     5.155    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.948     6.559    p0_led_encoder/p0_score[0][0]
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.150     6.709 r  p0_led_encoder/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.520     9.229    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.743    12.972 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.972    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 4.357ns (57.472%)  route 3.224ns (42.528%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.570     5.154    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.682     6.292    p1_led_encoder/p1_score[0][0]
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.154     6.446 r  p1_led_encoder/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.542     8.988    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.747    12.735 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.735    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.002ns (55.571%)  route 3.200ns (44.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.553     5.137    tx/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.200     8.793    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.339 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.339    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 3.997ns (61.347%)  route 2.518ns (38.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.518     8.119    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.541    11.660 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.660    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 4.049ns (62.749%)  route 2.404ns (37.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.404     8.066    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         3.531    11.597 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.597    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.978ns (63.655%)  route 2.271ns (36.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           2.271     7.871    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         3.522    11.394 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.394    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.370ns (72.998%)  route 0.507ns (27.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.507     2.157    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.386 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.386    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.376ns (70.813%)  route 0.567ns (29.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.567     2.217    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.451 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.451    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.363ns (69.857%)  route 0.588ns (30.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.588     2.238    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.460 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.460    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.364ns (68.462%)  route 0.628ns (31.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.628     2.278    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.501 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.396ns (66.327%)  route 0.709ns (33.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.709     2.381    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.613 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.613    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.383ns (65.065%)  route 0.742ns (34.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.742     2.392    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.634 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.634    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.502ns (61.681%)  route 0.933ns (38.319%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.174     1.825    p1_led_encoder/p1_score[0][1]
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.051     1.876 r  p1_led_encoder/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.759     2.635    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.310     3.944 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.944    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.388ns (55.971%)  route 1.092ns (44.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.561     1.505    tx/clk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.092     2.737    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.984 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.984    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.489ns (58.967%)  route 1.036ns (41.033%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.287     1.939    p0_led_encoder/p0_score[0][1]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.044     1.983 r  p0_led_encoder/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.749     2.732    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.304     4.036 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.036    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.428ns (55.549%)  route 1.143ns (44.451%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.310     1.962    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.833     2.839    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.081 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     4.081    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.634ns (26.710%)  route 4.483ns (73.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.247     4.757    reset_cond/rst_n_IBUF
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.236     6.117    reset_cond/M_reset_cond_in
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.634ns (26.710%)  route 4.483ns (73.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.247     4.757    reset_cond/rst_n_IBUF
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.236     6.117    reset_cond/M_reset_cond_in
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.634ns (26.710%)  route 4.483ns (73.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.247     4.757    reset_cond/rst_n_IBUF
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.236     6.117    reset_cond/M_reset_cond_in
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.109ns  (logic 1.634ns (26.743%)  route 4.476ns (73.257%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.247     4.757    reset_cond/rst_n_IBUF
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.881 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.228     6.109    reset_cond/M_reset_cond_in
    SLICE_X51Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.495ns (40.758%)  route 2.174ns (59.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.174     3.669    rx/usb_rx_IBUF
    SLICE_X37Y54         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.435     4.839    rx/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_227749698[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.501ns (41.206%)  route 2.141ns (58.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.141     3.642    forLoop_idx_0_227749698[2].p0_button_cond/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.440     4.844    forLoop_idx_0_227749698[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_105193328[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 1.496ns (41.428%)  route 2.115ns (58.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.115     3.611    forLoop_idx_0_105193328[2].p1_button_cond/sync/D[0]
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_105193328[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    forLoop_idx_0_105193328[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_105193328[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_227749698[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.546ns  (logic 1.489ns (41.990%)  route 2.057ns (58.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.057     3.546    forLoop_idx_0_227749698[0].p0_button_cond/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.440     4.844    forLoop_idx_0_227749698[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.491ns (42.689%)  route 2.002ns (57.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           2.002     3.492    center_button_cond/sync/D[0]
    SLICE_X57Y61         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.440     4.844    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_227749698[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.301ns  (logic 1.492ns (45.207%)  route 1.809ns (54.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.809     3.301    forLoop_idx_0_227749698[1].p0_button_cond/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_227749698[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.505     4.909    forLoop_idx_0_227749698[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_227749698[1].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_105193328[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.253ns (29.801%)  route 0.597ns (70.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.597     0.850    forLoop_idx_0_105193328[0].p1_button_cond/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_105193328[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_105193328[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_105193328[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.254ns (28.905%)  route 0.625ns (71.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.625     0.879    forLoop_idx_0_105193328[1].p1_button_cond/sync/D[0]
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_105193328[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_105193328[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_105193328[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_227749698[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.260ns (25.541%)  route 0.758ns (74.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.758     1.017    forLoop_idx_0_227749698[1].p0_button_cond/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_227749698[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.860     2.049    forLoop_idx_0_227749698[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_227749698[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_105193328[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.264ns (24.107%)  route 0.830ns (75.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.830     1.094    forLoop_idx_0_105193328[2].p1_button_cond/sync/D[0]
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_105193328[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_105193328[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_105193328[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.259ns (23.190%)  route 0.857ns (76.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.857     1.115    center_button_cond/sync/D[0]
    SLICE_X57Y61         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.832     2.022    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_227749698[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.257ns (22.502%)  route 0.884ns (77.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.884     1.141    forLoop_idx_0_227749698[0].p0_button_cond/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.832     2.022    forLoop_idx_0_227749698[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_227749698[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.268ns (22.946%)  route 0.901ns (77.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.901     1.170    forLoop_idx_0_227749698[2].p0_button_cond/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.832     2.022    forLoop_idx_0_227749698[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_227749698[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.263ns (21.747%)  route 0.947ns (78.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.947     1.210    rx/usb_rx_IBUF
    SLICE_X37Y54         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.829     2.019    rx/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.322ns (14.082%)  route 1.967ns (85.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     1.733    reset_cond/rst_n_IBUF
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.512     2.290    reset_cond/M_reset_cond_in
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.322ns (14.082%)  route 1.967ns (85.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     1.733    reset_cond/rst_n_IBUF
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.512     2.290    reset_cond/M_reset_cond_in
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





