# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Tarea_3.gen/sources_1/ip/clk_wiz_0" \
"../../../../Tarea_3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Tarea_3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/double_dabble.v" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" \

sv xil_defaultlib  --include "../../../../Tarea_3.gen/sources_1/ip/clk_wiz_0" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/AvgVecOperation.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/BCD.sv" \
"../../../../Tarea_3.srcs/sources_1/new/DRAM.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/ManDisOperation.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/Multiplexing.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/SumVecOperation.sv" \
"../../../../Tarea_3.srcs/sources_1/new/adder_tree.sv" \
"../../../../Tarea_3.srcs/sources_1/new/byte_to_mem.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/device.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/info_to_7seg.sv" \
"../../../../Tarea_3.srcs/sources_1/new/mem_to_byte.sv" \
"../../../../Tarea_3.srcs/sources_1/new/n_bit_multiadder.sv" \
"../../../../Tarea_3.srcs/sources_1/new/save_and_transmit.sv" \
"../../../../Tarea_3.srcs/sources_1/imports/sources_1/timer.sv" \
"../../../../Tarea_3.srcs/sim_1/new/TB_device.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
