
*** Running vivado
    with args -log design_1_axi_jtag_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_jtag_1_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_axi_jtag_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1840.695 ; gain = 90.980 ; free physical = 5685 ; free virtual = 19762
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_jtag_1_0
Command: synth_design -top design_1_axi_jtag_1_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30073
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3060.004 ; gain = 238.723 ; free physical = 279 ; free virtual = 12248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4075.027; parent = 3062.977; children = 1012.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_jtag_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/synth/design_1_axi_jtag_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_jtag_v1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/jtag/axi_jtag_v1_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_if' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/jtag/axi4_lite_if.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_if' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/jtag/axi4_lite_if.v:13]
INFO: [Synth 8-6157] synthesizing module 'jtag_proc' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/jtag/jtag_proc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'jtag_proc' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/jtag/jtag_proc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'axi_jtag_v1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/jtag/axi_jtag_v1_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_jtag_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/synth/design_1_axi_jtag_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element tdo_capture_reg was removed.  [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/jtag/jtag_proc.v:140]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi4_lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi4_lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi4_lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi4_lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi4_lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi4_lite_if is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.941 ; gain = 314.660 ; free physical = 445 ; free virtual = 12056
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4147.996; parent = 3135.945; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.816 ; gain = 326.535 ; free physical = 479 ; free virtual = 12090
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4159.871; parent = 3147.820; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.816 ; gain = 326.535 ; free physical = 527 ; free virtual = 12139
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4159.871; parent = 3147.820; children = 1012.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.816 ; gain = 0.000 ; free physical = 587 ; free virtual = 12199
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.723 ; gain = 0.000 ; free physical = 478 ; free virtual = 12092
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.535 ; gain = 22.812 ; free physical = 475 ; free virtual = 12089
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3314.535 ; gain = 493.254 ; free physical = 485 ; free virtual = 12022
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.574; parent = 3282.523; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3314.535 ; gain = 493.254 ; free physical = 555 ; free virtual = 12092
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.574; parent = 3282.523; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3314.535 ; gain = 493.254 ; free physical = 630 ; free virtual = 12168
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.574; parent = 3282.523; children = 1012.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    TCKL |                              010 |                              010
                    TCKH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_proc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3314.535 ; gain = 493.254 ; free physical = 686 ; free virtual = 12225
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.574; parent = 3282.523; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   6 Input   32 Bit        Muxes := 5     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 77    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module design_1_axi_jtag_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module design_1_axi_jtag_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module design_1_axi_jtag_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module design_1_axi_jtag_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module design_1_axi_jtag_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module design_1_axi_jtag_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3314.535 ; gain = 493.254 ; free physical = 611 ; free virtual = 12161
Synthesis current peak Physical Memory [PSS] (MB): peak = 2242.288; parent = 2106.794; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.574; parent = 3282.523; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3692.191 ; gain = 870.910 ; free physical = 281 ; free virtual = 11075
Synthesis current peak Physical Memory [PSS] (MB): peak = 2797.672; parent = 2662.455; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4704.246; parent = 3692.195; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3693.191 ; gain = 871.910 ; free physical = 260 ; free virtual = 11055
Synthesis current peak Physical Memory [PSS] (MB): peak = 2797.953; parent = 2662.736; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.246; parent = 3693.195; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3712.223 ; gain = 890.941 ; free physical = 265 ; free virtual = 11013
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.277; parent = 3712.227; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 285 ; free virtual = 10351
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 267 ; free virtual = 10332
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 254 ; free virtual = 10320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 267 ; free virtual = 10332
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 254 ; free virtual = 10320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 233 ; free virtual = 10298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     8|
|4     |LUT3   |     7|
|5     |LUT4   |    54|
|6     |LUT5   |    27|
|7     |LUT6   |   207|
|8     |FDRE   |   349|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.160 ; gain = 898.879 ; free physical = 265 ; free virtual = 10284
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.709; parent = 2665.493; children = 135.494
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.215; parent = 3720.164; children = 1012.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3720.160 ; gain = 732.160 ; free physical = 290 ; free virtual = 10288
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3720.168 ; gain = 898.879 ; free physical = 278 ; free virtual = 10275
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3732.129 ; gain = 0.000 ; free physical = 386 ; free virtual = 10338
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3773.984 ; gain = 0.000 ; free physical = 264 ; free virtual = 10184
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c2d68fd
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3773.984 ; gain = 1866.477 ; free physical = 477 ; free virtual = 10397
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_axi_jtag_1_0_synth_1/design_1_axi_jtag_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_jtag_1_0, cache-ID = db2e7512c9436180
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_axi_jtag_1_0_synth_1/design_1_axi_jtag_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_jtag_1_0_utilization_synth.rpt -pb design_1_axi_jtag_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:34:33 2023...
