--- Module: IntXbar
--- Module: InterruptBusWrapper
--- Module: ClockGroupAggregator
--- Module: ClockGroup
--- Module: FixedClockBroadcast
--- Module: plusarg_reader
--- Module: TLMonitor
--- Module: TLMonitor_1
--- Module: TLMonitor_2
--- Module: TLMonitor_3
--- Module: TLXbar
reg beatsLeft_3 8:0
reg readys_mask_3 11:9
reg state_3_0 12:12
reg state_3_1 13:13
reg state_3_2 14:14
reg beatsLeft_4 23:15
reg readys_mask_4 26:24
reg state_4_0 27:27
reg state_4_1 28:28
reg state_4_2 29:29
reg beatsLeft_5 38:30
reg readys_mask_5 41:39
reg state_5_0 42:42
reg state_5_1 43:43
reg state_5_2 44:44
reg beatsLeft_6 53:45
reg readys_mask_6 56:54
reg state_6_0 57:57
reg state_6_1 58:58
reg state_6_2 59:59
reg beatsLeft 68:60
reg readys_mask 72:69
reg state__0 73:73
reg beatsLeft_1 82:74
reg readys_mask_1 86:83
reg state_1_0 87:87
reg beatsLeft_2 96:88
reg readys_mask_2 100:97
reg state_2_0 101:101
reg state__1 102:102
reg state_1_1 103:103
reg state_2_1 104:104
reg state__2 105:105
reg state_1_2 106:106
reg state_2_2 107:107
reg state__3 108:108
reg state_1_3 109:109
reg state_2_3 110:110
--- Module: TLMonitor_4
--- Module: TLMonitor_5
--- Module: TLMonitor_6
--- Module: TLMonitor_7
--- Module: TLFIFOFixer
--- Module: TLWidthWidget
--- Module: TLInterconnectCoupler
--- Module: TLWidthWidget_2
--- Module: TLInterconnectCoupler_2
--- Module: ShiftQueue
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_opcode 4:2
reg elts_0_param 7:5
reg elts_0_size 11:8
reg elts_0_source 16:12
reg elts_0_address 48:17
reg elts_0_mask 56:49
reg elts_0_data 120:57
reg elts_0_corrupt 121:121
reg elts_1_opcode 124:122
reg elts_1_param 127:125
reg elts_1_size 131:128
reg elts_1_source 136:132
reg elts_1_address 168:137
reg elts_1_mask 176:169
reg elts_1_data 240:177
reg elts_1_corrupt 241:241
--- Module: RationalCrossingSink
inst_ff:ShiftQueue io_deq_q 241:0
reg count 243:242
--- Module: ShiftQueue_1
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_opcode 4:2
reg elts_0_param 6:5
reg elts_0_size 10:7
reg elts_0_source 15:11
reg elts_0_sink 18:16
reg elts_0_denied 19:19
reg elts_0_data 83:20
reg elts_0_corrupt 84:84
reg elts_1_opcode 87:85
reg elts_1_param 89:88
reg elts_1_size 93:90
reg elts_1_source 98:94
reg elts_1_sink 101:99
reg elts_1_denied 102:102
reg elts_1_data 166:103
reg elts_1_corrupt 167:167
--- Module: RationalCrossingSource
inst_ff:ShiftQueue_1 enq_q 167:0
reg enq_in_REG 168:168
reg count 170:169
reg io_deq_bits1_r_opcode 173:171
reg io_deq_bits1_r_param 175:174
reg io_deq_bits1_r_size 179:176
reg io_deq_bits1_r_source 184:180
reg io_deq_bits1_r_sink 187:185
reg io_deq_bits1_r_denied 188:188
reg io_deq_bits1_r_data 252:189
reg io_deq_bits1_r_corrupt 253:253
--- Module: ShiftQueue_2
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_opcode 4:2
reg elts_0_param 7:5
reg elts_0_size 11:8
reg elts_0_source 13:12
reg elts_0_address 45:14
reg elts_0_mask 53:46
reg elts_0_data 117:54
reg elts_1_opcode 120:118
reg elts_1_param 123:121
reg elts_1_size 127:124
reg elts_1_source 129:128
reg elts_1_address 161:130
reg elts_1_mask 169:162
reg elts_1_data 233:170
--- Module: RationalCrossingSink_1
inst_ff:ShiftQueue_2 io_deq_q 233:0
reg count 235:234
--- Module: ShiftQueue_3
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_opcode 4:2
reg elts_0_param 6:5
reg elts_0_size 10:7
reg elts_0_source 12:11
reg elts_0_sink 15:13
reg elts_0_denied 16:16
reg elts_0_data 80:17
reg elts_0_corrupt 81:81
reg elts_1_opcode 84:82
reg elts_1_param 86:85
reg elts_1_size 90:87
reg elts_1_source 92:91
reg elts_1_sink 95:93
reg elts_1_denied 96:96
reg elts_1_data 160:97
reg elts_1_corrupt 161:161
--- Module: RationalCrossingSource_1
inst_ff:ShiftQueue_3 enq_q 161:0
reg enq_in_REG 162:162
reg count 164:163
reg io_deq_bits1_r_opcode 167:165
reg io_deq_bits1_r_param 169:168
reg io_deq_bits1_r_size 173:170
reg io_deq_bits1_r_source 175:174
reg io_deq_bits1_r_sink 178:176
reg io_deq_bits1_r_denied 179:179
reg io_deq_bits1_r_data 243:180
reg io_deq_bits1_r_corrupt 244:244
--- Module: ShiftQueue_4
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_opcode 4:2
reg elts_0_param 6:5
reg elts_0_size 10:7
reg elts_0_source 12:11
reg elts_0_address 44:13
reg elts_0_mask 52:45
reg elts_0_corrupt 53:53
reg elts_1_opcode 56:54
reg elts_1_param 58:57
reg elts_1_size 62:59
reg elts_1_source 64:63
reg elts_1_address 96:65
reg elts_1_mask 104:97
reg elts_1_corrupt 105:105
--- Module: RationalCrossingSource_2
inst_ff:ShiftQueue_4 enq_q 105:0
reg enq_in_REG 106:106
reg count 108:107
reg io_deq_bits1_r_opcode 111:109
reg io_deq_bits1_r_param 113:112
reg io_deq_bits1_r_size 117:114
reg io_deq_bits1_r_source 119:118
reg io_deq_bits1_r_address 151:120
reg io_deq_bits1_r_mask 159:152
reg io_deq_bits1_r_corrupt 160:160
--- Module: ShiftQueue_5
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_opcode 4:2
reg elts_0_param 7:5
reg elts_0_size 11:8
reg elts_0_source 13:12
reg elts_0_address 45:14
reg elts_0_data 109:46
reg elts_1_opcode 112:110
reg elts_1_param 115:113
reg elts_1_size 119:116
reg elts_1_source 121:120
reg elts_1_address 153:122
reg elts_1_data 217:154
--- Module: RationalCrossingSink_2
inst_ff:ShiftQueue_5 io_deq_q 217:0
reg count 219:218
--- Module: ShiftQueue_6
reg valid_0 0:0
reg valid_1 1:1
reg elts_0_sink 4:2
reg elts_1_sink 7:5
--- Module: RationalCrossingSink_3
inst_ff:ShiftQueue_6 io_deq_q 7:0
reg count 9:8
--- Module: TLRationalCrossingSink
inst_ff:RationalCrossingSink bundleOut_0_a_sink 243:0
inst_ff:RationalCrossingSource bundleIn_0_d_source 497:244
inst_ff:RationalCrossingSink_1 bundleOut_1_a_sink 733:498
inst_ff:RationalCrossingSource_1 bundleIn_1_d_source 978:734
inst_ff:RationalCrossingSource_2 bundleIn_1_b_source 1139:979
inst_ff:RationalCrossingSink_2 bundleOut_1_c_sink 1359:1140
inst_ff:RationalCrossingSink_3 bundleOut_1_e_sink 1369:1360
--- Module: TLInterconnectCoupler_3
inst_ff:TLRationalCrossingSink rsink 1369:0
--- Module: TLBuffer
--- Module: TLMonitor_8
--- Module: TLFIFOFixer_1
--- Module: TLInterconnectCoupler_4
--- Module: TLBuffer_1
--- Module: TLMonitor_9
--- Module: TLFIFOFixer_2
--- Module: TLInterconnectCoupler_5
--- Module: TLMonitor_10
--- Module: Queue
reg maybe_full 0:0
--- Module: Queue_1
reg maybe_full 0:0
--- Module: TLBuffer_2
inst_ff:Queue bundleOut_0_a_q 0:0
inst_macro:Queue bundleOut_0_a_q 7:0
inst_ff:Queue_1 bundleIn_0_d_q 1:1
inst_macro:Queue_1 bundleIn_0_d_q 15:8
--- Module: TLInterconnectCoupler_6
inst_ff:TLBuffer_2 buffer 1:0
inst_macro:TLBuffer_2 buffer 15:0
--- Module: SystemBus
inst_ff:TLXbar system_bus_xbar 110:0
inst_ff:TLInterconnectCoupler_3 coupler_from_tile 1480:111
inst_ff:TLInterconnectCoupler_6 coupler_to_slave_named_CMUOCMem 1482:1481
inst_macro:TLInterconnectCoupler_6 coupler_to_slave_named_CMUOCMem 15:0
--- Module: ClockGroupAggregator_1
--- Module: FixedClockBroadcast_1
--- Module: TLMonitor_11
--- Module: TLFIFOFixer_3
--- Module: TLXbar_1
--- Module: TLMonitor_12
--- Module: TLXbar_2
reg beatsLeft 2:0
reg readys_mask 7:3
reg state_0 8:8
reg state_1 9:9
reg state_2 10:10
reg state_3 11:11
reg state_4 12:12
--- Module: TLMonitor_13
--- Module: Queue_2
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_3
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_3
inst_ff:Queue_2 bundleOut_0_a_q 2:0
inst_macro:Queue_2 bundleOut_0_a_q 7:0
inst_ff:Queue_3 bundleIn_0_d_q 5:3
inst_macro:Queue_3 bundleIn_0_d_q 15:8
--- Module: TLMonitor_14
--- Module: TLAtomicAutomata
reg cam_s_0_state 1:0
reg cam_a_0_bits_opcode 4:2
reg cam_a_0_bits_param 7:5
reg cam_a_0_bits_size 10:8
reg cam_a_0_bits_source 17:11
reg cam_a_0_bits_address 48:18
reg cam_a_0_bits_mask 56:49
reg cam_a_0_bits_data 120:57
reg cam_a_0_bits_corrupt 121:121
reg cam_a_0_lut 125:122
reg cam_d_0_data 189:126
reg cam_d_0_denied 190:190
reg cam_d_0_corrupt 191:191
reg beatsLeft 194:192
reg state_1 195:195
reg state_0 196:196
reg d_first_counter 199:197
--- Module: TLMonitor_15
--- Module: TLBuffer_4
inst_ff:Queue_2 bundleOut_0_a_q 2:0
inst_macro:Queue_2 bundleOut_0_a_q 7:0
inst_ff:Queue_3 bundleIn_0_d_q 5:3
inst_macro:Queue_3 bundleIn_0_d_q 15:8
--- Module: TLMonitor_16
--- Module: Repeater
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 31:17
reg saved_mask 39:32
reg saved_corrupt 40:40
--- Module: TLFragmenter
inst_ff:Repeater repeater 40:0
reg acknum 43:41
reg dOrig 46:44
reg dToggle 47:47
reg gennum 50:48
reg aToggle_r 51:51
--- Module: TLBuffer_5
--- Module: TLInterconnectCoupler_7
inst_ff:TLFragmenter fragmenter 51:0
--- Module: TLMonitor_17
--- Module: Repeater_1
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 47:17
reg saved_mask 55:48
reg saved_corrupt 56:56
--- Module: TLFragmenter_1
inst_ff:Repeater_1 repeater 56:0
reg acknum 59:57
reg dOrig 62:60
reg dToggle 63:63
reg gennum 66:64
reg aToggle_r 67:67
--- Module: TLInterconnectCoupler_8
inst_ff:TLFragmenter_1 fragmenter 67:0
--- Module: TLMonitor_18
--- Module: Repeater_2
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 45:17
reg saved_mask 53:46
reg saved_corrupt 54:54
--- Module: TLFragmenter_2
inst_ff:Repeater_2 repeater 54:0
reg acknum 57:55
reg dOrig 60:58
reg dToggle 61:61
reg gennum 64:62
reg aToggle_r 65:65
--- Module: TLInterconnectCoupler_9
inst_ff:TLFragmenter_2 fragmenter 65:0
--- Module: TLMonitor_19
--- Module: TLFragmenter_3
inst_ff:Repeater_2 repeater 54:0
reg acknum 57:55
reg dOrig 60:58
reg dToggle 61:61
reg gennum 64:62
reg aToggle_r 65:65
--- Module: TLBuffer_6
--- Module: TLInterconnectCoupler_10
inst_ff:TLFragmenter_3 fragmenter 65:0
--- Module: TLMonitor_20
--- Module: Queue_6
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_7
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_7
inst_ff:Queue_6 bundleOut_0_a_q 2:0
inst_macro:Queue_6 bundleOut_0_a_q 7:0
inst_ff:Queue_7 bundleIn_0_d_q 5:3
inst_macro:Queue_7 bundleIn_0_d_q 15:8
--- Module: TLMonitor_21
--- Module: Repeater_4
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 37:17
reg saved_mask 45:38
reg saved_corrupt 46:46
--- Module: TLFragmenter_4
inst_ff:Repeater_4 repeater 46:0
reg acknum 49:47
reg dOrig 52:50
reg dToggle 53:53
reg gennum 56:54
reg aToggle_r 57:57
--- Module: TLBuffer_8
--- Module: TLInterconnectCoupler_11
inst_ff:TLBuffer_7 buffer 5:0
inst_macro:TLBuffer_7 buffer 15:0
inst_ff:TLFragmenter_4 fragmenter 63:6
--- Module: TLMonitor_22
--- Module: PeripheryBus
inst_ff:TLXbar_2 out_xbar 12:0
inst_ff:TLBuffer_3 buffer 18:13
inst_macro:TLBuffer_3 buffer 15:0
inst_ff:TLAtomicAutomata atomics 218:19
inst_ff:TLBuffer_4 buffer_1 224:219
inst_macro:TLBuffer_4 buffer_1 31:16
inst_ff:TLInterconnectCoupler_7 coupler_to_slave_named_bootaddressreg 276:225
inst_ff:TLInterconnectCoupler_8 coupler_to_device_named_uart_0 344:277
inst_ff:TLInterconnectCoupler_9 coupler_to_device_named_gpio_0 410:345
inst_ff:TLInterconnectCoupler_10 coupler_to_slave_named_CMUDMA_reg 476:411
inst_ff:TLInterconnectCoupler_11 coupler_to_slave_named_tileresetctrl 540:477
inst_macro:TLInterconnectCoupler_11 coupler_to_slave_named_tileresetctrl 47:32
reg bootAddrReg 604:541
--- Module: FrontBus
--- Module: TLMonitor_23
--- Module: TLFIFOFixer_4
--- Module: TLMonitor_24
--- Module: TLMonitor_25
--- Module: TLXbar_4
reg beatsLeft 8:0
reg readys_mask 10:9
reg state_0 11:11
reg state_1 12:12
--- Module: TLMonitor_26
--- Module: TLXbar_5
reg beatsLeft 8:0
reg readys_mask 15:9
reg state_0 16:16
reg state_1 17:17
reg state_2 18:18
reg state_3 19:19
reg state_4 20:20
reg state_5 21:21
reg state_6 22:22
--- Module: TLMonitor_27
--- Module: Queue_8
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_9
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_10
inst_ff:Queue_8 bundleOut_0_a_q 2:0
inst_macro:Queue_8 bundleOut_0_a_q 7:0
inst_ff:Queue_9 bundleIn_0_d_q 5:3
inst_macro:Queue_9 bundleIn_0_d_q 15:8
--- Module: TLMonitor_28
--- Module: TLAtomicAutomata_1
reg cam_s_0_state 1:0
reg cam_a_0_bits_opcode 4:2
reg cam_a_0_bits_param 7:5
reg cam_a_0_bits_size 11:8
reg cam_a_0_bits_source 18:12
reg cam_a_0_bits_address 49:19
reg cam_a_0_bits_mask 57:50
reg cam_a_0_bits_data 121:58
reg cam_a_0_bits_corrupt 122:122
reg cam_a_0_lut 126:123
reg cam_d_0_data 190:127
reg cam_d_0_denied 191:191
reg cam_d_0_corrupt 192:192
reg beatsLeft 201:193
reg state_1 202:202
reg state_0 203:203
reg d_first_counter 212:204
--- Module: TLMonitor_29
--- Module: Queue_10
reg maybe_full 0:0
--- Module: TLError
inst_ff:Queue_10 a 0:0
inst_macro:Queue_10 a 2:0
reg a_last_counter 9:1
reg counter 18:10
--- Module: TLMonitor_30
--- Module: Queue_11
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: TLBuffer_11
inst_ff:Queue_11 bundleOut_0_a_q 2:0
inst_macro:Queue_11 bundleOut_0_a_q 6:0
inst_ff:Queue_9 bundleIn_0_d_q 5:3
inst_macro:Queue_9 bundleIn_0_d_q 14:7
--- Module: ErrorDeviceWrapper
inst_ff:TLError error 18:0
inst_macro:TLError error 2:0
inst_ff:TLBuffer_11 buffer 24:19
inst_macro:TLBuffer_11 buffer 17:3
--- Module: TLMonitor_31
--- Module: Queue_13
reg maybe_full 0:0
--- Module: Queue_14
reg maybe_full 0:0
--- Module: TLBuffer_12
inst_ff:Queue_13 bundleOut_0_a_q 0:0
inst_macro:Queue_13 bundleOut_0_a_q 7:0
inst_ff:Queue_14 bundleIn_0_d_q 1:1
inst_macro:Queue_14 bundleIn_0_d_q 15:8
--- Module: TLMonitor_32
--- Module: Repeater_5
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 42:17
reg saved_mask 50:43
reg saved_corrupt 51:51
--- Module: TLFragmenter_5
inst_ff:Repeater_5 repeater 51:0
reg acknum 54:52
reg dOrig 57:55
reg dToggle 58:58
reg gennum 61:59
reg aToggle_r 62:62
--- Module: TLInterconnectCoupler_12
inst_ff:TLBuffer_12 buffer 1:0
inst_macro:TLBuffer_12 buffer 15:0
inst_ff:TLFragmenter_5 fragmenter 64:2
--- Module: TLWidthWidget_3
--- Module: TLInterconnectCoupler_13
--- Module: TLMonitor_33
--- Module: Repeater_6
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 44:17
reg saved_mask 52:45
reg saved_corrupt 53:53
--- Module: TLFragmenter_6
inst_ff:Repeater_6 repeater 53:0
reg acknum 56:54
reg dOrig 59:57
reg dToggle 60:60
reg gennum 63:61
reg aToggle_r 64:64
--- Module: TLInterconnectCoupler_14
inst_ff:TLFragmenter_6 fragmenter 64:0
--- Module: TLMonitor_34
--- Module: TLFragmenter_7
inst_ff:Repeater_5 repeater 51:0
reg acknum 54:52
reg dOrig 57:55
reg dToggle 58:58
reg gennum 61:59
reg aToggle_r 62:62
--- Module: TLInterconnectCoupler_15
inst_ff:TLFragmenter_7 fragmenter 62:0
--- Module: TLMonitor_35
--- Module: Repeater_8
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 28:17
reg saved_mask 36:29
reg saved_corrupt 37:37
--- Module: TLFragmenter_8
inst_ff:Repeater_8 repeater 37:0
reg acknum 40:38
reg dOrig 43:41
reg dToggle 44:44
reg gennum 47:45
reg aToggle_r 48:48
--- Module: TLInterconnectCoupler_16
inst_ff:TLFragmenter_8 fragmenter 48:0
--- Module: TLMonitor_36
--- Module: Repeater_9
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 16:10
reg saved_address 33:17
reg saved_mask 41:34
reg saved_corrupt 42:42
--- Module: TLFragmenter_9
inst_ff:Repeater_9 repeater 42:0
reg acknum 45:43
reg dOrig 48:46
reg dToggle 49:49
reg gennum 52:50
reg aToggle_r 53:53
--- Module: TLInterconnectCoupler_18
inst_ff:TLFragmenter_9 fragmenter 53:0
--- Module: TLInterconnectCoupler_19
--- Module: PeripheryBus_1
inst_ff:TLXbar_4 in_xbar 12:0
inst_ff:TLXbar_5 out_xbar 35:13
inst_ff:TLBuffer_10 buffer 41:36
inst_macro:TLBuffer_10 buffer 15:0
inst_ff:TLAtomicAutomata_1 atomics 254:42
inst_ff:ErrorDeviceWrapper wrapped_error_device 279:255
inst_macro:ErrorDeviceWrapper wrapped_error_device 33:16
inst_ff:TLInterconnectCoupler_12 coupler_to_l2_ctrl 344:280
inst_macro:TLInterconnectCoupler_12 coupler_to_l2_ctrl 49:34
inst_ff:TLInterconnectCoupler_14 coupler_to_plic 409:345
inst_ff:TLInterconnectCoupler_15 coupler_to_clint 472:410
inst_ff:TLInterconnectCoupler_16 coupler_to_debug 521:473
inst_ff:TLInterconnectCoupler_18 coupler_to_bootrom 575:522
reg state 578:576
--- Module: TLXbar_6
--- Module: TLMonitor_37
--- Module: TLFIFOFixer_5
--- Module: TLMonitor_38
--- Module: ProbePicker
--- Module: TLBuffer_14
--- Module: TLInterconnectCoupler_22
--- Module: MemoryBus
--- Module: TLMonitor_39
--- Module: TLMonitor_40
--- Module: Queue_15
reg maybe_full 0:0
--- Module: Queue_16
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: SourceA
inst_ff:Queue_16 io_a_q 2:0
inst_macro:Queue_16 io_a_q 7:0
--- Module: SourceB
reg remain 0:0
reg tag_r 6:1
reg set_r 16:7
reg param_r 19:17
--- Module: QueueCompatibility
reg enq_ptr_value 3:0
reg deq_ptr_value 7:4
reg maybe_full 8:8
--- Module: SourceC
inst_ff:QueueCompatibility queue 8:0
inst_macro:QueueCompatibility queue 6:0
reg fill 12:9
reg room 13:13
reg busy 14:14
reg beat 17:15
reg req_r_opcode 20:18
reg req_r_param 23:21
reg req_r_source 26:24
reg req_r_tag 32:27
reg req_r_set 42:33
reg req_r_way 45:43
reg s2_valid 46:46
reg s2_req_opcode 49:47
reg s2_req_param 52:50
reg s2_req_source 55:53
reg s2_req_tag 61:56
reg s2_req_set 71:62
reg s3_valid 72:72
reg s3_req_opcode 75:73
reg s3_req_param 78:76
reg s3_req_source 81:79
reg s3_req_tag 87:82
reg s3_req_set 97:88
--- Module: QueueCompatibility_1
reg enq_ptr_value 1:0
reg deq_ptr_value 3:2
reg maybe_full 4:4
--- Module: Atomics
--- Module: SourceD
inst_ff:QueueCompatibility_1 queue 4:0
inst_macro:QueueCompatibility_1 queue 0:0
reg busy 5:5
reg s1_block_r 6:6
reg s1_counter 9:7
reg s1_req_reg_prio_0 10:10
reg s1_req_reg_prio_2 11:11
reg s1_req_reg_opcode 14:12
reg s1_req_reg_param 17:15
reg s1_req_reg_size 20:18
reg s1_req_reg_source 26:21
reg s1_req_reg_offset 32:27
reg s1_req_reg_put 38:33
reg s1_req_reg_set 48:39
reg s1_req_reg_sink 51:49
reg s1_req_reg_way 54:52
reg s1_req_reg_bad 55:55
reg s2_full 56:56
reg s3_full 57:57
reg s3_retires 58:58
reg s4_full 59:59
reg s4_need_bs 60:60
reg s3_valid_d 61:61
reg s2_valid_pb 62:62
reg s2_req_prio_0 63:63
reg s1_latch_bypass 64:64
reg s1_bypass_r 65:65
reg s2_req_set 75:66
reg s2_req_way 78:76
reg s2_beat 81:79
reg s2_retires 82:82
reg s3_req_set 92:83
reg s3_req_way 95:93
reg s3_beat 98:96
reg s4_req_set 108:99
reg s4_req_way 111:109
reg s4_beat 114:112
reg queue_io_enq_valid_REG 115:115
reg queue_io_enq_valid_REG_1 116:116
reg s2_bypass 117:117
reg s2_req_prio_2 118:118
reg s2_req_opcode 121:119
reg s2_req_param 124:122
reg s2_req_size 127:125
reg s2_req_source 133:128
reg s2_req_put 139:134
reg s2_req_sink 142:140
reg s2_req_bad 143:143
reg s2_last 144:144
reg s2_need_r 145:145
reg s2_need_pb 146:146
reg s2_need_d 147:147
reg s2_pdata_r_data 211:148
reg s2_pdata_r_mask 219:212
reg s2_pdata_r_corrupt 220:220
reg s3_bypass 221:221
reg s3_req_prio_0 222:222
reg s3_req_prio_2 223:223
reg s3_req_opcode 226:224
reg s3_req_param 229:227
reg s3_req_size 232:230
reg s3_req_source 238:233
reg s3_req_sink 241:239
reg s3_req_bad 242:242
reg s3_pdata_data 306:243
reg s3_pdata_mask 314:307
reg s3_pdata_corrupt 315:315
reg s3_need_bs 316:316
reg s3_need_r 317:317
reg s3_bypass_data_REG 318:318
reg s3_bypass_data_REG_1 382:319
reg s4_need_pb 383:383
reg s4_req_prio_2 384:384
reg s4_req_param 387:385
reg s4_adjusted_opcode 390:388
reg s4_pdata_data 454:391
reg s4_pdata_mask 462:455
reg s4_pdata_corrupt 463:463
reg s4_rdata 527:464
reg s5_req_set 537:528
reg s5_req_way 540:538
reg s5_beat 543:541
reg s5_dat 607:544
reg s6_req_set 617:608
reg s6_req_way 620:618
reg s6_beat 623:621
reg s6_dat 687:624
reg s7_dat 751:688
--- Module: Queue_17
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: SourceE
inst_ff:Queue_17 io_e_q 2:0
inst_macro:Queue_17 io_e_q 0:0
--- Module: Queue_18
reg maybe_full 0:0
--- Module: SourceX
inst_ff:Queue_18 io_x_q 0:0
--- Module: ListBuffer
reg valid 39:0
reg used 79:40
--- Module: SinkA
inst_ff:ListBuffer putbuffer 79:0
inst_macro:ListBuffer putbuffer 5:0
reg lists 119:80
reg first_counter 122:120
reg put_r 128:123
--- Module: Queue_19
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_20
reg maybe_full 0:0
--- Module: ListBuffer_1
reg valid 1:0
reg used 17:2
--- Module: SinkC
inst_ff:Queue_19 c 2:0
inst_macro:Queue_19 c 6:0
inst_ff:Queue_20 io_bs_adr_q 3:3
inst_macro:Queue_20 io_bs_adr_q 11:7
inst_ff:ListBuffer_1 putbuffer 21:4
inst_macro:ListBuffer_1 putbuffer 16:12
reg counter 24:22
reg resp_r 25:25
reg io_set_r 35:26
reg io_bs_dat_data_r 99:36
reg bs_adr_bits_beat_r 102:100
reg lists 104:103
reg put_r 106:105
--- Module: Queue_21
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: SinkD
inst_ff:Queue_21 d 2:0
inst_macro:Queue_21 d 7:0
reg counter 5:3
reg io_source_r 8:6
reg io_bs_adr_bits_beat_r 11:9
--- Module: SinkE
--- Module: Queue_22
reg maybe_full 0:0
--- Module: SinkX
inst_ff:Queue_22 x 0:0
inst_macro:Queue_22 x 0:0
--- Module: Queue_23
reg maybe_full 0:0
--- Module: MaxPeriodFibonacciLFSR
reg state_0 0:0
reg state_1 1:1
reg state_2 2:2
reg state_3 3:3
reg state_4 4:4
reg state_5 5:5
reg state_6 6:6
reg state_7 7:7
reg state_8 8:8
reg state_9 9:9
reg state_10 10:10
reg state_11 11:11
reg state_12 12:12
reg state_13 13:13
reg state_14 14:14
reg state_15 15:15
--- Module: Directory
inst_macro:cc_dir_0 cc_dir_0 0:0
inst_macro:cc_dir_0 cc_dir_1 1:1
inst_macro:cc_dir_0 cc_dir_2 2:2
inst_macro:cc_dir_0 cc_dir_3 3:3
inst_macro:cc_dir_0 cc_dir_4 4:4
inst_macro:cc_dir_0 cc_dir_5 5:5
inst_macro:cc_dir_0 cc_dir_6 6:6
inst_macro:cc_dir_0 cc_dir_7 7:7
inst_ff:Queue_23 write 0:0
inst_macro:Queue_23 write 13:8
inst_ff:MaxPeriodFibonacciLFSR victimLFSR_prng 16:1
reg wipeCount 27:17
reg wipeOff 28:28
reg ren1 29:29
reg tag 35:30
reg set 45:36
--- Module: BankedStore
inst_macro:cc_banks_0 cc_banks_0 0:0
inst_macro:cc_banks_0 cc_banks_1 1:1
inst_macro:cc_banks_0 cc_banks_2 2:2
inst_macro:cc_banks_0 cc_banks_3 3:3
reg regout_REG 0:0
reg regout_r 64:1
reg regout_REG_1 65:65
reg regout_r_1 129:66
reg regout_REG_2 130:130
reg regout_r_2 194:131
reg regout_REG_3 195:195
reg regout_r_3 259:196
reg regsel_sourceC_REG 263:260
reg regsel_sourceC 267:264
reg regsel_sourceD_REG 271:268
reg regsel_sourceD 275:272
--- Module: ListBuffer_2
reg valid 20:0
reg used 53:21
--- Module: MSHR
reg request_valid 0:0
reg request_prio_0 1:1
reg request_prio_1 2:2
reg request_prio_2 3:3
reg request_control 4:4
reg request_opcode 7:5
reg request_param 10:8
reg request_size 13:11
reg request_source 19:14
reg request_tag 25:20
reg request_offset 31:26
reg request_put 37:32
reg request_set 47:38
reg meta_valid 48:48
reg meta_dirty 49:49
reg meta_state 51:50
reg meta_clients 52:52
reg meta_tag 58:53
reg meta_hit 59:59
reg meta_way 62:60
reg s_rprobe 63:63
reg w_rprobeackfirst 64:64
reg w_rprobeacklast 65:65
reg s_release 66:66
reg w_releaseack 67:67
reg s_pprobe 68:68
reg s_acquire 69:69
reg s_flush 70:70
reg w_grantfirst 71:71
reg w_grantlast 72:72
reg w_grant 73:73
reg w_pprobeackfirst 74:74
reg w_pprobeacklast 75:75
reg w_pprobeack 76:76
reg s_grantack 77:77
reg s_execute 78:78
reg w_grantack 79:79
reg s_writeback 80:80
reg sink 83:81
reg gotT 84:84
reg bad_grant 85:85
reg probes_done 86:86
reg probes_toN 87:87
--- Module: Scheduler
inst_ff:SourceA sourceA 2:0
inst_macro:SourceA sourceA 7:0
inst_ff:SourceB sourceB 22:3
inst_ff:SourceC sourceC 120:23
inst_macro:SourceC sourceC 14:8
inst_ff:SourceD sourceD 872:121
inst_macro:SourceD sourceD 15:15
inst_ff:SourceE sourceE 875:873
inst_macro:SourceE sourceE 16:16
inst_ff:SourceX sourceX 876:876
inst_ff:SinkA sinkA 1005:877
inst_macro:SinkA sinkA 22:17
inst_ff:SinkC sinkC 1112:1006
inst_macro:SinkC sinkC 39:23
inst_ff:SinkD sinkD 1124:1113
inst_macro:SinkD sinkD 47:40
inst_ff:SinkX sinkX 1125:1125
inst_macro:SinkX sinkX 48:48
inst_ff:Directory directory 1171:1126
inst_macro:Directory directory 62:49
inst_ff:BankedStore bankedStore 1447:1172
inst_macro:BankedStore bankedStore 66:63
inst_ff:ListBuffer_2 requests 1501:1448
inst_macro:ListBuffer_2 requests 80:67
inst_ff:MSHR abc_mshrs_0 1589:1502
inst_ff:MSHR abc_mshrs_1 1677:1590
inst_ff:MSHR abc_mshrs_2 1765:1678
inst_ff:MSHR abc_mshrs_3 1853:1766
inst_ff:MSHR abc_mshrs_4 1941:1854
inst_ff:MSHR bc_mshr 2029:1942
inst_ff:MSHR c_mshr 2117:2030
reg robin_filter 2124:2118
reg directoryFanout 2132:2125
--- Module: InclusiveCache
inst_ff:Queue_15 out_back 0:0
inst_macro:Queue_15 out_back 5:0
inst_ff:Scheduler mods_0 2133:1
inst_macro:Scheduler mods_0 86:6
reg flushInValid 2134:2134
reg flushInAddress 2198:2135
reg flushOutValid 2199:2199
--- Module: TLMonitor_41
--- Module: Queue_24
reg maybe_full 0:0
--- Module: Queue_25
reg maybe_full 0:0
--- Module: TLBuffer_17
inst_ff:Queue_24 bundleOut_0_a_q 0:0
inst_macro:Queue_24 bundleOut_0_a_q 7:0
inst_ff:Queue_25 bundleIn_0_d_q 1:1
inst_macro:Queue_25 bundleIn_0_d_q 15:8
--- Module: TLBuffer_18
--- Module: TLMonitor_42
--- Module: IDPool
reg bitmap 7:0
reg select 10:8
reg valid 11:11
reg REG 12:12
--- Module: TLCacheCork
inst_ff:IDPool pool 12:0
inst_ff:Queue_21 q 15:13
inst_macro:Queue_21 q 7:0
inst_ff:Queue_21 q_1 18:16
inst_macro:Queue_21 q_1 15:8
reg beatsLeft 21:19
reg state__1 22:22
reg state__0 23:23
reg d_first_counter 26:24
reg beatsLeft_1 29:27
reg state_1_0 30:30
reg state_1_1 31:31
reg state_1_2 32:32
reg bundleIn_0_d_bits_sink_r 35:33
--- Module: TLJbar
--- Module: TLMonitor_43
--- Module: BankBinder
--- Module: TLInterconnectCoupler_23
--- Module: CoherenceManagerWrapper
inst_ff:InclusiveCache l2 2199:0
inst_macro:InclusiveCache l2 86:0
inst_ff:TLBuffer_17 InclusiveCache_inner_TLBuffer 2201:2200
inst_macro:TLBuffer_17 InclusiveCache_inner_TLBuffer 102:87
inst_ff:TLCacheCork cork 2237:2202
inst_macro:TLCacheCork cork 118:103
--- Module: TLMonitor_44
--- Module: TLMonitor_45
--- Module: TLMonitor_46
--- Module: TLXbar_7
reg beatsLeft 8:0
reg readys_mask 11:9
reg state_0 12:12
reg state_1 13:13
reg state_2 14:14
--- Module: IntXbar_1
--- Module: BundleBridgeNexus_6
--- Module: OptimizationBarrier
--- Module: PMPChecker
--- Module: TLB
reg sectored_entries_0_0_tag 26:0
reg sectored_entries_0_0_data_0 61:27
reg sectored_entries_0_0_data_1 96:62
reg sectored_entries_0_0_data_2 131:97
reg sectored_entries_0_0_data_3 166:132
reg sectored_entries_0_0_valid_0 167:167
reg sectored_entries_0_0_valid_1 168:168
reg sectored_entries_0_0_valid_2 169:169
reg sectored_entries_0_0_valid_3 170:170
reg sectored_entries_0_1_tag 197:171
reg sectored_entries_0_1_data_0 232:198
reg sectored_entries_0_1_data_1 267:233
reg sectored_entries_0_1_data_2 302:268
reg sectored_entries_0_1_data_3 337:303
reg sectored_entries_0_1_valid_0 338:338
reg sectored_entries_0_1_valid_1 339:339
reg sectored_entries_0_1_valid_2 340:340
reg sectored_entries_0_1_valid_3 341:341
reg sectored_entries_0_2_tag 368:342
reg sectored_entries_0_2_data_0 403:369
reg sectored_entries_0_2_data_1 438:404
reg sectored_entries_0_2_data_2 473:439
reg sectored_entries_0_2_data_3 508:474
reg sectored_entries_0_2_valid_0 509:509
reg sectored_entries_0_2_valid_1 510:510
reg sectored_entries_0_2_valid_2 511:511
reg sectored_entries_0_2_valid_3 512:512
reg sectored_entries_0_3_tag 539:513
reg sectored_entries_0_3_data_0 574:540
reg sectored_entries_0_3_data_1 609:575
reg sectored_entries_0_3_data_2 644:610
reg sectored_entries_0_3_data_3 679:645
reg sectored_entries_0_3_valid_0 680:680
reg sectored_entries_0_3_valid_1 681:681
reg sectored_entries_0_3_valid_2 682:682
reg sectored_entries_0_3_valid_3 683:683
reg sectored_entries_0_4_tag 710:684
reg sectored_entries_0_4_data_0 745:711
reg sectored_entries_0_4_data_1 780:746
reg sectored_entries_0_4_data_2 815:781
reg sectored_entries_0_4_data_3 850:816
reg sectored_entries_0_4_valid_0 851:851
reg sectored_entries_0_4_valid_1 852:852
reg sectored_entries_0_4_valid_2 853:853
reg sectored_entries_0_4_valid_3 854:854
reg sectored_entries_0_5_tag 881:855
reg sectored_entries_0_5_data_0 916:882
reg sectored_entries_0_5_data_1 951:917
reg sectored_entries_0_5_data_2 986:952
reg sectored_entries_0_5_data_3 1021:987
reg sectored_entries_0_5_valid_0 1022:1022
reg sectored_entries_0_5_valid_1 1023:1023
reg sectored_entries_0_5_valid_2 1024:1024
reg sectored_entries_0_5_valid_3 1025:1025
reg sectored_entries_0_6_tag 1052:1026
reg sectored_entries_0_6_data_0 1087:1053
reg sectored_entries_0_6_data_1 1122:1088
reg sectored_entries_0_6_data_2 1157:1123
reg sectored_entries_0_6_data_3 1192:1158
reg sectored_entries_0_6_valid_0 1193:1193
reg sectored_entries_0_6_valid_1 1194:1194
reg sectored_entries_0_6_valid_2 1195:1195
reg sectored_entries_0_6_valid_3 1196:1196
reg sectored_entries_0_7_tag 1223:1197
reg sectored_entries_0_7_data_0 1258:1224
reg sectored_entries_0_7_data_1 1293:1259
reg sectored_entries_0_7_data_2 1328:1294
reg sectored_entries_0_7_data_3 1363:1329
reg sectored_entries_0_7_valid_0 1364:1364
reg sectored_entries_0_7_valid_1 1365:1365
reg sectored_entries_0_7_valid_2 1366:1366
reg sectored_entries_0_7_valid_3 1367:1367
reg superpage_entries_0_level 1369:1368
reg superpage_entries_0_tag 1396:1370
reg superpage_entries_0_data_0 1431:1397
reg superpage_entries_0_valid_0 1432:1432
reg superpage_entries_1_level 1434:1433
reg superpage_entries_1_tag 1461:1435
reg superpage_entries_1_data_0 1496:1462
reg superpage_entries_1_valid_0 1497:1497
reg superpage_entries_2_level 1499:1498
reg superpage_entries_2_tag 1526:1500
reg superpage_entries_2_data_0 1561:1527
reg superpage_entries_2_valid_0 1562:1562
reg superpage_entries_3_level 1564:1563
reg superpage_entries_3_tag 1591:1565
reg superpage_entries_3_data_0 1626:1592
reg superpage_entries_3_valid_0 1627:1627
reg special_entry_level 1629:1628
reg special_entry_tag 1656:1630
reg special_entry_data_0 1691:1657
reg special_entry_valid_0 1692:1692
reg state 1694:1693
reg r_refill_tag 1721:1695
reg r_superpage_repl_addr 1723:1722
reg r_sectored_repl_addr 1726:1724
reg r_sectored_hit_addr 1729:1727
reg r_sectored_hit 1730:1730
reg state_vec_0 1737:1731
reg state_reg_1 1740:1738
--- Module: MaxPeriodFibonacciLFSR_1
reg state_0 0:0
reg state_1 1:1
reg state_2 2:2
reg state_3 3:3
reg state_4 4:4
reg state_5 5:5
reg state_6 6:6
reg state_7 7:7
reg state_8 8:8
reg state_9 9:9
reg state_10 10:10
reg state_11 11:11
reg state_12 12:12
reg state_13 13:13
reg state_14 14:14
reg state_15 15:15
--- Module: DCacheModuleImpl_Anon_1
--- Module: DCacheDataArray
inst_macro:data_arrays_0_0 data_arrays_0_0 0:0
inst_macro:data_arrays_0_0 data_arrays_0_1 1:1
inst_macro:data_arrays_0_0 data_arrays_0_2 2:2
inst_macro:data_arrays_0_0 data_arrays_0_3 3:3
inst_macro:data_arrays_0_0 data_arrays_0_4 4:4
inst_macro:data_arrays_0_0 data_arrays_0_5 5:5
inst_macro:data_arrays_0_0 data_arrays_0_6 6:6
inst_macro:data_arrays_0_0 data_arrays_0_7 7:7
inst_macro:data_arrays_0_0 data_arrays_0_8 8:8
inst_macro:data_arrays_0_0 data_arrays_0_9 9:9
inst_macro:data_arrays_0_0 data_arrays_0_10 10:10
inst_macro:data_arrays_0_0 data_arrays_0_11 11:11
inst_macro:data_arrays_0_0 data_arrays_0_12 12:12
inst_macro:data_arrays_0_0 data_arrays_0_13 13:13
inst_macro:data_arrays_0_0 data_arrays_0_14 14:14
inst_macro:data_arrays_0_0 data_arrays_0_15 15:15
inst_macro:data_arrays_0_0 data_arrays_0_16 16:16
inst_macro:data_arrays_0_0 data_arrays_0_17 17:17
inst_macro:data_arrays_0_0 data_arrays_0_18 18:18
inst_macro:data_arrays_0_0 data_arrays_0_19 19:19
inst_macro:data_arrays_0_0 data_arrays_0_20 20:20
inst_macro:data_arrays_0_0 data_arrays_0_21 21:21
inst_macro:data_arrays_0_0 data_arrays_0_22 22:22
inst_macro:data_arrays_0_0 data_arrays_0_23 23:23
inst_macro:data_arrays_0_0 data_arrays_0_24 24:24
inst_macro:data_arrays_0_0 data_arrays_0_25 25:25
inst_macro:data_arrays_0_0 data_arrays_0_26 26:26
inst_macro:data_arrays_0_0 data_arrays_0_27 27:27
inst_macro:data_arrays_0_0 data_arrays_0_28 28:28
inst_macro:data_arrays_0_0 data_arrays_0_29 29:29
inst_macro:data_arrays_0_0 data_arrays_0_30 30:30
inst_macro:data_arrays_0_0 data_arrays_0_31 31:31
--- Module: DCacheModuleImpl_Anon_2
--- Module: AMOALU
--- Module: DCache
inst_ff:TLB tlb 1740:0
inst_ff:TLB pma_checker 3481:1741
inst_ff:MaxPeriodFibonacciLFSR_1 lfsr_prng 3497:3482
inst_macro:tag_array_0 tag_array_0 0:0
inst_macro:tag_array_0 tag_array_1 1:1
inst_macro:tag_array_0 tag_array_2 2:2
inst_macro:tag_array_0 tag_array_3 3:3
inst_macro:DCacheDataArray data 35:4
reg s1_valid 3498:3498
reg blockProbeAfterGrantCount 3501:3499
reg lrscCount 3508:3502
reg s1_probe 3509:3509
reg s2_probe 3510:3510
reg release_state 3514:3511
reg release_ack_wait 3515:3515
reg release_ack_dirty 3516:3516
reg release_ack_addr 3548:3517
reg grantInProgress 3549:3549
reg s2_valid 3550:3550
reg probe_bits_param 3552:3551
reg probe_bits_size 3556:3553
reg probe_bits_source 3557:3557
reg probe_bits_address 3589:3558
reg s2_probe_state_state 3591:3590
reg counter_1 3600:3592
reg s2_release_data_valid 3601:3601
reg s1_req_cmd 3606:3602
reg s2_req_cmd 3611:3607
reg pstore1_held 3612:3612
reg pstore1_addr 3652:3613
reg s1_req_addr 3692:3653
reg pstore1_mask 3700:3693
reg s1_req_size 3702:3701
reg pstore2_valid 3703:3703
reg pstore2_addr 3743:3704
reg mask 3751:3744
reg s2_not_nacked_in_s1 3752:3752
reg s2_hit_state_state 3754:3753
reg s1_req_tag 3762:3755
reg s1_req_signed 3763:3763
reg s1_tlb_req_vaddr 3803:3764
reg s1_tlb_req_passthrough 3804:3804
reg s1_tlb_req_size 3806:3805
reg s1_tlb_req_cmd 3811:3807
reg s1_flush_valid 3812:3812
reg cached_grant_wait 3813:3813
reg resetting 3814:3814
reg flushCounter 3822:3815
reg refill_way 3826:3823
reg uncachedInFlight_0 3827:3827
reg uncachedReqs_0_addr 3867:3828
reg uncachedReqs_0_tag 3875:3868
reg uncachedReqs_0_size 3877:3876
reg uncachedReqs_0_signed 3878:3878
reg s1_did_read 3879:3879
reg s1_read_mask 3880:3880
reg s2_hit_way 3884:3881
reg s2_victim_way_r 3886:3885
reg s2_probe_way 3890:3887
reg s2_req_addr 3930:3891
reg s2_req_tag 3938:3931
reg s2_req_size 3940:3939
reg s2_req_signed 3941:3941
reg s2_tlb_xcpt_pf_ld 3942:3942
reg s2_tlb_xcpt_pf_st 3943:3943
reg s2_tlb_xcpt_ae_ld 3944:3944
reg s2_tlb_xcpt_ae_st 3945:3945
reg s2_tlb_xcpt_ma_ld 3946:3946
reg s2_tlb_xcpt_ma_st 3947:3947
reg s2_pma_cacheable 3948:3948
reg s2_vaddr_r 3988:3949
reg s2_flush_valid_pre_tag_ecc 3989:3989
reg s2_meta_corrected_r 4011:3990
reg s2_meta_corrected_r_1 4033:4012
reg s2_meta_corrected_r_2 4055:4034
reg s2_meta_corrected_r_3 4077:4056
reg blockUncachedGrant 4078:4078
reg counter 4087:4079
reg s2_data 4151:4088
reg lrscAddr 4185:4152
reg pstore1_cmd 4190:4186
reg pstore1_data 4254:4191
reg pstore1_way 4258:4255
reg pstore1_rmw_r 4259:4259
reg pstore_drain_on_miss_REG 4260:4260
reg pstore2_way 4264:4261
reg pstore2_storegen_data_lo_lo_lo 4272:4265
reg pstore2_storegen_data_lo_lo_hi 4280:4273
reg pstore2_storegen_data_lo_hi_lo 4288:4281
reg pstore2_storegen_data_lo_hi_hi 4296:4289
reg pstore2_storegen_data_hi_lo_lo 4304:4297
reg pstore2_storegen_data_hi_lo_hi 4312:4305
reg pstore2_storegen_data_hi_hi_lo 4320:4313
reg pstore2_storegen_data_hi_hi_hi 4328:4321
reg s1_release_data_valid 4329:4329
reg io_cpu_s2_xcpt_REG 4330:4330
reg doUncachedResp 4331:4331
reg REG 4332:4332
reg io_cpu_perf_release_counter 4341:4333
--- Module: eFPGAFabricBBox
--- Module: CharacterCountExample
reg needle 7:0
reg addr 47:8
reg count 111:48
reg resp_rd 116:112
reg state 119:117
reg recv_data 183:120
reg recv_beat 187:184
reg finished 188:188
--- Module: TLMonitor_47
--- Module: TLMonitor_48
--- Module: TLXbar_9
reg beatsLeft 8:0
reg readys_mask 10:9
reg state_0 11:11
reg state_1 12:12
--- Module: Arbiter
--- Module: Queue_28
reg maybe_full 0:0
--- Module: StreamReaderCore
inst_ff:Queue_28 tlb_q 0:0
inst_macro:Queue_28 tlb_q 11:0
inst_ff:Queue_28 translate_q 1:1
inst_macro:Queue_28 translate_q 23:12
reg state 2:2
reg req_vaddr 42:3
reg req_spaddr 56:43
reg req_is_acc 57:57
reg req_accumulate 58:58
reg req_has_acc_bitwidth 59:59
reg req_scale 91:60
reg req_status_debug 92:92
reg req_status_dprv 94:93
reg req_status_mxr 95:95
reg req_status_sum 96:96
reg req_len 112:97
reg req_repeats 128:113
reg req_block_stride 144:129
reg req_cmd_id 152:145
reg bytesRequested 158:153
reg io_beatData_bits_last_counter 167:159
--- Module: XactTracker
reg entries_0_valid 0:0
reg entries_0_bits_shift 6:1
reg entries_0_bits_addr 20:7
reg entries_0_bits_is_acc 21:21
reg entries_0_bits_accumulate 22:22
reg entries_0_bits_has_acc_bitwidth 23:23
reg entries_0_bits_scale 55:24
reg entries_0_bits_repeats 71:56
reg entries_0_bits_block_stride 87:72
reg entries_0_bits_spad_row_offset 95:88
reg entries_0_bits_bytes_to_read 102:96
reg entries_0_bits_cmd_id 104:103
reg entries_1_valid 105:105
reg entries_1_bits_shift 111:106
reg entries_1_bits_addr 125:112
reg entries_1_bits_is_acc 126:126
reg entries_1_bits_accumulate 127:127
reg entries_1_bits_has_acc_bitwidth 128:128
reg entries_1_bits_scale 160:129
reg entries_1_bits_repeats 176:161
reg entries_1_bits_block_stride 192:177
reg entries_1_bits_spad_row_offset 200:193
reg entries_1_bits_bytes_to_read 207:201
reg entries_1_bits_cmd_id 209:208
reg entries_2_valid 210:210
reg entries_2_bits_shift 216:211
reg entries_2_bits_addr 230:217
reg entries_2_bits_is_acc 231:231
reg entries_2_bits_accumulate 232:232
reg entries_2_bits_has_acc_bitwidth 233:233
reg entries_2_bits_scale 265:234
reg entries_2_bits_repeats 281:266
reg entries_2_bits_block_stride 297:282
reg entries_2_bits_spad_row_offset 305:298
reg entries_2_bits_bytes_to_read 312:306
reg entries_2_bits_cmd_id 314:313
reg entries_3_valid 315:315
reg entries_3_bits_shift 321:316
reg entries_3_bits_addr 335:322
reg entries_3_bits_is_acc 336:336
reg entries_3_bits_accumulate 337:337
reg entries_3_bits_has_acc_bitwidth 338:338
reg entries_3_bits_scale 370:339
reg entries_3_bits_repeats 386:371
reg entries_3_bits_block_stride 402:387
reg entries_3_bits_spad_row_offset 410:403
reg entries_3_bits_bytes_to_read 417:411
reg entries_3_bits_cmd_id 419:418
reg entries_4_valid 420:420
reg entries_4_bits_shift 426:421
reg entries_4_bits_addr 440:427
reg entries_4_bits_is_acc 441:441
reg entries_4_bits_accumulate 442:442
reg entries_4_bits_has_acc_bitwidth 443:443
reg entries_4_bits_scale 475:444
reg entries_4_bits_repeats 491:476
reg entries_4_bits_block_stride 507:492
reg entries_4_bits_spad_row_offset 515:508
reg entries_4_bits_bytes_to_read 522:516
reg entries_4_bits_cmd_id 524:523
reg entries_5_valid 525:525
reg entries_5_bits_shift 531:526
reg entries_5_bits_addr 545:532
reg entries_5_bits_is_acc 546:546
reg entries_5_bits_accumulate 547:547
reg entries_5_bits_has_acc_bitwidth 548:548
reg entries_5_bits_scale 580:549
reg entries_5_bits_repeats 596:581
reg entries_5_bits_block_stride 612:597
reg entries_5_bits_spad_row_offset 620:613
reg entries_5_bits_bytes_to_read 627:621
reg entries_5_bits_cmd_id 629:628
reg entries_6_valid 630:630
reg entries_6_bits_shift 636:631
reg entries_6_bits_addr 650:637
reg entries_6_bits_is_acc 651:651
reg entries_6_bits_accumulate 652:652
reg entries_6_bits_has_acc_bitwidth 653:653
reg entries_6_bits_scale 685:654
reg entries_6_bits_repeats 701:686
reg entries_6_bits_block_stride 717:702
reg entries_6_bits_spad_row_offset 725:718
reg entries_6_bits_bytes_to_read 732:726
reg entries_6_bits_cmd_id 734:733
reg entries_7_valid 735:735
reg entries_7_bits_shift 741:736
reg entries_7_bits_addr 755:742
reg entries_7_bits_is_acc 756:756
reg entries_7_bits_accumulate 757:757
reg entries_7_bits_has_acc_bitwidth 758:758
reg entries_7_bits_scale 790:759
reg entries_7_bits_repeats 806:791
reg entries_7_bits_block_stride 822:807
reg entries_7_bits_spad_row_offset 830:823
reg entries_7_bits_bytes_to_read 837:831
reg entries_7_bits_cmd_id 839:838
reg entries_8_valid 840:840
reg entries_8_bits_shift 846:841
reg entries_8_bits_addr 860:847
reg entries_8_bits_is_acc 861:861
reg entries_8_bits_accumulate 862:862
reg entries_8_bits_has_acc_bitwidth 863:863
reg entries_8_bits_scale 895:864
reg entries_8_bits_repeats 911:896
reg entries_8_bits_block_stride 927:912
reg entries_8_bits_spad_row_offset 935:928
reg entries_8_bits_bytes_to_read 942:936
reg entries_8_bits_cmd_id 944:943
reg entries_9_valid 945:945
reg entries_9_bits_shift 951:946
reg entries_9_bits_addr 965:952
reg entries_9_bits_is_acc 966:966
reg entries_9_bits_accumulate 967:967
reg entries_9_bits_has_acc_bitwidth 968:968
reg entries_9_bits_scale 1000:969
reg entries_9_bits_repeats 1016:1001
reg entries_9_bits_block_stride 1032:1017
reg entries_9_bits_spad_row_offset 1040:1033
reg entries_9_bits_bytes_to_read 1047:1041
reg entries_9_bits_cmd_id 1049:1048
reg entries_10_valid 1050:1050
reg entries_10_bits_shift 1056:1051
reg entries_10_bits_addr 1070:1057
reg entries_10_bits_is_acc 1071:1071
reg entries_10_bits_accumulate 1072:1072
reg entries_10_bits_has_acc_bitwidth 1073:1073
reg entries_10_bits_scale 1105:1074
reg entries_10_bits_repeats 1121:1106
reg entries_10_bits_block_stride 1137:1122
reg entries_10_bits_spad_row_offset 1145:1138
reg entries_10_bits_bytes_to_read 1152:1146
reg entries_10_bits_cmd_id 1154:1153
reg entries_11_valid 1155:1155
reg entries_11_bits_shift 1161:1156
reg entries_11_bits_addr 1175:1162
reg entries_11_bits_is_acc 1176:1176
reg entries_11_bits_accumulate 1177:1177
reg entries_11_bits_has_acc_bitwidth 1178:1178
reg entries_11_bits_scale 1210:1179
reg entries_11_bits_repeats 1226:1211
reg entries_11_bits_block_stride 1242:1227
reg entries_11_bits_spad_row_offset 1250:1243
reg entries_11_bits_bytes_to_read 1257:1251
reg entries_11_bits_cmd_id 1259:1258
reg entries_12_valid 1260:1260
reg entries_12_bits_shift 1266:1261
reg entries_12_bits_addr 1280:1267
reg entries_12_bits_is_acc 1281:1281
reg entries_12_bits_accumulate 1282:1282
reg entries_12_bits_has_acc_bitwidth 1283:1283
reg entries_12_bits_scale 1315:1284
reg entries_12_bits_repeats 1331:1316
reg entries_12_bits_block_stride 1347:1332
reg entries_12_bits_spad_row_offset 1355:1348
reg entries_12_bits_bytes_to_read 1362:1356
reg entries_12_bits_cmd_id 1364:1363
reg entries_13_valid 1365:1365
reg entries_13_bits_shift 1371:1366
reg entries_13_bits_addr 1385:1372
reg entries_13_bits_is_acc 1386:1386
reg entries_13_bits_accumulate 1387:1387
reg entries_13_bits_has_acc_bitwidth 1388:1388
reg entries_13_bits_scale 1420:1389
reg entries_13_bits_repeats 1436:1421
reg entries_13_bits_block_stride 1452:1437
reg entries_13_bits_spad_row_offset 1460:1453
reg entries_13_bits_bytes_to_read 1467:1461
reg entries_13_bits_cmd_id 1469:1468
reg entries_14_valid 1470:1470
reg entries_14_bits_shift 1476:1471
reg entries_14_bits_addr 1490:1477
reg entries_14_bits_is_acc 1491:1491
reg entries_14_bits_accumulate 1492:1492
reg entries_14_bits_has_acc_bitwidth 1493:1493
reg entries_14_bits_scale 1525:1494
reg entries_14_bits_repeats 1541:1526
reg entries_14_bits_block_stride 1557:1542
reg entries_14_bits_spad_row_offset 1565:1558
reg entries_14_bits_bytes_to_read 1572:1566
reg entries_14_bits_cmd_id 1574:1573
reg entries_15_valid 1575:1575
reg entries_15_bits_shift 1581:1576
reg entries_15_bits_addr 1595:1582
reg entries_15_bits_is_acc 1596:1596
reg entries_15_bits_accumulate 1597:1597
reg entries_15_bits_has_acc_bitwidth 1598:1598
reg entries_15_bits_scale 1630:1599
reg entries_15_bits_repeats 1646:1631
reg entries_15_bits_block_stride 1662:1647
reg entries_15_bits_spad_row_offset 1670:1663
reg entries_15_bits_bytes_to_read 1677:1671
reg entries_15_bits_cmd_id 1679:1678
--- Module: BeatMerger
reg req_valid 0:0
reg req_bits_shift 6:1
reg req_bits_addr 20:7
reg req_bits_is_acc 21:21
reg req_bits_accumulate 22:22
reg req_bits_has_acc_bitwidth 23:23
reg req_bits_block_stride 39:24
reg req_bits_spad_row_offset 47:40
reg req_bits_lg_len_req 50:48
reg req_bits_bytes_to_read 57:51
reg buffer 569:58
reg bytesSent 576:570
reg bytesRead 583:577
--- Module: StreamReader
inst_ff:StreamReaderCore core 167:0
inst_macro:StreamReaderCore core 23:0
inst_ff:XactTracker xactTracker 1847:168
inst_ff:BeatMerger beatPacker 2431:1848
reg xactTracker_io_peek_xactid_buf 2435:2432
reg io_resp_bits_scale_r 2467:2436
reg io_resp_bits_repeats_r 2483:2468
reg io_resp_bits_cmd_id_r 2485:2484
reg io_resp_bits_bytes_read_r 2492:2486
--- Module: Queue_30
reg maybe_full 0:0
--- Module: Arbiter_1
--- Module: StreamWriter
inst_ff:Queue_30 shadow_retry_a 0:0
inst_macro:Queue_30 shadow_retry_a 11:0
inst_ff:Queue_28 tlb_q 1:1
inst_macro:Queue_28 tlb_q 23:12
inst_ff:Queue_28 translate_q 2:2
inst_macro:Queue_28 translate_q 35:24
reg state 4:3
reg req_vaddr 44:5
reg req_len 51:45
reg req_block 59:52
reg req_status_debug 60:60
reg req_status_dprv 62:61
reg req_status_mxr 63:63
reg req_status_sum 64:64
reg data_blocks_0 128:65
reg data_blocks_1 192:129
reg data_blocks_2 256:193
reg data_blocks_3 320:257
reg data_blocks_4 384:321
reg data_blocks_5 448:385
reg data_blocks_6 512:449
reg data_blocks_7 576:513
reg data_single_block 832:577
reg bytesSent 839:833
reg xactBusy 855:840
reg write_packet_buf_size 862:856
reg write_packet_buf_lg_size 865:863
reg write_packet_buf_mask_0_0 866:866
reg write_packet_buf_mask_0_1 867:867
reg write_packet_buf_mask_0_2 868:868
reg write_packet_buf_mask_0_3 869:869
reg write_packet_buf_mask_0_4 870:870
reg write_packet_buf_mask_0_5 871:871
reg write_packet_buf_mask_0_6 872:872
reg write_packet_buf_mask_0_7 873:873
reg write_packet_buf_mask_1_0 874:874
reg write_packet_buf_mask_1_1 875:875
reg write_packet_buf_mask_1_2 876:876
reg write_packet_buf_mask_1_3 877:877
reg write_packet_buf_mask_1_4 878:878
reg write_packet_buf_mask_1_5 879:879
reg write_packet_buf_mask_1_6 880:880
reg write_packet_buf_mask_1_7 881:881
reg write_packet_buf_mask_2_0 882:882
reg write_packet_buf_mask_2_1 883:883
reg write_packet_buf_mask_2_2 884:884
reg write_packet_buf_mask_2_3 885:885
reg write_packet_buf_mask_2_4 886:886
reg write_packet_buf_mask_2_5 887:887
reg write_packet_buf_mask_2_6 888:888
reg write_packet_buf_mask_2_7 889:889
reg write_packet_buf_mask_3_0 890:890
reg write_packet_buf_mask_3_1 891:891
reg write_packet_buf_mask_3_2 892:892
reg write_packet_buf_mask_3_3 893:893
reg write_packet_buf_mask_3_4 894:894
reg write_packet_buf_mask_3_5 895:895
reg write_packet_buf_mask_3_6 896:896
reg write_packet_buf_mask_3_7 897:897
reg write_packet_buf_mask_4_0 898:898
reg write_packet_buf_mask_4_1 899:899
reg write_packet_buf_mask_4_2 900:900
reg write_packet_buf_mask_4_3 901:901
reg write_packet_buf_mask_4_4 902:902
reg write_packet_buf_mask_4_5 903:903
reg write_packet_buf_mask_4_6 904:904
reg write_packet_buf_mask_4_7 905:905
reg write_packet_buf_mask_5_0 906:906
reg write_packet_buf_mask_5_1 907:907
reg write_packet_buf_mask_5_2 908:908
reg write_packet_buf_mask_5_3 909:909
reg write_packet_buf_mask_5_4 910:910
reg write_packet_buf_mask_5_5 911:911
reg write_packet_buf_mask_5_6 912:912
reg write_packet_buf_mask_5_7 913:913
reg write_packet_buf_mask_6_0 914:914
reg write_packet_buf_mask_6_1 915:915
reg write_packet_buf_mask_6_2 916:916
reg write_packet_buf_mask_6_3 917:917
reg write_packet_buf_mask_6_4 918:918
reg write_packet_buf_mask_6_5 919:919
reg write_packet_buf_mask_6_6 920:920
reg write_packet_buf_mask_6_7 921:921
reg write_packet_buf_mask_7_0 922:922
reg write_packet_buf_mask_7_1 923:923
reg write_packet_buf_mask_7_2 924:924
reg write_packet_buf_mask_7_3 925:925
reg write_packet_buf_mask_7_4 926:926
reg write_packet_buf_mask_7_5 927:927
reg write_packet_buf_mask_7_6 928:928
reg write_packet_buf_mask_7_7 929:929
reg write_packet_buf_vaddr 968:930
reg write_packet_buf_is_full 969:969
reg write_packet_buf_bytes_written 976:970
reg write_packet_buf_bytes_written_per_beat_0 980:977
reg write_packet_buf_bytes_written_per_beat_1 984:981
reg write_packet_buf_bytes_written_per_beat_2 988:985
reg write_packet_buf_bytes_written_per_beat_3 992:989
reg write_packet_buf_bytes_written_per_beat_4 996:993
reg write_packet_buf_bytes_written_per_beat_5 1000:997
reg write_packet_buf_bytes_written_per_beat_6 1004:1001
reg write_packet_buf_bytes_written_per_beat_7 1008:1005
reg beatsLeft 1014:1009
reg putFull_buf 1018:1015
reg putPartial_buf 1022:1019
reg bundleOut_0_a_bits_address_REG 1023:1023
reg bundleOut_0_a_bits_address_buf 1055:1024
--- Module: Queue_33
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Queue_34
reg maybe_full 0:0
--- Module: Queue_35
reg enq_ptr_value 0:0
reg deq_ptr_value 1:1
reg maybe_full 2:2
--- Module: Queue_36
reg enq_ptr_value 0:0
reg deq_ptr_value 1:1
reg maybe_full 2:2
--- Module: ZeroWriter
reg req_valid 0:0
reg req_bits_laddr_is_acc_addr 1:1
reg req_bits_laddr_accumulate 2:2
reg req_bits_laddr_data 16:3
reg req_bits_tag_cols 32:17
reg req_bits_tag_cmd_id 40:33
reg req_bits_cols 47:41
reg req_bits_block_stride 63:48
reg col_counter 69:64
--- Module: RRArbiter
reg lastGrant 2:0
--- Module: RoundAnyRawFNToRecFN
--- Module: INToRecFN
--- Module: MulAddRecFNToRaw_preMul
--- Module: MulAddRecFNToRaw_postMul
--- Module: RoundAnyRawFNToRecFN_1
--- Module: RoundRawFNToRecFN
--- Module: MulAddRecFN
--- Module: RecFNToIN
--- Module: ScalePipe
reg io_out_v 0:0
reg io_out_b_data 8:1
reg io_out_b_id 10:9
reg io_out_b_index 13:11
reg io_out_outPipe_valid 14:14
reg io_out_outPipe_bits_data 22:15
reg io_out_outPipe_bits_id 24:23
reg io_out_outPipe_bits_index 27:25
reg io_out_outPipe_valid_1 28:28
reg io_out_outPipe_bits_1_data 36:29
reg io_out_outPipe_bits_1_id 38:37
reg io_out_outPipe_bits_1_index 41:39
reg io_out_outPipe_valid_2 42:42
reg io_out_outPipe_bits_2_data 50:43
reg io_out_outPipe_bits_2_id 52:51
reg io_out_outPipe_bits_2_index 55:53
--- Module: VectorScalarMultiplier
inst_ff:RRArbiter arb 2:0
inst_ff:ScalePipe pipe 58:3
inst_ff:RRArbiter arb_1 61:59
inst_ff:ScalePipe pipe_1 117:62
inst_ff:RRArbiter arb_2 120:118
inst_ff:ScalePipe pipe_2 176:121
inst_ff:RRArbiter arb_3 179:177
inst_ff:ScalePipe pipe_3 235:180
reg in_valid 236:236
reg in_bits_in_0 244:237
reg in_bits_in_1 252:245
reg in_bits_in_2 260:253
reg in_bits_in_3 268:261
reg in_bits_in_4 276:269
reg in_bits_in_5 284:277
reg in_bits_in_6 292:285
reg in_bits_in_7 300:293
reg in_bits_scale_bits 332:301
reg in_bits_repeats 348:333
reg in_bits_last 349:349
reg in_bits_tag_addr 363:350
reg in_bits_tag_mask_0 364:364
reg in_bits_tag_mask_1 365:365
reg in_bits_tag_mask_2 366:366
reg in_bits_tag_mask_3 367:367
reg in_bits_tag_mask_4 368:368
reg in_bits_tag_mask_5 369:369
reg in_bits_tag_mask_6 370:370
reg in_bits_tag_mask_7 371:371
reg in_bits_tag_is_acc 372:372
reg in_bits_tag_accumulate 373:373
reg in_bits_tag_bytes_read 381:374
reg in_bits_tag_cmd_id 389:382
reg tail_oh 392:390
reg regs_0_valid 393:393
reg regs_1_valid 394:394
reg regs_2_valid 395:395
reg head_oh 398:396
reg regs_0_bits_in_0 406:399
reg regs_0_bits_in_1 414:407
reg regs_0_bits_in_2 422:415
reg regs_0_bits_in_3 430:423
reg regs_0_bits_in_4 438:431
reg regs_0_bits_in_5 446:439
reg regs_0_bits_in_6 454:447
reg regs_0_bits_in_7 462:455
reg regs_0_bits_scale_bits 494:463
reg regs_1_bits_in_0 502:495
reg regs_1_bits_in_1 510:503
reg regs_1_bits_in_2 518:511
reg regs_1_bits_in_3 526:519
reg regs_1_bits_in_4 534:527
reg regs_1_bits_in_5 542:535
reg regs_1_bits_in_6 550:543
reg regs_1_bits_in_7 558:551
reg regs_1_bits_scale_bits 590:559
reg regs_2_bits_in_0 598:591
reg regs_2_bits_in_1 606:599
reg regs_2_bits_in_2 614:607
reg regs_2_bits_in_3 622:615
reg regs_2_bits_in_4 630:623
reg regs_2_bits_in_5 638:631
reg regs_2_bits_in_6 646:639
reg regs_2_bits_in_7 654:647
reg regs_2_bits_scale_bits 686:655
reg out_regs_0_out_0 694:687
reg out_regs_0_out_1 702:695
reg out_regs_0_out_2 710:703
reg out_regs_0_out_3 718:711
reg out_regs_0_out_4 726:719
reg out_regs_0_out_5 734:727
reg out_regs_0_out_6 742:735
reg out_regs_0_out_7 750:743
reg out_regs_0_row 766:751
reg out_regs_0_last 767:767
reg out_regs_0_tag_addr 781:768
reg out_regs_0_tag_mask_0 782:782
reg out_regs_0_tag_mask_1 783:783
reg out_regs_0_tag_mask_2 784:784
reg out_regs_0_tag_mask_3 785:785
reg out_regs_0_tag_mask_4 786:786
reg out_regs_0_tag_mask_5 787:787
reg out_regs_0_tag_mask_6 788:788
reg out_regs_0_tag_mask_7 789:789
reg out_regs_0_tag_is_acc 790:790
reg out_regs_0_tag_accumulate 791:791
reg out_regs_0_tag_bytes_read 799:792
reg out_regs_0_tag_cmd_id 807:800
reg out_regs_1_out_0 815:808
reg out_regs_1_out_1 823:816
reg out_regs_1_out_2 831:824
reg out_regs_1_out_3 839:832
reg out_regs_1_out_4 847:840
reg out_regs_1_out_5 855:848
reg out_regs_1_out_6 863:856
reg out_regs_1_out_7 871:864
reg out_regs_1_row 887:872
reg out_regs_1_last 888:888
reg out_regs_1_tag_addr 902:889
reg out_regs_1_tag_mask_0 903:903
reg out_regs_1_tag_mask_1 904:904
reg out_regs_1_tag_mask_2 905:905
reg out_regs_1_tag_mask_3 906:906
reg out_regs_1_tag_mask_4 907:907
reg out_regs_1_tag_mask_5 908:908
reg out_regs_1_tag_mask_6 909:909
reg out_regs_1_tag_mask_7 910:910
reg out_regs_1_tag_is_acc 911:911
reg out_regs_1_tag_accumulate 912:912
reg out_regs_1_tag_bytes_read 920:913
reg out_regs_1_tag_cmd_id 928:921
reg out_regs_2_out_0 936:929
reg out_regs_2_out_1 944:937
reg out_regs_2_out_2 952:945
reg out_regs_2_out_3 960:953
reg out_regs_2_out_4 968:961
reg out_regs_2_out_5 976:969
reg out_regs_2_out_6 984:977
reg out_regs_2_out_7 992:985
reg out_regs_2_row 1008:993
reg out_regs_2_last 1009:1009
reg out_regs_2_tag_addr 1023:1010
reg out_regs_2_tag_mask_0 1024:1024
reg out_regs_2_tag_mask_1 1025:1025
reg out_regs_2_tag_mask_2 1026:1026
reg out_regs_2_tag_mask_3 1027:1027
reg out_regs_2_tag_mask_4 1028:1028
reg out_regs_2_tag_mask_5 1029:1029
reg out_regs_2_tag_mask_6 1030:1030
reg out_regs_2_tag_mask_7 1031:1031
reg out_regs_2_tag_is_acc 1032:1032
reg out_regs_2_tag_accumulate 1033:1033
reg out_regs_2_tag_bytes_read 1041:1034
reg out_regs_2_tag_cmd_id 1049:1042
reg fired_masks_0_0 1050:1050
reg fired_masks_0_1 1051:1051
reg fired_masks_0_2 1052:1052
reg fired_masks_0_3 1053:1053
reg fired_masks_0_4 1054:1054
reg fired_masks_0_5 1055:1055
reg fired_masks_0_6 1056:1056
reg fired_masks_0_7 1057:1057
reg fired_masks_1_0 1058:1058
reg fired_masks_1_1 1059:1059
reg fired_masks_1_2 1060:1060
reg fired_masks_1_3 1061:1061
reg fired_masks_1_4 1062:1062
reg fired_masks_1_5 1063:1063
reg fired_masks_1_6 1064:1064
reg fired_masks_1_7 1065:1065
reg fired_masks_2_0 1066:1066
reg fired_masks_2_1 1067:1067
reg fired_masks_2_2 1068:1068
reg fired_masks_2_3 1069:1069
reg fired_masks_2_4 1070:1070
reg fired_masks_2_5 1071:1071
reg fired_masks_2_6 1072:1072
reg fired_masks_2_7 1073:1073
reg completed_masks_0_0 1074:1074
reg completed_masks_0_1 1075:1075
reg completed_masks_0_2 1076:1076
reg completed_masks_0_3 1077:1077
reg completed_masks_0_4 1078:1078
reg completed_masks_0_5 1079:1079
reg completed_masks_0_6 1080:1080
reg completed_masks_0_7 1081:1081
reg completed_masks_1_0 1082:1082
reg completed_masks_1_1 1083:1083
reg completed_masks_1_2 1084:1084
reg completed_masks_1_3 1085:1085
reg completed_masks_1_4 1086:1086
reg completed_masks_1_5 1087:1087
reg completed_masks_1_6 1088:1088
reg completed_masks_1_7 1089:1089
reg completed_masks_2_0 1090:1090
reg completed_masks_2_1 1091:1091
reg completed_masks_2_2 1092:1092
reg completed_masks_2_3 1093:1093
reg completed_masks_2_4 1094:1094
reg completed_masks_2_5 1095:1095
reg completed_masks_2_6 1096:1096
reg completed_masks_2_7 1097:1097
reg arbOut_valid 1098:1098
reg arbOut_bits_data 1106:1099
reg arbOut_bits_scale_bits 1138:1107
reg arbOut_bits_id 1140:1139
reg arbOut_bits_index 1143:1141
reg arbOut_1_valid 1144:1144
reg arbOut_1_bits_data 1152:1145
reg arbOut_1_bits_scale_bits 1184:1153
reg arbOut_1_bits_id 1186:1185
reg arbOut_1_bits_index 1189:1187
reg arbOut_2_valid 1190:1190
reg arbOut_2_bits_data 1198:1191
reg arbOut_2_bits_scale_bits 1230:1199
reg arbOut_2_bits_id 1232:1231
reg arbOut_2_bits_index 1235:1233
reg arbOut_3_valid 1236:1236
reg arbOut_3_bits_data 1244:1237
reg arbOut_3_bits_scale_bits 1276:1245
reg arbOut_3_bits_id 1278:1277
reg arbOut_3_bits_index 1281:1279
--- Module: Pipeline
--- Module: VectorScalarMultiplier_1
reg in_valid 0:0
reg in_bits_in_0 32:1
reg in_bits_in_1 64:33
reg in_bits_in_2 96:65
reg in_bits_in_3 128:97
reg in_bits_in_4 160:129
reg in_bits_in_5 192:161
reg in_bits_in_6 224:193
reg in_bits_in_7 256:225
reg in_bits_repeats 272:257
reg in_bits_last 273:273
reg in_bits_tag_addr 287:274
reg in_bits_tag_mask_0 288:288
reg in_bits_tag_mask_1 289:289
reg in_bits_tag_mask_2 290:290
reg in_bits_tag_mask_3 291:291
reg in_bits_tag_mask_4 292:292
reg in_bits_tag_mask_5 293:293
reg in_bits_tag_mask_6 294:294
reg in_bits_tag_mask_7 295:295
reg in_bits_tag_mask_8 296:296
reg in_bits_tag_mask_9 297:297
reg in_bits_tag_mask_10 298:298
reg in_bits_tag_mask_11 299:299
reg in_bits_tag_mask_12 300:300
reg in_bits_tag_mask_13 301:301
reg in_bits_tag_mask_14 302:302
reg in_bits_tag_mask_15 303:303
reg in_bits_tag_mask_16 304:304
reg in_bits_tag_mask_17 305:305
reg in_bits_tag_mask_18 306:306
reg in_bits_tag_mask_19 307:307
reg in_bits_tag_mask_20 308:308
reg in_bits_tag_mask_21 309:309
reg in_bits_tag_mask_22 310:310
reg in_bits_tag_mask_23 311:311
reg in_bits_tag_mask_24 312:312
reg in_bits_tag_mask_25 313:313
reg in_bits_tag_mask_26 314:314
reg in_bits_tag_mask_27 315:315
reg in_bits_tag_mask_28 316:316
reg in_bits_tag_mask_29 317:317
reg in_bits_tag_mask_30 318:318
reg in_bits_tag_mask_31 319:319
reg in_bits_tag_is_acc 320:320
reg in_bits_tag_accumulate 321:321
reg in_bits_tag_bytes_read 329:322
reg in_bits_tag_cmd_id 337:330
--- Module: Queue_37
reg maybe_full 0:0
--- Module: ScratchpadBank
inst_macro:mem_0 mem_0 0:0
inst_macro:mem_0 mem_1 1:1
inst_macro:mem_0 mem_2 2:2
inst_macro:mem_0 mem_3 3:3
inst_macro:mem_0 mem_4 4:4
inst_macro:mem_0 mem_5 5:5
inst_macro:mem_0 mem_6 6:6
inst_macro:mem_0 mem_7 7:7
inst_ff:Queue_37 q 0:0
inst_macro:Queue_37 q 9:8
reg q_io_enq_valid_REG 1:1
reg q_io_enq_bits_fromDMA_REG 2:2
--- Module: Pipeline_1
reg stages_0_data 63:0
reg stages_0_fromDMA 64:64
reg valids_0 65:65
--- Module: Pipeline_9
reg stages_0_resp_data_0_0 31:0
reg stages_0_resp_data_1_0 63:32
reg stages_0_resp_data_2_0 95:64
reg stages_0_resp_data_3_0 127:96
reg stages_0_resp_data_4_0 159:128
reg stages_0_resp_data_5_0 191:160
reg stages_0_resp_data_6_0 223:192
reg stages_0_resp_data_7_0 255:224
reg stages_0_resp_fromDMA 256:256
reg stages_0_resp_relu6_shift 288:257
reg stages_0_resp_act 290:289
reg stages_0_resp_acc_bank_id 292:291
reg stages_0_full_data_0_0 324:293
reg stages_0_full_data_1_0 356:325
reg stages_0_full_data_2_0 388:357
reg stages_0_full_data_3_0 420:389
reg stages_0_full_data_4_0 452:421
reg stages_0_full_data_5_0 484:453
reg stages_0_full_data_6_0 516:485
reg stages_0_full_data_7_0 548:517
reg stages_0_params_0 597:549
reg stages_0_params_1 646:598
reg stages_0_params_2 695:647
reg stages_0_params_3 744:696
reg stages_0_params_4 793:745
reg stages_0_params_5 842:794
reg stages_0_params_6 891:843
reg stages_0_params_7 940:892
reg valids_0 941:941
--- Module: AccumulatorScale
inst_ff:Pipeline_9 pipe_out_p 941:0
--- Module: TwoPortSyncMem
inst_macro:mem_0_0 mem_0 0:0
inst_macro:mem_0_0 mem_1 1:1
inst_macro:mem_0_0 mem_2 2:2
inst_macro:mem_0_0 mem_3 3:3
inst_macro:mem_0_0 mem_4 4:4
inst_macro:mem_0_0 mem_5 5:5
inst_macro:mem_0_0 mem_6 6:6
inst_macro:mem_0_0 mem_7 7:7
inst_macro:mem_0_0 mem_8 8:8
inst_macro:mem_0_0 mem_9 9:9
inst_macro:mem_0_0 mem_10 10:10
inst_macro:mem_0_0 mem_11 11:11
inst_macro:mem_0_0 mem_12 12:12
inst_macro:mem_0_0 mem_13 13:13
inst_macro:mem_0_0 mem_14 14:14
inst_macro:mem_0_0 mem_15 15:15
inst_macro:mem_0_0 mem_16 16:16
inst_macro:mem_0_0 mem_17 17:17
inst_macro:mem_0_0 mem_18 18:18
inst_macro:mem_0_0 mem_19 19:19
inst_macro:mem_0_0 mem_20 20:20
inst_macro:mem_0_0 mem_21 21:21
inst_macro:mem_0_0 mem_22 22:22
inst_macro:mem_0_0 mem_23 23:23
inst_macro:mem_0_0 mem_24 24:24
inst_macro:mem_0_0 mem_25 25:25
inst_macro:mem_0_0 mem_26 26:26
inst_macro:mem_0_0 mem_27 27:27
inst_macro:mem_0_0 mem_28 28:28
inst_macro:mem_0_0 mem_29 29:29
inst_macro:mem_0_0 mem_30 30:30
inst_macro:mem_0_0 mem_31 31:31
--- Module: Queue_41
reg maybe_full 0:0
--- Module: AccumulatorMem
inst_macro:TwoPortSyncMem mem 31:0
inst_ff:Queue_41 q 0:0
inst_macro:Queue_41 q 42:32
reg wdata_buf_r_0_0 32:1
reg wdata_buf_r_1_0 64:33
reg wdata_buf_r_2_0 96:65
reg wdata_buf_r_3_0 128:97
reg wdata_buf_r_4_0 160:129
reg wdata_buf_r_5_0 192:161
reg wdata_buf_r_6_0 224:193
reg wdata_buf_r_7_0 256:225
reg wdata_buf_0_0 288:257
reg wdata_buf_1_0 320:289
reg wdata_buf_2_0 352:321
reg wdata_buf_3_0 384:353
reg wdata_buf_4_0 416:385
reg wdata_buf_5_0 448:417
reg wdata_buf_6_0 480:449
reg wdata_buf_7_0 512:481
reg waddr_buf_r 523:513
reg waddr_buf 534:524
reg acc_buf_r 535:535
reg acc_buf 536:536
reg mask_buf_r_0 537:537
reg mask_buf_r_1 538:538
reg mask_buf_r_2 539:539
reg mask_buf_r_3 540:540
reg mask_buf_r_4 541:541
reg mask_buf_r_5 542:542
reg mask_buf_r_6 543:543
reg mask_buf_r_7 544:544
reg mask_buf_r_8 545:545
reg mask_buf_r_9 546:546
reg mask_buf_r_10 547:547
reg mask_buf_r_11 548:548
reg mask_buf_r_12 549:549
reg mask_buf_r_13 550:550
reg mask_buf_r_14 551:551
reg mask_buf_r_15 552:552
reg mask_buf_r_16 553:553
reg mask_buf_r_17 554:554
reg mask_buf_r_18 555:555
reg mask_buf_r_19 556:556
reg mask_buf_r_20 557:557
reg mask_buf_r_21 558:558
reg mask_buf_r_22 559:559
reg mask_buf_r_23 560:560
reg mask_buf_r_24 561:561
reg mask_buf_r_25 562:562
reg mask_buf_r_26 563:563
reg mask_buf_r_27 564:564
reg mask_buf_r_28 565:565
reg mask_buf_r_29 566:566
reg mask_buf_r_30 567:567
reg mask_buf_r_31 568:568
reg mask_buf_0 569:569
reg mask_buf_1 570:570
reg mask_buf_2 571:571
reg mask_buf_3 572:572
reg mask_buf_4 573:573
reg mask_buf_5 574:574
reg mask_buf_6 575:575
reg mask_buf_7 576:576
reg mask_buf_8 577:577
reg mask_buf_9 578:578
reg mask_buf_10 579:579
reg mask_buf_11 580:580
reg mask_buf_12 581:581
reg mask_buf_13 582:582
reg mask_buf_14 583:583
reg mask_buf_15 584:584
reg mask_buf_16 585:585
reg mask_buf_17 586:586
reg mask_buf_18 587:587
reg mask_buf_19 588:588
reg mask_buf_20 589:589
reg mask_buf_21 590:590
reg mask_buf_22 591:591
reg mask_buf_23 592:592
reg mask_buf_24 593:593
reg mask_buf_25 594:594
reg mask_buf_26 595:595
reg mask_buf_27 596:596
reg mask_buf_28 597:597
reg mask_buf_29 598:598
reg mask_buf_30 599:599
reg mask_buf_31 600:600
reg w_buf_valid_r 601:601
reg w_buf_valid 602:602
reg w_sum_REG_0_0 634:603
reg w_sum_REG_1_0 666:635
reg w_sum_REG_2_0 698:667
reg w_sum_REG_3_0 730:699
reg w_sum_REG_4_0 762:731
reg w_sum_REG_5_0 794:763
reg w_sum_REG_6_0 826:795
reg w_sum_REG_7_0 858:827
reg q_io_enq_bits_relu6_shift_REG 890:859
reg q_io_enq_bits_act_REG 892:891
reg q_io_enq_bits_fromDMA_REG 893:893
reg q_io_enq_valid_REG 894:894
reg io_read_req_ready_REG 895:895
reg io_read_req_ready_REG_1 906:896
reg io_write_ready_REG 917:907
reg io_write_ready_REG_1 918:918
--- Module: Scratchpad
inst_ff:TLXbar_9 xbar 12:0
inst_ff:StreamReader reader 2505:13
inst_macro:StreamReader reader 23:0
inst_ff:StreamWriter writer 3561:2506
inst_macro:StreamWriter writer 59:24
inst_ff:Queue_33 write_dispatch_q 3564:3562
inst_macro:Queue_33 write_dispatch_q 74:60
inst_ff:Queue_34 write_scale_q 3565:3565
inst_macro:Queue_34 write_scale_q 88:75
inst_ff:Queue_35 write_issue_q 3568:3566
inst_macro:Queue_35 write_issue_q 102:89
inst_ff:Queue_36 read_issue_q 3571:3569
inst_macro:Queue_36 read_issue_q 116:103
inst_ff:ZeroWriter zero_writer 3641:3572
inst_ff:VectorScalarMultiplier vsm 4923:3642
inst_ff:VectorScalarMultiplier_1 vsm_1 5261:4924
inst_ff:ScratchpadBank banks_0 5264:5262
inst_macro:ScratchpadBank banks_0 126:117
inst_ff:ScratchpadBank banks_1 5267:5265
inst_macro:ScratchpadBank banks_1 136:127
inst_ff:ScratchpadBank banks_2 5270:5268
inst_macro:ScratchpadBank banks_2 146:137
inst_ff:ScratchpadBank banks_3 5273:5271
inst_macro:ScratchpadBank banks_3 156:147
inst_ff:Pipeline_1 dma_read_pipe_p 5339:5274
inst_ff:Pipeline_1 ex_read_pipe_p 5405:5340
inst_ff:Pipeline_1 dma_read_pipe_p_1 5471:5406
inst_ff:Pipeline_1 ex_read_pipe_p_1 5537:5472
inst_ff:Pipeline_1 dma_read_pipe_p_2 5603:5538
inst_ff:Pipeline_1 ex_read_pipe_p_2 5669:5604
inst_ff:Pipeline_1 dma_read_pipe_p_3 5735:5670
inst_ff:Pipeline_1 ex_read_pipe_p_3 5801:5736
inst_ff:AccumulatorScale acc_scale_unit 6743:5802
inst_ff:AccumulatorMem banks_0_1 7662:6744
inst_macro:AccumulatorMem banks_0_1 199:157
inst_ff:AccumulatorMem banks_1_1 8581:7663
inst_macro:AccumulatorMem banks_1_1 242:200
--- Module: RRArbiter_4
reg lastGrant 0:0
--- Module: PMPChecker_2
--- Module: TLB_1
reg sectored_entries_0_0_tag 26:0
reg sectored_entries_0_0_data_0 61:27
reg sectored_entries_0_0_data_1 96:62
reg sectored_entries_0_0_data_2 131:97
reg sectored_entries_0_0_data_3 166:132
reg sectored_entries_0_0_valid_0 167:167
reg sectored_entries_0_0_valid_1 168:168
reg sectored_entries_0_0_valid_2 169:169
reg sectored_entries_0_0_valid_3 170:170
reg superpage_entries_0_level 172:171
reg superpage_entries_0_tag 199:173
reg superpage_entries_0_data_0 234:200
reg superpage_entries_0_valid_0 235:235
reg superpage_entries_1_level 237:236
reg superpage_entries_1_tag 264:238
reg superpage_entries_1_data_0 299:265
reg superpage_entries_1_valid_0 300:300
reg superpage_entries_2_level 302:301
reg superpage_entries_2_tag 329:303
reg superpage_entries_2_data_0 364:330
reg superpage_entries_2_valid_0 365:365
reg superpage_entries_3_level 367:366
reg superpage_entries_3_tag 394:368
reg superpage_entries_3_data_0 429:395
reg superpage_entries_3_valid_0 430:430
reg special_entry_level 432:431
reg special_entry_tag 459:433
reg special_entry_data_0 494:460
reg special_entry_valid_0 495:495
reg state 497:496
reg r_refill_tag 524:498
reg r_superpage_repl_addr 526:525
reg r_sectored_hit 527:527
reg state_reg_1 530:528
--- Module: DecoupledTLB
inst_ff:TLB_1 tlb 530:0
reg interrupt 531:531
--- Module: FrontendTLB
inst_ff:RRArbiter_4 tlbArb 0:0
inst_ff:DecoupledTLB tlb 532:1
reg last_translated_valid 533:533
reg last_translated_vpn 572:534
reg last_translated_ppn 604:573
reg tlbArb_io_in_0_valid_REG 605:605
reg tlbArb_io_in_0_bits_REG_tlb_req_vaddr 645:606
reg tlbArb_io_in_0_bits_REG_status_debug 646:646
reg tlbArb_io_in_0_bits_REG_status_dprv 648:647
reg tlbArb_io_in_0_bits_REG_status_mxr 649:649
reg tlbArb_io_in_0_bits_REG_status_sum 650:650
reg io_clients_0_resp_paddr_REG 682:651
reg io_clients_0_resp_miss_REG 683:683
reg last_translated_valid_1 684:684
reg last_translated_vpn_1 723:685
reg last_translated_ppn_1 755:724
reg tlbArb_io_in_1_valid_REG 756:756
reg tlbArb_io_in_1_bits_REG_tlb_req_vaddr 796:757
reg tlbArb_io_in_1_bits_REG_status_debug 797:797
reg tlbArb_io_in_1_bits_REG_status_dprv 799:798
reg tlbArb_io_in_1_bits_REG_status_mxr 800:800
reg tlbArb_io_in_1_bits_REG_status_sum 801:801
reg io_clients_1_resp_paddr_REG 833:802
reg io_clients_1_resp_miss_REG 834:834
--- Module: plusarg_reader_98
--- Module: ROB
reg full_entries_0_valid 0:0
reg full_entries_0_bits_q 2:1
reg full_entries_0_bits_is_config 3:3
reg full_entries_0_bits_opa_valid 4:4
reg full_entries_0_bits_opa_bits_start_is_acc_addr 5:5
reg full_entries_0_bits_opa_bits_start_accumulate 6:6
reg full_entries_0_bits_opa_bits_start_read_full_acc_row 7:7
reg full_entries_0_bits_opa_bits_start_garbage_bit 8:8
reg full_entries_0_bits_opa_bits_start_data 22:9
reg full_entries_0_bits_opa_bits_end_is_acc_addr 23:23
reg full_entries_0_bits_opa_bits_end_data 37:24
reg full_entries_0_bits_opa_bits_wraps_around 38:38
reg full_entries_0_bits_opa_is_dst 39:39
reg full_entries_0_bits_opb_valid 40:40
reg full_entries_0_bits_opb_bits_start_is_acc_addr 41:41
reg full_entries_0_bits_opb_bits_start_accumulate 42:42
reg full_entries_0_bits_opb_bits_start_read_full_acc_row 43:43
reg full_entries_0_bits_opb_bits_start_garbage_bit 44:44
reg full_entries_0_bits_opb_bits_start_data 58:45
reg full_entries_0_bits_opb_bits_end_is_acc_addr 59:59
reg full_entries_0_bits_opb_bits_end_data 73:60
reg full_entries_0_bits_opb_bits_wraps_around 74:74
reg full_entries_0_bits_issued 75:75
reg full_entries_0_bits_complete_on_issue 76:76
reg full_entries_0_bits_cmd_inst_funct 83:77
reg full_entries_0_bits_cmd_rs1 147:84
reg full_entries_0_bits_cmd_rs2 211:148
reg full_entries_0_bits_cmd_status_debug 212:212
reg full_entries_0_bits_cmd_status_dprv 214:213
reg full_entries_0_bits_cmd_status_mxr 215:215
reg full_entries_0_bits_cmd_status_sum 216:216
reg full_entries_0_bits_deps_0 217:217
reg full_entries_0_bits_deps_1 218:218
reg full_entries_0_bits_deps_2 219:219
reg full_entries_0_bits_deps_3 220:220
reg full_entries_0_bits_deps_4 221:221
reg full_entries_0_bits_deps_5 222:222
reg full_entries_0_bits_deps_6 223:223
reg full_entries_0_bits_deps_7 224:224
reg full_entries_0_bits_deps_8 225:225
reg full_entries_0_bits_deps_9 226:226
reg full_entries_0_bits_deps_10 227:227
reg full_entries_0_bits_deps_11 228:228
reg full_entries_0_bits_deps_12 229:229
reg full_entries_0_bits_deps_13 230:230
reg full_entries_0_bits_deps_14 231:231
reg full_entries_0_bits_deps_15 232:232
reg full_entries_0_bits_deps_16 233:233
reg full_entries_0_bits_deps_17 234:234
reg full_entries_0_bits_deps_18 235:235
reg full_entries_0_bits_deps_19 236:236
reg full_entries_0_bits_deps_20 237:237
reg full_entries_0_bits_deps_21 238:238
reg full_entries_0_bits_deps_22 239:239
reg full_entries_0_bits_deps_23 240:240
reg full_entries_1_valid 241:241
reg full_entries_1_bits_q 243:242
reg full_entries_1_bits_is_config 244:244
reg full_entries_1_bits_opa_valid 245:245
reg full_entries_1_bits_opa_bits_start_is_acc_addr 246:246
reg full_entries_1_bits_opa_bits_start_accumulate 247:247
reg full_entries_1_bits_opa_bits_start_read_full_acc_row 248:248
reg full_entries_1_bits_opa_bits_start_garbage_bit 249:249
reg full_entries_1_bits_opa_bits_start_data 263:250
reg full_entries_1_bits_opa_bits_end_is_acc_addr 264:264
reg full_entries_1_bits_opa_bits_end_data 278:265
reg full_entries_1_bits_opa_bits_wraps_around 279:279
reg full_entries_1_bits_opa_is_dst 280:280
reg full_entries_1_bits_opb_valid 281:281
reg full_entries_1_bits_opb_bits_start_is_acc_addr 282:282
reg full_entries_1_bits_opb_bits_start_accumulate 283:283
reg full_entries_1_bits_opb_bits_start_read_full_acc_row 284:284
reg full_entries_1_bits_opb_bits_start_garbage_bit 285:285
reg full_entries_1_bits_opb_bits_start_data 299:286
reg full_entries_1_bits_opb_bits_end_is_acc_addr 300:300
reg full_entries_1_bits_opb_bits_end_data 314:301
reg full_entries_1_bits_opb_bits_wraps_around 315:315
reg full_entries_1_bits_issued 316:316
reg full_entries_1_bits_complete_on_issue 317:317
reg full_entries_1_bits_cmd_inst_funct 324:318
reg full_entries_1_bits_cmd_rs1 388:325
reg full_entries_1_bits_cmd_rs2 452:389
reg full_entries_1_bits_cmd_status_debug 453:453
reg full_entries_1_bits_cmd_status_dprv 455:454
reg full_entries_1_bits_cmd_status_mxr 456:456
reg full_entries_1_bits_cmd_status_sum 457:457
reg full_entries_1_bits_deps_0 458:458
reg full_entries_1_bits_deps_1 459:459
reg full_entries_1_bits_deps_2 460:460
reg full_entries_1_bits_deps_3 461:461
reg full_entries_1_bits_deps_4 462:462
reg full_entries_1_bits_deps_5 463:463
reg full_entries_1_bits_deps_6 464:464
reg full_entries_1_bits_deps_7 465:465
reg full_entries_1_bits_deps_8 466:466
reg full_entries_1_bits_deps_9 467:467
reg full_entries_1_bits_deps_10 468:468
reg full_entries_1_bits_deps_11 469:469
reg full_entries_1_bits_deps_12 470:470
reg full_entries_1_bits_deps_13 471:471
reg full_entries_1_bits_deps_14 472:472
reg full_entries_1_bits_deps_15 473:473
reg full_entries_1_bits_deps_16 474:474
reg full_entries_1_bits_deps_17 475:475
reg full_entries_1_bits_deps_18 476:476
reg full_entries_1_bits_deps_19 477:477
reg full_entries_1_bits_deps_20 478:478
reg full_entries_1_bits_deps_21 479:479
reg full_entries_1_bits_deps_22 480:480
reg full_entries_1_bits_deps_23 481:481
reg full_entries_2_valid 482:482
reg full_entries_2_bits_q 484:483
reg full_entries_2_bits_is_config 485:485
reg full_entries_2_bits_opa_valid 486:486
reg full_entries_2_bits_opa_bits_start_is_acc_addr 487:487
reg full_entries_2_bits_opa_bits_start_accumulate 488:488
reg full_entries_2_bits_opa_bits_start_read_full_acc_row 489:489
reg full_entries_2_bits_opa_bits_start_garbage_bit 490:490
reg full_entries_2_bits_opa_bits_start_data 504:491
reg full_entries_2_bits_opa_bits_end_is_acc_addr 505:505
reg full_entries_2_bits_opa_bits_end_data 519:506
reg full_entries_2_bits_opa_bits_wraps_around 520:520
reg full_entries_2_bits_opa_is_dst 521:521
reg full_entries_2_bits_opb_valid 522:522
reg full_entries_2_bits_opb_bits_start_is_acc_addr 523:523
reg full_entries_2_bits_opb_bits_start_accumulate 524:524
reg full_entries_2_bits_opb_bits_start_read_full_acc_row 525:525
reg full_entries_2_bits_opb_bits_start_garbage_bit 526:526
reg full_entries_2_bits_opb_bits_start_data 540:527
reg full_entries_2_bits_opb_bits_end_is_acc_addr 541:541
reg full_entries_2_bits_opb_bits_end_data 555:542
reg full_entries_2_bits_opb_bits_wraps_around 556:556
reg full_entries_2_bits_issued 557:557
reg full_entries_2_bits_complete_on_issue 558:558
reg full_entries_2_bits_cmd_inst_funct 565:559
reg full_entries_2_bits_cmd_rs1 629:566
reg full_entries_2_bits_cmd_rs2 693:630
reg full_entries_2_bits_cmd_status_debug 694:694
reg full_entries_2_bits_cmd_status_dprv 696:695
reg full_entries_2_bits_cmd_status_mxr 697:697
reg full_entries_2_bits_cmd_status_sum 698:698
reg full_entries_2_bits_deps_0 699:699
reg full_entries_2_bits_deps_1 700:700
reg full_entries_2_bits_deps_2 701:701
reg full_entries_2_bits_deps_3 702:702
reg full_entries_2_bits_deps_4 703:703
reg full_entries_2_bits_deps_5 704:704
reg full_entries_2_bits_deps_6 705:705
reg full_entries_2_bits_deps_7 706:706
reg full_entries_2_bits_deps_8 707:707
reg full_entries_2_bits_deps_9 708:708
reg full_entries_2_bits_deps_10 709:709
reg full_entries_2_bits_deps_11 710:710
reg full_entries_2_bits_deps_12 711:711
reg full_entries_2_bits_deps_13 712:712
reg full_entries_2_bits_deps_14 713:713
reg full_entries_2_bits_deps_15 714:714
reg full_entries_2_bits_deps_16 715:715
reg full_entries_2_bits_deps_17 716:716
reg full_entries_2_bits_deps_18 717:717
reg full_entries_2_bits_deps_19 718:718
reg full_entries_2_bits_deps_20 719:719
reg full_entries_2_bits_deps_21 720:720
reg full_entries_2_bits_deps_22 721:721
reg full_entries_2_bits_deps_23 722:722
reg full_entries_3_valid 723:723
reg full_entries_3_bits_q 725:724
reg full_entries_3_bits_is_config 726:726
reg full_entries_3_bits_opa_valid 727:727
reg full_entries_3_bits_opa_bits_start_is_acc_addr 728:728
reg full_entries_3_bits_opa_bits_start_accumulate 729:729
reg full_entries_3_bits_opa_bits_start_read_full_acc_row 730:730
reg full_entries_3_bits_opa_bits_start_garbage_bit 731:731
reg full_entries_3_bits_opa_bits_start_data 745:732
reg full_entries_3_bits_opa_bits_end_is_acc_addr 746:746
reg full_entries_3_bits_opa_bits_end_data 760:747
reg full_entries_3_bits_opa_bits_wraps_around 761:761
reg full_entries_3_bits_opa_is_dst 762:762
reg full_entries_3_bits_opb_valid 763:763
reg full_entries_3_bits_opb_bits_start_is_acc_addr 764:764
reg full_entries_3_bits_opb_bits_start_accumulate 765:765
reg full_entries_3_bits_opb_bits_start_read_full_acc_row 766:766
reg full_entries_3_bits_opb_bits_start_garbage_bit 767:767
reg full_entries_3_bits_opb_bits_start_data 781:768
reg full_entries_3_bits_opb_bits_end_is_acc_addr 782:782
reg full_entries_3_bits_opb_bits_end_data 796:783
reg full_entries_3_bits_opb_bits_wraps_around 797:797
reg full_entries_3_bits_issued 798:798
reg full_entries_3_bits_complete_on_issue 799:799
reg full_entries_3_bits_cmd_inst_funct 806:800
reg full_entries_3_bits_cmd_rs1 870:807
reg full_entries_3_bits_cmd_rs2 934:871
reg full_entries_3_bits_cmd_status_debug 935:935
reg full_entries_3_bits_cmd_status_dprv 937:936
reg full_entries_3_bits_cmd_status_mxr 938:938
reg full_entries_3_bits_cmd_status_sum 939:939
reg full_entries_3_bits_deps_0 940:940
reg full_entries_3_bits_deps_1 941:941
reg full_entries_3_bits_deps_2 942:942
reg full_entries_3_bits_deps_3 943:943
reg full_entries_3_bits_deps_4 944:944
reg full_entries_3_bits_deps_5 945:945
reg full_entries_3_bits_deps_6 946:946
reg full_entries_3_bits_deps_7 947:947
reg full_entries_3_bits_deps_8 948:948
reg full_entries_3_bits_deps_9 949:949
reg full_entries_3_bits_deps_10 950:950
reg full_entries_3_bits_deps_11 951:951
reg full_entries_3_bits_deps_12 952:952
reg full_entries_3_bits_deps_13 953:953
reg full_entries_3_bits_deps_14 954:954
reg full_entries_3_bits_deps_15 955:955
reg full_entries_3_bits_deps_16 956:956
reg full_entries_3_bits_deps_17 957:957
reg full_entries_3_bits_deps_18 958:958
reg full_entries_3_bits_deps_19 959:959
reg full_entries_3_bits_deps_20 960:960
reg full_entries_3_bits_deps_21 961:961
reg full_entries_3_bits_deps_22 962:962
reg full_entries_3_bits_deps_23 963:963
reg full_entries_4_valid 964:964
reg full_entries_4_bits_q 966:965
reg full_entries_4_bits_is_config 967:967
reg full_entries_4_bits_opa_valid 968:968
reg full_entries_4_bits_opa_bits_start_is_acc_addr 969:969
reg full_entries_4_bits_opa_bits_start_accumulate 970:970
reg full_entries_4_bits_opa_bits_start_read_full_acc_row 971:971
reg full_entries_4_bits_opa_bits_start_garbage_bit 972:972
reg full_entries_4_bits_opa_bits_start_data 986:973
reg full_entries_4_bits_opa_bits_end_is_acc_addr 987:987
reg full_entries_4_bits_opa_bits_end_data 1001:988
reg full_entries_4_bits_opa_bits_wraps_around 1002:1002
reg full_entries_4_bits_opa_is_dst 1003:1003
reg full_entries_4_bits_opb_valid 1004:1004
reg full_entries_4_bits_opb_bits_start_is_acc_addr 1005:1005
reg full_entries_4_bits_opb_bits_start_accumulate 1006:1006
reg full_entries_4_bits_opb_bits_start_read_full_acc_row 1007:1007
reg full_entries_4_bits_opb_bits_start_garbage_bit 1008:1008
reg full_entries_4_bits_opb_bits_start_data 1022:1009
reg full_entries_4_bits_opb_bits_end_is_acc_addr 1023:1023
reg full_entries_4_bits_opb_bits_end_data 1037:1024
reg full_entries_4_bits_opb_bits_wraps_around 1038:1038
reg full_entries_4_bits_issued 1039:1039
reg full_entries_4_bits_complete_on_issue 1040:1040
reg full_entries_4_bits_cmd_inst_funct 1047:1041
reg full_entries_4_bits_cmd_rs1 1111:1048
reg full_entries_4_bits_cmd_rs2 1175:1112
reg full_entries_4_bits_cmd_status_debug 1176:1176
reg full_entries_4_bits_cmd_status_dprv 1178:1177
reg full_entries_4_bits_cmd_status_mxr 1179:1179
reg full_entries_4_bits_cmd_status_sum 1180:1180
reg full_entries_4_bits_deps_0 1181:1181
reg full_entries_4_bits_deps_1 1182:1182
reg full_entries_4_bits_deps_2 1183:1183
reg full_entries_4_bits_deps_3 1184:1184
reg full_entries_4_bits_deps_4 1185:1185
reg full_entries_4_bits_deps_5 1186:1186
reg full_entries_4_bits_deps_6 1187:1187
reg full_entries_4_bits_deps_7 1188:1188
reg full_entries_4_bits_deps_8 1189:1189
reg full_entries_4_bits_deps_9 1190:1190
reg full_entries_4_bits_deps_10 1191:1191
reg full_entries_4_bits_deps_11 1192:1192
reg full_entries_4_bits_deps_12 1193:1193
reg full_entries_4_bits_deps_13 1194:1194
reg full_entries_4_bits_deps_14 1195:1195
reg full_entries_4_bits_deps_15 1196:1196
reg full_entries_4_bits_deps_16 1197:1197
reg full_entries_4_bits_deps_17 1198:1198
reg full_entries_4_bits_deps_18 1199:1199
reg full_entries_4_bits_deps_19 1200:1200
reg full_entries_4_bits_deps_20 1201:1201
reg full_entries_4_bits_deps_21 1202:1202
reg full_entries_4_bits_deps_22 1203:1203
reg full_entries_4_bits_deps_23 1204:1204
reg full_entries_5_valid 1205:1205
reg full_entries_5_bits_q 1207:1206
reg full_entries_5_bits_is_config 1208:1208
reg full_entries_5_bits_opa_valid 1209:1209
reg full_entries_5_bits_opa_bits_start_is_acc_addr 1210:1210
reg full_entries_5_bits_opa_bits_start_accumulate 1211:1211
reg full_entries_5_bits_opa_bits_start_read_full_acc_row 1212:1212
reg full_entries_5_bits_opa_bits_start_garbage_bit 1213:1213
reg full_entries_5_bits_opa_bits_start_data 1227:1214
reg full_entries_5_bits_opa_bits_end_is_acc_addr 1228:1228
reg full_entries_5_bits_opa_bits_end_data 1242:1229
reg full_entries_5_bits_opa_bits_wraps_around 1243:1243
reg full_entries_5_bits_opa_is_dst 1244:1244
reg full_entries_5_bits_opb_valid 1245:1245
reg full_entries_5_bits_opb_bits_start_is_acc_addr 1246:1246
reg full_entries_5_bits_opb_bits_start_accumulate 1247:1247
reg full_entries_5_bits_opb_bits_start_read_full_acc_row 1248:1248
reg full_entries_5_bits_opb_bits_start_garbage_bit 1249:1249
reg full_entries_5_bits_opb_bits_start_data 1263:1250
reg full_entries_5_bits_opb_bits_end_is_acc_addr 1264:1264
reg full_entries_5_bits_opb_bits_end_data 1278:1265
reg full_entries_5_bits_opb_bits_wraps_around 1279:1279
reg full_entries_5_bits_issued 1280:1280
reg full_entries_5_bits_complete_on_issue 1281:1281
reg full_entries_5_bits_cmd_inst_funct 1288:1282
reg full_entries_5_bits_cmd_rs1 1352:1289
reg full_entries_5_bits_cmd_rs2 1416:1353
reg full_entries_5_bits_cmd_status_debug 1417:1417
reg full_entries_5_bits_cmd_status_dprv 1419:1418
reg full_entries_5_bits_cmd_status_mxr 1420:1420
reg full_entries_5_bits_cmd_status_sum 1421:1421
reg full_entries_5_bits_deps_0 1422:1422
reg full_entries_5_bits_deps_1 1423:1423
reg full_entries_5_bits_deps_2 1424:1424
reg full_entries_5_bits_deps_3 1425:1425
reg full_entries_5_bits_deps_4 1426:1426
reg full_entries_5_bits_deps_5 1427:1427
reg full_entries_5_bits_deps_6 1428:1428
reg full_entries_5_bits_deps_7 1429:1429
reg full_entries_5_bits_deps_8 1430:1430
reg full_entries_5_bits_deps_9 1431:1431
reg full_entries_5_bits_deps_10 1432:1432
reg full_entries_5_bits_deps_11 1433:1433
reg full_entries_5_bits_deps_12 1434:1434
reg full_entries_5_bits_deps_13 1435:1435
reg full_entries_5_bits_deps_14 1436:1436
reg full_entries_5_bits_deps_15 1437:1437
reg full_entries_5_bits_deps_16 1438:1438
reg full_entries_5_bits_deps_17 1439:1439
reg full_entries_5_bits_deps_18 1440:1440
reg full_entries_5_bits_deps_19 1441:1441
reg full_entries_5_bits_deps_20 1442:1442
reg full_entries_5_bits_deps_21 1443:1443
reg full_entries_5_bits_deps_22 1444:1444
reg full_entries_5_bits_deps_23 1445:1445
reg full_entries_6_valid 1446:1446
reg full_entries_6_bits_q 1448:1447
reg full_entries_6_bits_is_config 1449:1449
reg full_entries_6_bits_opa_valid 1450:1450
reg full_entries_6_bits_opa_bits_start_is_acc_addr 1451:1451
reg full_entries_6_bits_opa_bits_start_accumulate 1452:1452
reg full_entries_6_bits_opa_bits_start_read_full_acc_row 1453:1453
reg full_entries_6_bits_opa_bits_start_garbage_bit 1454:1454
reg full_entries_6_bits_opa_bits_start_data 1468:1455
reg full_entries_6_bits_opa_bits_end_is_acc_addr 1469:1469
reg full_entries_6_bits_opa_bits_end_data 1483:1470
reg full_entries_6_bits_opa_bits_wraps_around 1484:1484
reg full_entries_6_bits_opa_is_dst 1485:1485
reg full_entries_6_bits_opb_valid 1486:1486
reg full_entries_6_bits_opb_bits_start_is_acc_addr 1487:1487
reg full_entries_6_bits_opb_bits_start_accumulate 1488:1488
reg full_entries_6_bits_opb_bits_start_read_full_acc_row 1489:1489
reg full_entries_6_bits_opb_bits_start_garbage_bit 1490:1490
reg full_entries_6_bits_opb_bits_start_data 1504:1491
reg full_entries_6_bits_opb_bits_end_is_acc_addr 1505:1505
reg full_entries_6_bits_opb_bits_end_data 1519:1506
reg full_entries_6_bits_opb_bits_wraps_around 1520:1520
reg full_entries_6_bits_issued 1521:1521
reg full_entries_6_bits_complete_on_issue 1522:1522
reg full_entries_6_bits_cmd_inst_funct 1529:1523
reg full_entries_6_bits_cmd_rs1 1593:1530
reg full_entries_6_bits_cmd_rs2 1657:1594
reg full_entries_6_bits_cmd_status_debug 1658:1658
reg full_entries_6_bits_cmd_status_dprv 1660:1659
reg full_entries_6_bits_cmd_status_mxr 1661:1661
reg full_entries_6_bits_cmd_status_sum 1662:1662
reg full_entries_6_bits_deps_0 1663:1663
reg full_entries_6_bits_deps_1 1664:1664
reg full_entries_6_bits_deps_2 1665:1665
reg full_entries_6_bits_deps_3 1666:1666
reg full_entries_6_bits_deps_4 1667:1667
reg full_entries_6_bits_deps_5 1668:1668
reg full_entries_6_bits_deps_6 1669:1669
reg full_entries_6_bits_deps_7 1670:1670
reg full_entries_6_bits_deps_8 1671:1671
reg full_entries_6_bits_deps_9 1672:1672
reg full_entries_6_bits_deps_10 1673:1673
reg full_entries_6_bits_deps_11 1674:1674
reg full_entries_6_bits_deps_12 1675:1675
reg full_entries_6_bits_deps_13 1676:1676
reg full_entries_6_bits_deps_14 1677:1677
reg full_entries_6_bits_deps_15 1678:1678
reg full_entries_6_bits_deps_16 1679:1679
reg full_entries_6_bits_deps_17 1680:1680
reg full_entries_6_bits_deps_18 1681:1681
reg full_entries_6_bits_deps_19 1682:1682
reg full_entries_6_bits_deps_20 1683:1683
reg full_entries_6_bits_deps_21 1684:1684
reg full_entries_6_bits_deps_22 1685:1685
reg full_entries_6_bits_deps_23 1686:1686
reg full_entries_7_valid 1687:1687
reg full_entries_7_bits_q 1689:1688
reg full_entries_7_bits_is_config 1690:1690
reg full_entries_7_bits_opa_valid 1691:1691
reg full_entries_7_bits_opa_bits_start_is_acc_addr 1692:1692
reg full_entries_7_bits_opa_bits_start_accumulate 1693:1693
reg full_entries_7_bits_opa_bits_start_read_full_acc_row 1694:1694
reg full_entries_7_bits_opa_bits_start_garbage_bit 1695:1695
reg full_entries_7_bits_opa_bits_start_data 1709:1696
reg full_entries_7_bits_opa_bits_end_is_acc_addr 1710:1710
reg full_entries_7_bits_opa_bits_end_data 1724:1711
reg full_entries_7_bits_opa_bits_wraps_around 1725:1725
reg full_entries_7_bits_opa_is_dst 1726:1726
reg full_entries_7_bits_opb_valid 1727:1727
reg full_entries_7_bits_opb_bits_start_is_acc_addr 1728:1728
reg full_entries_7_bits_opb_bits_start_accumulate 1729:1729
reg full_entries_7_bits_opb_bits_start_read_full_acc_row 1730:1730
reg full_entries_7_bits_opb_bits_start_garbage_bit 1731:1731
reg full_entries_7_bits_opb_bits_start_data 1745:1732
reg full_entries_7_bits_opb_bits_end_is_acc_addr 1746:1746
reg full_entries_7_bits_opb_bits_end_data 1760:1747
reg full_entries_7_bits_opb_bits_wraps_around 1761:1761
reg full_entries_7_bits_issued 1762:1762
reg full_entries_7_bits_complete_on_issue 1763:1763
reg full_entries_7_bits_cmd_inst_funct 1770:1764
reg full_entries_7_bits_cmd_rs1 1834:1771
reg full_entries_7_bits_cmd_rs2 1898:1835
reg full_entries_7_bits_cmd_status_debug 1899:1899
reg full_entries_7_bits_cmd_status_dprv 1901:1900
reg full_entries_7_bits_cmd_status_mxr 1902:1902
reg full_entries_7_bits_cmd_status_sum 1903:1903
reg full_entries_7_bits_deps_0 1904:1904
reg full_entries_7_bits_deps_1 1905:1905
reg full_entries_7_bits_deps_2 1906:1906
reg full_entries_7_bits_deps_3 1907:1907
reg full_entries_7_bits_deps_4 1908:1908
reg full_entries_7_bits_deps_5 1909:1909
reg full_entries_7_bits_deps_6 1910:1910
reg full_entries_7_bits_deps_7 1911:1911
reg full_entries_7_bits_deps_8 1912:1912
reg full_entries_7_bits_deps_9 1913:1913
reg full_entries_7_bits_deps_10 1914:1914
reg full_entries_7_bits_deps_11 1915:1915
reg full_entries_7_bits_deps_12 1916:1916
reg full_entries_7_bits_deps_13 1917:1917
reg full_entries_7_bits_deps_14 1918:1918
reg full_entries_7_bits_deps_15 1919:1919
reg full_entries_7_bits_deps_16 1920:1920
reg full_entries_7_bits_deps_17 1921:1921
reg full_entries_7_bits_deps_18 1922:1922
reg full_entries_7_bits_deps_19 1923:1923
reg full_entries_7_bits_deps_20 1924:1924
reg full_entries_7_bits_deps_21 1925:1925
reg full_entries_7_bits_deps_22 1926:1926
reg full_entries_7_bits_deps_23 1927:1927
reg full_entries_8_valid 1928:1928
reg full_entries_8_bits_q 1930:1929
reg full_entries_8_bits_is_config 1931:1931
reg full_entries_8_bits_opa_valid 1932:1932
reg full_entries_8_bits_opa_bits_start_is_acc_addr 1933:1933
reg full_entries_8_bits_opa_bits_start_accumulate 1934:1934
reg full_entries_8_bits_opa_bits_start_read_full_acc_row 1935:1935
reg full_entries_8_bits_opa_bits_start_garbage_bit 1936:1936
reg full_entries_8_bits_opa_bits_start_data 1950:1937
reg full_entries_8_bits_opa_bits_end_is_acc_addr 1951:1951
reg full_entries_8_bits_opa_bits_end_data 1965:1952
reg full_entries_8_bits_opa_bits_wraps_around 1966:1966
reg full_entries_8_bits_opa_is_dst 1967:1967
reg full_entries_8_bits_opb_valid 1968:1968
reg full_entries_8_bits_opb_bits_start_is_acc_addr 1969:1969
reg full_entries_8_bits_opb_bits_start_accumulate 1970:1970
reg full_entries_8_bits_opb_bits_start_read_full_acc_row 1971:1971
reg full_entries_8_bits_opb_bits_start_garbage_bit 1972:1972
reg full_entries_8_bits_opb_bits_start_data 1986:1973
reg full_entries_8_bits_opb_bits_end_is_acc_addr 1987:1987
reg full_entries_8_bits_opb_bits_end_data 2001:1988
reg full_entries_8_bits_opb_bits_wraps_around 2002:2002
reg full_entries_8_bits_issued 2003:2003
reg full_entries_8_bits_complete_on_issue 2004:2004
reg full_entries_8_bits_cmd_inst_funct 2011:2005
reg full_entries_8_bits_cmd_rs1 2075:2012
reg full_entries_8_bits_cmd_rs2 2139:2076
reg full_entries_8_bits_cmd_status_debug 2140:2140
reg full_entries_8_bits_cmd_status_dprv 2142:2141
reg full_entries_8_bits_cmd_status_mxr 2143:2143
reg full_entries_8_bits_cmd_status_sum 2144:2144
reg full_entries_8_bits_deps_0 2145:2145
reg full_entries_8_bits_deps_1 2146:2146
reg full_entries_8_bits_deps_2 2147:2147
reg full_entries_8_bits_deps_3 2148:2148
reg full_entries_8_bits_deps_4 2149:2149
reg full_entries_8_bits_deps_5 2150:2150
reg full_entries_8_bits_deps_6 2151:2151
reg full_entries_8_bits_deps_7 2152:2152
reg full_entries_8_bits_deps_8 2153:2153
reg full_entries_8_bits_deps_9 2154:2154
reg full_entries_8_bits_deps_10 2155:2155
reg full_entries_8_bits_deps_11 2156:2156
reg full_entries_8_bits_deps_12 2157:2157
reg full_entries_8_bits_deps_13 2158:2158
reg full_entries_8_bits_deps_14 2159:2159
reg full_entries_8_bits_deps_15 2160:2160
reg full_entries_8_bits_deps_16 2161:2161
reg full_entries_8_bits_deps_17 2162:2162
reg full_entries_8_bits_deps_18 2163:2163
reg full_entries_8_bits_deps_19 2164:2164
reg full_entries_8_bits_deps_20 2165:2165
reg full_entries_8_bits_deps_21 2166:2166
reg full_entries_8_bits_deps_22 2167:2167
reg full_entries_8_bits_deps_23 2168:2168
reg full_entries_9_valid 2169:2169
reg full_entries_9_bits_q 2171:2170
reg full_entries_9_bits_is_config 2172:2172
reg full_entries_9_bits_opa_valid 2173:2173
reg full_entries_9_bits_opa_bits_start_is_acc_addr 2174:2174
reg full_entries_9_bits_opa_bits_start_accumulate 2175:2175
reg full_entries_9_bits_opa_bits_start_read_full_acc_row 2176:2176
reg full_entries_9_bits_opa_bits_start_garbage_bit 2177:2177
reg full_entries_9_bits_opa_bits_start_data 2191:2178
reg full_entries_9_bits_opa_bits_end_is_acc_addr 2192:2192
reg full_entries_9_bits_opa_bits_end_data 2206:2193
reg full_entries_9_bits_opa_bits_wraps_around 2207:2207
reg full_entries_9_bits_opa_is_dst 2208:2208
reg full_entries_9_bits_opb_valid 2209:2209
reg full_entries_9_bits_opb_bits_start_is_acc_addr 2210:2210
reg full_entries_9_bits_opb_bits_start_accumulate 2211:2211
reg full_entries_9_bits_opb_bits_start_read_full_acc_row 2212:2212
reg full_entries_9_bits_opb_bits_start_garbage_bit 2213:2213
reg full_entries_9_bits_opb_bits_start_data 2227:2214
reg full_entries_9_bits_opb_bits_end_is_acc_addr 2228:2228
reg full_entries_9_bits_opb_bits_end_data 2242:2229
reg full_entries_9_bits_opb_bits_wraps_around 2243:2243
reg full_entries_9_bits_issued 2244:2244
reg full_entries_9_bits_complete_on_issue 2245:2245
reg full_entries_9_bits_cmd_inst_funct 2252:2246
reg full_entries_9_bits_cmd_rs1 2316:2253
reg full_entries_9_bits_cmd_rs2 2380:2317
reg full_entries_9_bits_cmd_status_debug 2381:2381
reg full_entries_9_bits_cmd_status_dprv 2383:2382
reg full_entries_9_bits_cmd_status_mxr 2384:2384
reg full_entries_9_bits_cmd_status_sum 2385:2385
reg full_entries_9_bits_deps_0 2386:2386
reg full_entries_9_bits_deps_1 2387:2387
reg full_entries_9_bits_deps_2 2388:2388
reg full_entries_9_bits_deps_3 2389:2389
reg full_entries_9_bits_deps_4 2390:2390
reg full_entries_9_bits_deps_5 2391:2391
reg full_entries_9_bits_deps_6 2392:2392
reg full_entries_9_bits_deps_7 2393:2393
reg full_entries_9_bits_deps_8 2394:2394
reg full_entries_9_bits_deps_9 2395:2395
reg full_entries_9_bits_deps_10 2396:2396
reg full_entries_9_bits_deps_11 2397:2397
reg full_entries_9_bits_deps_12 2398:2398
reg full_entries_9_bits_deps_13 2399:2399
reg full_entries_9_bits_deps_14 2400:2400
reg full_entries_9_bits_deps_15 2401:2401
reg full_entries_9_bits_deps_16 2402:2402
reg full_entries_9_bits_deps_17 2403:2403
reg full_entries_9_bits_deps_18 2404:2404
reg full_entries_9_bits_deps_19 2405:2405
reg full_entries_9_bits_deps_20 2406:2406
reg full_entries_9_bits_deps_21 2407:2407
reg full_entries_9_bits_deps_22 2408:2408
reg full_entries_9_bits_deps_23 2409:2409
reg full_entries_10_valid 2410:2410
reg full_entries_10_bits_q 2412:2411
reg full_entries_10_bits_is_config 2413:2413
reg full_entries_10_bits_opa_valid 2414:2414
reg full_entries_10_bits_opa_bits_start_is_acc_addr 2415:2415
reg full_entries_10_bits_opa_bits_start_accumulate 2416:2416
reg full_entries_10_bits_opa_bits_start_read_full_acc_row 2417:2417
reg full_entries_10_bits_opa_bits_start_garbage_bit 2418:2418
reg full_entries_10_bits_opa_bits_start_data 2432:2419
reg full_entries_10_bits_opa_bits_end_is_acc_addr 2433:2433
reg full_entries_10_bits_opa_bits_end_data 2447:2434
reg full_entries_10_bits_opa_bits_wraps_around 2448:2448
reg full_entries_10_bits_opa_is_dst 2449:2449
reg full_entries_10_bits_opb_valid 2450:2450
reg full_entries_10_bits_opb_bits_start_is_acc_addr 2451:2451
reg full_entries_10_bits_opb_bits_start_accumulate 2452:2452
reg full_entries_10_bits_opb_bits_start_read_full_acc_row 2453:2453
reg full_entries_10_bits_opb_bits_start_garbage_bit 2454:2454
reg full_entries_10_bits_opb_bits_start_data 2468:2455
reg full_entries_10_bits_opb_bits_end_is_acc_addr 2469:2469
reg full_entries_10_bits_opb_bits_end_data 2483:2470
reg full_entries_10_bits_opb_bits_wraps_around 2484:2484
reg full_entries_10_bits_issued 2485:2485
reg full_entries_10_bits_complete_on_issue 2486:2486
reg full_entries_10_bits_cmd_inst_funct 2493:2487
reg full_entries_10_bits_cmd_rs1 2557:2494
reg full_entries_10_bits_cmd_rs2 2621:2558
reg full_entries_10_bits_cmd_status_debug 2622:2622
reg full_entries_10_bits_cmd_status_dprv 2624:2623
reg full_entries_10_bits_cmd_status_mxr 2625:2625
reg full_entries_10_bits_cmd_status_sum 2626:2626
reg full_entries_10_bits_deps_0 2627:2627
reg full_entries_10_bits_deps_1 2628:2628
reg full_entries_10_bits_deps_2 2629:2629
reg full_entries_10_bits_deps_3 2630:2630
reg full_entries_10_bits_deps_4 2631:2631
reg full_entries_10_bits_deps_5 2632:2632
reg full_entries_10_bits_deps_6 2633:2633
reg full_entries_10_bits_deps_7 2634:2634
reg full_entries_10_bits_deps_8 2635:2635
reg full_entries_10_bits_deps_9 2636:2636
reg full_entries_10_bits_deps_10 2637:2637
reg full_entries_10_bits_deps_11 2638:2638
reg full_entries_10_bits_deps_12 2639:2639
reg full_entries_10_bits_deps_13 2640:2640
reg full_entries_10_bits_deps_14 2641:2641
reg full_entries_10_bits_deps_15 2642:2642
reg full_entries_10_bits_deps_16 2643:2643
reg full_entries_10_bits_deps_17 2644:2644
reg full_entries_10_bits_deps_18 2645:2645
reg full_entries_10_bits_deps_19 2646:2646
reg full_entries_10_bits_deps_20 2647:2647
reg full_entries_10_bits_deps_21 2648:2648
reg full_entries_10_bits_deps_22 2649:2649
reg full_entries_10_bits_deps_23 2650:2650
reg full_entries_11_valid 2651:2651
reg full_entries_11_bits_q 2653:2652
reg full_entries_11_bits_is_config 2654:2654
reg full_entries_11_bits_opa_valid 2655:2655
reg full_entries_11_bits_opa_bits_start_is_acc_addr 2656:2656
reg full_entries_11_bits_opa_bits_start_accumulate 2657:2657
reg full_entries_11_bits_opa_bits_start_read_full_acc_row 2658:2658
reg full_entries_11_bits_opa_bits_start_garbage_bit 2659:2659
reg full_entries_11_bits_opa_bits_start_data 2673:2660
reg full_entries_11_bits_opa_bits_end_is_acc_addr 2674:2674
reg full_entries_11_bits_opa_bits_end_data 2688:2675
reg full_entries_11_bits_opa_bits_wraps_around 2689:2689
reg full_entries_11_bits_opa_is_dst 2690:2690
reg full_entries_11_bits_opb_valid 2691:2691
reg full_entries_11_bits_opb_bits_start_is_acc_addr 2692:2692
reg full_entries_11_bits_opb_bits_start_accumulate 2693:2693
reg full_entries_11_bits_opb_bits_start_read_full_acc_row 2694:2694
reg full_entries_11_bits_opb_bits_start_garbage_bit 2695:2695
reg full_entries_11_bits_opb_bits_start_data 2709:2696
reg full_entries_11_bits_opb_bits_end_is_acc_addr 2710:2710
reg full_entries_11_bits_opb_bits_end_data 2724:2711
reg full_entries_11_bits_opb_bits_wraps_around 2725:2725
reg full_entries_11_bits_issued 2726:2726
reg full_entries_11_bits_complete_on_issue 2727:2727
reg full_entries_11_bits_cmd_inst_funct 2734:2728
reg full_entries_11_bits_cmd_rs1 2798:2735
reg full_entries_11_bits_cmd_rs2 2862:2799
reg full_entries_11_bits_cmd_status_debug 2863:2863
reg full_entries_11_bits_cmd_status_dprv 2865:2864
reg full_entries_11_bits_cmd_status_mxr 2866:2866
reg full_entries_11_bits_cmd_status_sum 2867:2867
reg full_entries_11_bits_deps_0 2868:2868
reg full_entries_11_bits_deps_1 2869:2869
reg full_entries_11_bits_deps_2 2870:2870
reg full_entries_11_bits_deps_3 2871:2871
reg full_entries_11_bits_deps_4 2872:2872
reg full_entries_11_bits_deps_5 2873:2873
reg full_entries_11_bits_deps_6 2874:2874
reg full_entries_11_bits_deps_7 2875:2875
reg full_entries_11_bits_deps_8 2876:2876
reg full_entries_11_bits_deps_9 2877:2877
reg full_entries_11_bits_deps_10 2878:2878
reg full_entries_11_bits_deps_11 2879:2879
reg full_entries_11_bits_deps_12 2880:2880
reg full_entries_11_bits_deps_13 2881:2881
reg full_entries_11_bits_deps_14 2882:2882
reg full_entries_11_bits_deps_15 2883:2883
reg full_entries_11_bits_deps_16 2884:2884
reg full_entries_11_bits_deps_17 2885:2885
reg full_entries_11_bits_deps_18 2886:2886
reg full_entries_11_bits_deps_19 2887:2887
reg full_entries_11_bits_deps_20 2888:2888
reg full_entries_11_bits_deps_21 2889:2889
reg full_entries_11_bits_deps_22 2890:2890
reg full_entries_11_bits_deps_23 2891:2891
reg full_entries_12_valid 2892:2892
reg full_entries_12_bits_q 2894:2893
reg full_entries_12_bits_is_config 2895:2895
reg full_entries_12_bits_opa_valid 2896:2896
reg full_entries_12_bits_opa_bits_start_is_acc_addr 2897:2897
reg full_entries_12_bits_opa_bits_start_accumulate 2898:2898
reg full_entries_12_bits_opa_bits_start_read_full_acc_row 2899:2899
reg full_entries_12_bits_opa_bits_start_garbage_bit 2900:2900
reg full_entries_12_bits_opa_bits_start_data 2914:2901
reg full_entries_12_bits_opa_bits_end_is_acc_addr 2915:2915
reg full_entries_12_bits_opa_bits_end_data 2929:2916
reg full_entries_12_bits_opa_bits_wraps_around 2930:2930
reg full_entries_12_bits_opa_is_dst 2931:2931
reg full_entries_12_bits_opb_valid 2932:2932
reg full_entries_12_bits_opb_bits_start_is_acc_addr 2933:2933
reg full_entries_12_bits_opb_bits_start_accumulate 2934:2934
reg full_entries_12_bits_opb_bits_start_read_full_acc_row 2935:2935
reg full_entries_12_bits_opb_bits_start_garbage_bit 2936:2936
reg full_entries_12_bits_opb_bits_start_data 2950:2937
reg full_entries_12_bits_opb_bits_end_is_acc_addr 2951:2951
reg full_entries_12_bits_opb_bits_end_data 2965:2952
reg full_entries_12_bits_opb_bits_wraps_around 2966:2966
reg full_entries_12_bits_issued 2967:2967
reg full_entries_12_bits_complete_on_issue 2968:2968
reg full_entries_12_bits_cmd_inst_funct 2975:2969
reg full_entries_12_bits_cmd_rs1 3039:2976
reg full_entries_12_bits_cmd_rs2 3103:3040
reg full_entries_12_bits_cmd_status_debug 3104:3104
reg full_entries_12_bits_cmd_status_dprv 3106:3105
reg full_entries_12_bits_cmd_status_mxr 3107:3107
reg full_entries_12_bits_cmd_status_sum 3108:3108
reg full_entries_12_bits_deps_0 3109:3109
reg full_entries_12_bits_deps_1 3110:3110
reg full_entries_12_bits_deps_2 3111:3111
reg full_entries_12_bits_deps_3 3112:3112
reg full_entries_12_bits_deps_4 3113:3113
reg full_entries_12_bits_deps_5 3114:3114
reg full_entries_12_bits_deps_6 3115:3115
reg full_entries_12_bits_deps_7 3116:3116
reg full_entries_12_bits_deps_8 3117:3117
reg full_entries_12_bits_deps_9 3118:3118
reg full_entries_12_bits_deps_10 3119:3119
reg full_entries_12_bits_deps_11 3120:3120
reg full_entries_12_bits_deps_12 3121:3121
reg full_entries_12_bits_deps_13 3122:3122
reg full_entries_12_bits_deps_14 3123:3123
reg full_entries_12_bits_deps_15 3124:3124
reg full_entries_12_bits_deps_16 3125:3125
reg full_entries_12_bits_deps_17 3126:3126
reg full_entries_12_bits_deps_18 3127:3127
reg full_entries_12_bits_deps_19 3128:3128
reg full_entries_12_bits_deps_20 3129:3129
reg full_entries_12_bits_deps_21 3130:3130
reg full_entries_12_bits_deps_22 3131:3131
reg full_entries_12_bits_deps_23 3132:3132
reg full_entries_13_valid 3133:3133
reg full_entries_13_bits_q 3135:3134
reg full_entries_13_bits_is_config 3136:3136
reg full_entries_13_bits_opa_valid 3137:3137
reg full_entries_13_bits_opa_bits_start_is_acc_addr 3138:3138
reg full_entries_13_bits_opa_bits_start_accumulate 3139:3139
reg full_entries_13_bits_opa_bits_start_read_full_acc_row 3140:3140
reg full_entries_13_bits_opa_bits_start_garbage_bit 3141:3141
reg full_entries_13_bits_opa_bits_start_data 3155:3142
reg full_entries_13_bits_opa_bits_end_is_acc_addr 3156:3156
reg full_entries_13_bits_opa_bits_end_data 3170:3157
reg full_entries_13_bits_opa_bits_wraps_around 3171:3171
reg full_entries_13_bits_opa_is_dst 3172:3172
reg full_entries_13_bits_opb_valid 3173:3173
reg full_entries_13_bits_opb_bits_start_is_acc_addr 3174:3174
reg full_entries_13_bits_opb_bits_start_accumulate 3175:3175
reg full_entries_13_bits_opb_bits_start_read_full_acc_row 3176:3176
reg full_entries_13_bits_opb_bits_start_garbage_bit 3177:3177
reg full_entries_13_bits_opb_bits_start_data 3191:3178
reg full_entries_13_bits_opb_bits_end_is_acc_addr 3192:3192
reg full_entries_13_bits_opb_bits_end_data 3206:3193
reg full_entries_13_bits_opb_bits_wraps_around 3207:3207
reg full_entries_13_bits_issued 3208:3208
reg full_entries_13_bits_complete_on_issue 3209:3209
reg full_entries_13_bits_cmd_inst_funct 3216:3210
reg full_entries_13_bits_cmd_rs1 3280:3217
reg full_entries_13_bits_cmd_rs2 3344:3281
reg full_entries_13_bits_cmd_status_debug 3345:3345
reg full_entries_13_bits_cmd_status_dprv 3347:3346
reg full_entries_13_bits_cmd_status_mxr 3348:3348
reg full_entries_13_bits_cmd_status_sum 3349:3349
reg full_entries_13_bits_deps_0 3350:3350
reg full_entries_13_bits_deps_1 3351:3351
reg full_entries_13_bits_deps_2 3352:3352
reg full_entries_13_bits_deps_3 3353:3353
reg full_entries_13_bits_deps_4 3354:3354
reg full_entries_13_bits_deps_5 3355:3355
reg full_entries_13_bits_deps_6 3356:3356
reg full_entries_13_bits_deps_7 3357:3357
reg full_entries_13_bits_deps_8 3358:3358
reg full_entries_13_bits_deps_9 3359:3359
reg full_entries_13_bits_deps_10 3360:3360
reg full_entries_13_bits_deps_11 3361:3361
reg full_entries_13_bits_deps_12 3362:3362
reg full_entries_13_bits_deps_13 3363:3363
reg full_entries_13_bits_deps_14 3364:3364
reg full_entries_13_bits_deps_15 3365:3365
reg full_entries_13_bits_deps_16 3366:3366
reg full_entries_13_bits_deps_17 3367:3367
reg full_entries_13_bits_deps_18 3368:3368
reg full_entries_13_bits_deps_19 3369:3369
reg full_entries_13_bits_deps_20 3370:3370
reg full_entries_13_bits_deps_21 3371:3371
reg full_entries_13_bits_deps_22 3372:3372
reg full_entries_13_bits_deps_23 3373:3373
reg full_entries_14_valid 3374:3374
reg full_entries_14_bits_q 3376:3375
reg full_entries_14_bits_is_config 3377:3377
reg full_entries_14_bits_opa_valid 3378:3378
reg full_entries_14_bits_opa_bits_start_is_acc_addr 3379:3379
reg full_entries_14_bits_opa_bits_start_accumulate 3380:3380
reg full_entries_14_bits_opa_bits_start_read_full_acc_row 3381:3381
reg full_entries_14_bits_opa_bits_start_garbage_bit 3382:3382
reg full_entries_14_bits_opa_bits_start_data 3396:3383
reg full_entries_14_bits_opa_bits_end_is_acc_addr 3397:3397
reg full_entries_14_bits_opa_bits_end_data 3411:3398
reg full_entries_14_bits_opa_bits_wraps_around 3412:3412
reg full_entries_14_bits_opa_is_dst 3413:3413
reg full_entries_14_bits_opb_valid 3414:3414
reg full_entries_14_bits_opb_bits_start_is_acc_addr 3415:3415
reg full_entries_14_bits_opb_bits_start_accumulate 3416:3416
reg full_entries_14_bits_opb_bits_start_read_full_acc_row 3417:3417
reg full_entries_14_bits_opb_bits_start_garbage_bit 3418:3418
reg full_entries_14_bits_opb_bits_start_data 3432:3419
reg full_entries_14_bits_opb_bits_end_is_acc_addr 3433:3433
reg full_entries_14_bits_opb_bits_end_data 3447:3434
reg full_entries_14_bits_opb_bits_wraps_around 3448:3448
reg full_entries_14_bits_issued 3449:3449
reg full_entries_14_bits_complete_on_issue 3450:3450
reg full_entries_14_bits_cmd_inst_funct 3457:3451
reg full_entries_14_bits_cmd_rs1 3521:3458
reg full_entries_14_bits_cmd_rs2 3585:3522
reg full_entries_14_bits_cmd_status_debug 3586:3586
reg full_entries_14_bits_cmd_status_dprv 3588:3587
reg full_entries_14_bits_cmd_status_mxr 3589:3589
reg full_entries_14_bits_cmd_status_sum 3590:3590
reg full_entries_14_bits_deps_0 3591:3591
reg full_entries_14_bits_deps_1 3592:3592
reg full_entries_14_bits_deps_2 3593:3593
reg full_entries_14_bits_deps_3 3594:3594
reg full_entries_14_bits_deps_4 3595:3595
reg full_entries_14_bits_deps_5 3596:3596
reg full_entries_14_bits_deps_6 3597:3597
reg full_entries_14_bits_deps_7 3598:3598
reg full_entries_14_bits_deps_8 3599:3599
reg full_entries_14_bits_deps_9 3600:3600
reg full_entries_14_bits_deps_10 3601:3601
reg full_entries_14_bits_deps_11 3602:3602
reg full_entries_14_bits_deps_12 3603:3603
reg full_entries_14_bits_deps_13 3604:3604
reg full_entries_14_bits_deps_14 3605:3605
reg full_entries_14_bits_deps_15 3606:3606
reg full_entries_14_bits_deps_16 3607:3607
reg full_entries_14_bits_deps_17 3608:3608
reg full_entries_14_bits_deps_18 3609:3609
reg full_entries_14_bits_deps_19 3610:3610
reg full_entries_14_bits_deps_20 3611:3611
reg full_entries_14_bits_deps_21 3612:3612
reg full_entries_14_bits_deps_22 3613:3613
reg full_entries_14_bits_deps_23 3614:3614
reg full_entries_15_valid 3615:3615
reg full_entries_15_bits_q 3617:3616
reg full_entries_15_bits_is_config 3618:3618
reg full_entries_15_bits_opa_valid 3619:3619
reg full_entries_15_bits_opa_bits_start_is_acc_addr 3620:3620
reg full_entries_15_bits_opa_bits_start_accumulate 3621:3621
reg full_entries_15_bits_opa_bits_start_read_full_acc_row 3622:3622
reg full_entries_15_bits_opa_bits_start_garbage_bit 3623:3623
reg full_entries_15_bits_opa_bits_start_data 3637:3624
reg full_entries_15_bits_opa_bits_end_is_acc_addr 3638:3638
reg full_entries_15_bits_opa_bits_end_data 3652:3639
reg full_entries_15_bits_opa_bits_wraps_around 3653:3653
reg full_entries_15_bits_opa_is_dst 3654:3654
reg full_entries_15_bits_opb_valid 3655:3655
reg full_entries_15_bits_opb_bits_start_is_acc_addr 3656:3656
reg full_entries_15_bits_opb_bits_start_accumulate 3657:3657
reg full_entries_15_bits_opb_bits_start_read_full_acc_row 3658:3658
reg full_entries_15_bits_opb_bits_start_garbage_bit 3659:3659
reg full_entries_15_bits_opb_bits_start_data 3673:3660
reg full_entries_15_bits_opb_bits_end_is_acc_addr 3674:3674
reg full_entries_15_bits_opb_bits_end_data 3688:3675
reg full_entries_15_bits_opb_bits_wraps_around 3689:3689
reg full_entries_15_bits_issued 3690:3690
reg full_entries_15_bits_complete_on_issue 3691:3691
reg full_entries_15_bits_cmd_inst_funct 3698:3692
reg full_entries_15_bits_cmd_rs1 3762:3699
reg full_entries_15_bits_cmd_rs2 3826:3763
reg full_entries_15_bits_cmd_status_debug 3827:3827
reg full_entries_15_bits_cmd_status_dprv 3829:3828
reg full_entries_15_bits_cmd_status_mxr 3830:3830
reg full_entries_15_bits_cmd_status_sum 3831:3831
reg full_entries_15_bits_deps_0 3832:3832
reg full_entries_15_bits_deps_1 3833:3833
reg full_entries_15_bits_deps_2 3834:3834
reg full_entries_15_bits_deps_3 3835:3835
reg full_entries_15_bits_deps_4 3836:3836
reg full_entries_15_bits_deps_5 3837:3837
reg full_entries_15_bits_deps_6 3838:3838
reg full_entries_15_bits_deps_7 3839:3839
reg full_entries_15_bits_deps_8 3840:3840
reg full_entries_15_bits_deps_9 3841:3841
reg full_entries_15_bits_deps_10 3842:3842
reg full_entries_15_bits_deps_11 3843:3843
reg full_entries_15_bits_deps_12 3844:3844
reg full_entries_15_bits_deps_13 3845:3845
reg full_entries_15_bits_deps_14 3846:3846
reg full_entries_15_bits_deps_15 3847:3847
reg full_entries_15_bits_deps_16 3848:3848
reg full_entries_15_bits_deps_17 3849:3849
reg full_entries_15_bits_deps_18 3850:3850
reg full_entries_15_bits_deps_19 3851:3851
reg full_entries_15_bits_deps_20 3852:3852
reg full_entries_15_bits_deps_21 3853:3853
reg full_entries_15_bits_deps_22 3854:3854
reg full_entries_15_bits_deps_23 3855:3855
reg partial_entries_0_valid 3856:3856
reg partial_entries_0_bits_q 3858:3857
reg partial_entries_0_bits_is_config 3859:3859
reg partial_entries_0_bits_opa_valid 3860:3860
reg partial_entries_0_bits_opa_bits_start_is_acc_addr 3861:3861
reg partial_entries_0_bits_opa_bits_start_accumulate 3862:3862
reg partial_entries_0_bits_opa_bits_start_read_full_acc_row 3863:3863
reg partial_entries_0_bits_opa_bits_start_garbage_bit 3864:3864
reg partial_entries_0_bits_opa_bits_start_data 3878:3865
reg partial_entries_0_bits_opa_bits_end_is_acc_addr 3879:3879
reg partial_entries_0_bits_opa_bits_end_data 3893:3880
reg partial_entries_0_bits_opa_bits_wraps_around 3894:3894
reg partial_entries_0_bits_opa_is_dst 3895:3895
reg partial_entries_0_bits_opb_valid 3896:3896
reg partial_entries_0_bits_opb_bits_start_is_acc_addr 3897:3897
reg partial_entries_0_bits_opb_bits_start_accumulate 3898:3898
reg partial_entries_0_bits_opb_bits_start_read_full_acc_row 3899:3899
reg partial_entries_0_bits_opb_bits_start_garbage_bit 3900:3900
reg partial_entries_0_bits_opb_bits_start_data 3914:3901
reg partial_entries_0_bits_opb_bits_end_is_acc_addr 3915:3915
reg partial_entries_0_bits_opb_bits_end_data 3929:3916
reg partial_entries_0_bits_opb_bits_wraps_around 3930:3930
reg partial_entries_0_bits_issued 3931:3931
reg partial_entries_0_bits_complete_on_issue 3932:3932
reg partial_entries_0_bits_cmd_inst_funct 3939:3933
reg partial_entries_0_bits_cmd_rs1 4003:3940
reg partial_entries_0_bits_cmd_rs2 4067:4004
reg partial_entries_0_bits_cmd_status_debug 4068:4068
reg partial_entries_0_bits_cmd_status_dprv 4070:4069
reg partial_entries_0_bits_cmd_status_mxr 4071:4071
reg partial_entries_0_bits_cmd_status_sum 4072:4072
reg partial_entries_0_bits_deps_0 4073:4073
reg partial_entries_0_bits_deps_1 4074:4074
reg partial_entries_0_bits_deps_2 4075:4075
reg partial_entries_0_bits_deps_3 4076:4076
reg partial_entries_0_bits_deps_4 4077:4077
reg partial_entries_0_bits_deps_5 4078:4078
reg partial_entries_0_bits_deps_6 4079:4079
reg partial_entries_0_bits_deps_7 4080:4080
reg partial_entries_0_bits_deps_8 4081:4081
reg partial_entries_0_bits_deps_9 4082:4082
reg partial_entries_0_bits_deps_10 4083:4083
reg partial_entries_0_bits_deps_11 4084:4084
reg partial_entries_0_bits_deps_12 4085:4085
reg partial_entries_0_bits_deps_13 4086:4086
reg partial_entries_0_bits_deps_14 4087:4087
reg partial_entries_0_bits_deps_15 4088:4088
reg partial_entries_0_bits_deps_16 4089:4089
reg partial_entries_0_bits_deps_17 4090:4090
reg partial_entries_0_bits_deps_18 4091:4091
reg partial_entries_0_bits_deps_19 4092:4092
reg partial_entries_0_bits_deps_20 4093:4093
reg partial_entries_0_bits_deps_21 4094:4094
reg partial_entries_0_bits_deps_22 4095:4095
reg partial_entries_0_bits_deps_23 4096:4096
reg partial_entries_1_valid 4097:4097
reg partial_entries_1_bits_q 4099:4098
reg partial_entries_1_bits_is_config 4100:4100
reg partial_entries_1_bits_opa_valid 4101:4101
reg partial_entries_1_bits_opa_bits_start_is_acc_addr 4102:4102
reg partial_entries_1_bits_opa_bits_start_accumulate 4103:4103
reg partial_entries_1_bits_opa_bits_start_read_full_acc_row 4104:4104
reg partial_entries_1_bits_opa_bits_start_garbage_bit 4105:4105
reg partial_entries_1_bits_opa_bits_start_data 4119:4106
reg partial_entries_1_bits_opa_bits_end_is_acc_addr 4120:4120
reg partial_entries_1_bits_opa_bits_end_data 4134:4121
reg partial_entries_1_bits_opa_bits_wraps_around 4135:4135
reg partial_entries_1_bits_opa_is_dst 4136:4136
reg partial_entries_1_bits_opb_valid 4137:4137
reg partial_entries_1_bits_opb_bits_start_is_acc_addr 4138:4138
reg partial_entries_1_bits_opb_bits_start_accumulate 4139:4139
reg partial_entries_1_bits_opb_bits_start_read_full_acc_row 4140:4140
reg partial_entries_1_bits_opb_bits_start_garbage_bit 4141:4141
reg partial_entries_1_bits_opb_bits_start_data 4155:4142
reg partial_entries_1_bits_opb_bits_end_is_acc_addr 4156:4156
reg partial_entries_1_bits_opb_bits_end_data 4170:4157
reg partial_entries_1_bits_opb_bits_wraps_around 4171:4171
reg partial_entries_1_bits_issued 4172:4172
reg partial_entries_1_bits_complete_on_issue 4173:4173
reg partial_entries_1_bits_cmd_inst_funct 4180:4174
reg partial_entries_1_bits_cmd_rs1 4244:4181
reg partial_entries_1_bits_cmd_rs2 4308:4245
reg partial_entries_1_bits_cmd_status_debug 4309:4309
reg partial_entries_1_bits_cmd_status_dprv 4311:4310
reg partial_entries_1_bits_cmd_status_mxr 4312:4312
reg partial_entries_1_bits_cmd_status_sum 4313:4313
reg partial_entries_1_bits_deps_0 4314:4314
reg partial_entries_1_bits_deps_1 4315:4315
reg partial_entries_1_bits_deps_2 4316:4316
reg partial_entries_1_bits_deps_3 4317:4317
reg partial_entries_1_bits_deps_4 4318:4318
reg partial_entries_1_bits_deps_5 4319:4319
reg partial_entries_1_bits_deps_6 4320:4320
reg partial_entries_1_bits_deps_7 4321:4321
reg partial_entries_1_bits_deps_8 4322:4322
reg partial_entries_1_bits_deps_9 4323:4323
reg partial_entries_1_bits_deps_10 4324:4324
reg partial_entries_1_bits_deps_11 4325:4325
reg partial_entries_1_bits_deps_12 4326:4326
reg partial_entries_1_bits_deps_13 4327:4327
reg partial_entries_1_bits_deps_14 4328:4328
reg partial_entries_1_bits_deps_15 4329:4329
reg partial_entries_1_bits_deps_16 4330:4330
reg partial_entries_1_bits_deps_17 4331:4331
reg partial_entries_1_bits_deps_18 4332:4332
reg partial_entries_1_bits_deps_19 4333:4333
reg partial_entries_1_bits_deps_20 4334:4334
reg partial_entries_1_bits_deps_21 4335:4335
reg partial_entries_1_bits_deps_22 4336:4336
reg partial_entries_1_bits_deps_23 4337:4337
reg partial_entries_2_valid 4338:4338
reg partial_entries_2_bits_q 4340:4339
reg partial_entries_2_bits_is_config 4341:4341
reg partial_entries_2_bits_opa_valid 4342:4342
reg partial_entries_2_bits_opa_bits_start_is_acc_addr 4343:4343
reg partial_entries_2_bits_opa_bits_start_accumulate 4344:4344
reg partial_entries_2_bits_opa_bits_start_read_full_acc_row 4345:4345
reg partial_entries_2_bits_opa_bits_start_garbage_bit 4346:4346
reg partial_entries_2_bits_opa_bits_start_data 4360:4347
reg partial_entries_2_bits_opa_bits_end_is_acc_addr 4361:4361
reg partial_entries_2_bits_opa_bits_end_data 4375:4362
reg partial_entries_2_bits_opa_bits_wraps_around 4376:4376
reg partial_entries_2_bits_opa_is_dst 4377:4377
reg partial_entries_2_bits_opb_valid 4378:4378
reg partial_entries_2_bits_opb_bits_start_is_acc_addr 4379:4379
reg partial_entries_2_bits_opb_bits_start_accumulate 4380:4380
reg partial_entries_2_bits_opb_bits_start_read_full_acc_row 4381:4381
reg partial_entries_2_bits_opb_bits_start_garbage_bit 4382:4382
reg partial_entries_2_bits_opb_bits_start_data 4396:4383
reg partial_entries_2_bits_opb_bits_end_is_acc_addr 4397:4397
reg partial_entries_2_bits_opb_bits_end_data 4411:4398
reg partial_entries_2_bits_opb_bits_wraps_around 4412:4412
reg partial_entries_2_bits_issued 4413:4413
reg partial_entries_2_bits_complete_on_issue 4414:4414
reg partial_entries_2_bits_cmd_inst_funct 4421:4415
reg partial_entries_2_bits_cmd_rs1 4485:4422
reg partial_entries_2_bits_cmd_rs2 4549:4486
reg partial_entries_2_bits_cmd_status_debug 4550:4550
reg partial_entries_2_bits_cmd_status_dprv 4552:4551
reg partial_entries_2_bits_cmd_status_mxr 4553:4553
reg partial_entries_2_bits_cmd_status_sum 4554:4554
reg partial_entries_2_bits_deps_0 4555:4555
reg partial_entries_2_bits_deps_1 4556:4556
reg partial_entries_2_bits_deps_2 4557:4557
reg partial_entries_2_bits_deps_3 4558:4558
reg partial_entries_2_bits_deps_4 4559:4559
reg partial_entries_2_bits_deps_5 4560:4560
reg partial_entries_2_bits_deps_6 4561:4561
reg partial_entries_2_bits_deps_7 4562:4562
reg partial_entries_2_bits_deps_8 4563:4563
reg partial_entries_2_bits_deps_9 4564:4564
reg partial_entries_2_bits_deps_10 4565:4565
reg partial_entries_2_bits_deps_11 4566:4566
reg partial_entries_2_bits_deps_12 4567:4567
reg partial_entries_2_bits_deps_13 4568:4568
reg partial_entries_2_bits_deps_14 4569:4569
reg partial_entries_2_bits_deps_15 4570:4570
reg partial_entries_2_bits_deps_16 4571:4571
reg partial_entries_2_bits_deps_17 4572:4572
reg partial_entries_2_bits_deps_18 4573:4573
reg partial_entries_2_bits_deps_19 4574:4574
reg partial_entries_2_bits_deps_20 4575:4575
reg partial_entries_2_bits_deps_21 4576:4576
reg partial_entries_2_bits_deps_22 4577:4577
reg partial_entries_2_bits_deps_23 4578:4578
reg partial_entries_3_valid 4579:4579
reg partial_entries_3_bits_q 4581:4580
reg partial_entries_3_bits_is_config 4582:4582
reg partial_entries_3_bits_opa_valid 4583:4583
reg partial_entries_3_bits_opa_bits_start_is_acc_addr 4584:4584
reg partial_entries_3_bits_opa_bits_start_accumulate 4585:4585
reg partial_entries_3_bits_opa_bits_start_read_full_acc_row 4586:4586
reg partial_entries_3_bits_opa_bits_start_garbage_bit 4587:4587
reg partial_entries_3_bits_opa_bits_start_data 4601:4588
reg partial_entries_3_bits_opa_bits_end_is_acc_addr 4602:4602
reg partial_entries_3_bits_opa_bits_end_data 4616:4603
reg partial_entries_3_bits_opa_bits_wraps_around 4617:4617
reg partial_entries_3_bits_opa_is_dst 4618:4618
reg partial_entries_3_bits_opb_valid 4619:4619
reg partial_entries_3_bits_opb_bits_start_is_acc_addr 4620:4620
reg partial_entries_3_bits_opb_bits_start_accumulate 4621:4621
reg partial_entries_3_bits_opb_bits_start_read_full_acc_row 4622:4622
reg partial_entries_3_bits_opb_bits_start_garbage_bit 4623:4623
reg partial_entries_3_bits_opb_bits_start_data 4637:4624
reg partial_entries_3_bits_opb_bits_end_is_acc_addr 4638:4638
reg partial_entries_3_bits_opb_bits_end_data 4652:4639
reg partial_entries_3_bits_opb_bits_wraps_around 4653:4653
reg partial_entries_3_bits_issued 4654:4654
reg partial_entries_3_bits_complete_on_issue 4655:4655
reg partial_entries_3_bits_cmd_inst_funct 4662:4656
reg partial_entries_3_bits_cmd_rs1 4726:4663
reg partial_entries_3_bits_cmd_rs2 4790:4727
reg partial_entries_3_bits_cmd_status_debug 4791:4791
reg partial_entries_3_bits_cmd_status_dprv 4793:4792
reg partial_entries_3_bits_cmd_status_mxr 4794:4794
reg partial_entries_3_bits_cmd_status_sum 4795:4795
reg partial_entries_3_bits_deps_0 4796:4796
reg partial_entries_3_bits_deps_1 4797:4797
reg partial_entries_3_bits_deps_2 4798:4798
reg partial_entries_3_bits_deps_3 4799:4799
reg partial_entries_3_bits_deps_4 4800:4800
reg partial_entries_3_bits_deps_5 4801:4801
reg partial_entries_3_bits_deps_6 4802:4802
reg partial_entries_3_bits_deps_7 4803:4803
reg partial_entries_3_bits_deps_8 4804:4804
reg partial_entries_3_bits_deps_9 4805:4805
reg partial_entries_3_bits_deps_10 4806:4806
reg partial_entries_3_bits_deps_11 4807:4807
reg partial_entries_3_bits_deps_12 4808:4808
reg partial_entries_3_bits_deps_13 4809:4809
reg partial_entries_3_bits_deps_14 4810:4810
reg partial_entries_3_bits_deps_15 4811:4811
reg partial_entries_3_bits_deps_16 4812:4812
reg partial_entries_3_bits_deps_17 4813:4813
reg partial_entries_3_bits_deps_18 4814:4814
reg partial_entries_3_bits_deps_19 4815:4815
reg partial_entries_3_bits_deps_20 4816:4816
reg partial_entries_3_bits_deps_21 4817:4817
reg partial_entries_3_bits_deps_22 4818:4818
reg partial_entries_3_bits_deps_23 4819:4819
reg partial_entries_4_valid 4820:4820
reg partial_entries_4_bits_q 4822:4821
reg partial_entries_4_bits_is_config 4823:4823
reg partial_entries_4_bits_opa_valid 4824:4824
reg partial_entries_4_bits_opa_bits_start_is_acc_addr 4825:4825
reg partial_entries_4_bits_opa_bits_start_accumulate 4826:4826
reg partial_entries_4_bits_opa_bits_start_read_full_acc_row 4827:4827
reg partial_entries_4_bits_opa_bits_start_garbage_bit 4828:4828
reg partial_entries_4_bits_opa_bits_start_data 4842:4829
reg partial_entries_4_bits_opa_bits_end_is_acc_addr 4843:4843
reg partial_entries_4_bits_opa_bits_end_data 4857:4844
reg partial_entries_4_bits_opa_bits_wraps_around 4858:4858
reg partial_entries_4_bits_opa_is_dst 4859:4859
reg partial_entries_4_bits_opb_valid 4860:4860
reg partial_entries_4_bits_opb_bits_start_is_acc_addr 4861:4861
reg partial_entries_4_bits_opb_bits_start_accumulate 4862:4862
reg partial_entries_4_bits_opb_bits_start_read_full_acc_row 4863:4863
reg partial_entries_4_bits_opb_bits_start_garbage_bit 4864:4864
reg partial_entries_4_bits_opb_bits_start_data 4878:4865
reg partial_entries_4_bits_opb_bits_end_is_acc_addr 4879:4879
reg partial_entries_4_bits_opb_bits_end_data 4893:4880
reg partial_entries_4_bits_opb_bits_wraps_around 4894:4894
reg partial_entries_4_bits_issued 4895:4895
reg partial_entries_4_bits_complete_on_issue 4896:4896
reg partial_entries_4_bits_cmd_inst_funct 4903:4897
reg partial_entries_4_bits_cmd_rs1 4967:4904
reg partial_entries_4_bits_cmd_rs2 5031:4968
reg partial_entries_4_bits_cmd_status_debug 5032:5032
reg partial_entries_4_bits_cmd_status_dprv 5034:5033
reg partial_entries_4_bits_cmd_status_mxr 5035:5035
reg partial_entries_4_bits_cmd_status_sum 5036:5036
reg partial_entries_4_bits_deps_0 5037:5037
reg partial_entries_4_bits_deps_1 5038:5038
reg partial_entries_4_bits_deps_2 5039:5039
reg partial_entries_4_bits_deps_3 5040:5040
reg partial_entries_4_bits_deps_4 5041:5041
reg partial_entries_4_bits_deps_5 5042:5042
reg partial_entries_4_bits_deps_6 5043:5043
reg partial_entries_4_bits_deps_7 5044:5044
reg partial_entries_4_bits_deps_8 5045:5045
reg partial_entries_4_bits_deps_9 5046:5046
reg partial_entries_4_bits_deps_10 5047:5047
reg partial_entries_4_bits_deps_11 5048:5048
reg partial_entries_4_bits_deps_12 5049:5049
reg partial_entries_4_bits_deps_13 5050:5050
reg partial_entries_4_bits_deps_14 5051:5051
reg partial_entries_4_bits_deps_15 5052:5052
reg partial_entries_4_bits_deps_16 5053:5053
reg partial_entries_4_bits_deps_17 5054:5054
reg partial_entries_4_bits_deps_18 5055:5055
reg partial_entries_4_bits_deps_19 5056:5056
reg partial_entries_4_bits_deps_20 5057:5057
reg partial_entries_4_bits_deps_21 5058:5058
reg partial_entries_4_bits_deps_22 5059:5059
reg partial_entries_4_bits_deps_23 5060:5060
reg partial_entries_5_valid 5061:5061
reg partial_entries_5_bits_q 5063:5062
reg partial_entries_5_bits_is_config 5064:5064
reg partial_entries_5_bits_opa_valid 5065:5065
reg partial_entries_5_bits_opa_bits_start_is_acc_addr 5066:5066
reg partial_entries_5_bits_opa_bits_start_accumulate 5067:5067
reg partial_entries_5_bits_opa_bits_start_read_full_acc_row 5068:5068
reg partial_entries_5_bits_opa_bits_start_garbage_bit 5069:5069
reg partial_entries_5_bits_opa_bits_start_data 5083:5070
reg partial_entries_5_bits_opa_bits_end_is_acc_addr 5084:5084
reg partial_entries_5_bits_opa_bits_end_data 5098:5085
reg partial_entries_5_bits_opa_bits_wraps_around 5099:5099
reg partial_entries_5_bits_opa_is_dst 5100:5100
reg partial_entries_5_bits_opb_valid 5101:5101
reg partial_entries_5_bits_opb_bits_start_is_acc_addr 5102:5102
reg partial_entries_5_bits_opb_bits_start_accumulate 5103:5103
reg partial_entries_5_bits_opb_bits_start_read_full_acc_row 5104:5104
reg partial_entries_5_bits_opb_bits_start_garbage_bit 5105:5105
reg partial_entries_5_bits_opb_bits_start_data 5119:5106
reg partial_entries_5_bits_opb_bits_end_is_acc_addr 5120:5120
reg partial_entries_5_bits_opb_bits_end_data 5134:5121
reg partial_entries_5_bits_opb_bits_wraps_around 5135:5135
reg partial_entries_5_bits_issued 5136:5136
reg partial_entries_5_bits_complete_on_issue 5137:5137
reg partial_entries_5_bits_cmd_inst_funct 5144:5138
reg partial_entries_5_bits_cmd_rs1 5208:5145
reg partial_entries_5_bits_cmd_rs2 5272:5209
reg partial_entries_5_bits_cmd_status_debug 5273:5273
reg partial_entries_5_bits_cmd_status_dprv 5275:5274
reg partial_entries_5_bits_cmd_status_mxr 5276:5276
reg partial_entries_5_bits_cmd_status_sum 5277:5277
reg partial_entries_5_bits_deps_0 5278:5278
reg partial_entries_5_bits_deps_1 5279:5279
reg partial_entries_5_bits_deps_2 5280:5280
reg partial_entries_5_bits_deps_3 5281:5281
reg partial_entries_5_bits_deps_4 5282:5282
reg partial_entries_5_bits_deps_5 5283:5283
reg partial_entries_5_bits_deps_6 5284:5284
reg partial_entries_5_bits_deps_7 5285:5285
reg partial_entries_5_bits_deps_8 5286:5286
reg partial_entries_5_bits_deps_9 5287:5287
reg partial_entries_5_bits_deps_10 5288:5288
reg partial_entries_5_bits_deps_11 5289:5289
reg partial_entries_5_bits_deps_12 5290:5290
reg partial_entries_5_bits_deps_13 5291:5291
reg partial_entries_5_bits_deps_14 5292:5292
reg partial_entries_5_bits_deps_15 5293:5293
reg partial_entries_5_bits_deps_16 5294:5294
reg partial_entries_5_bits_deps_17 5295:5295
reg partial_entries_5_bits_deps_18 5296:5296
reg partial_entries_5_bits_deps_19 5297:5297
reg partial_entries_5_bits_deps_20 5298:5298
reg partial_entries_5_bits_deps_21 5299:5299
reg partial_entries_5_bits_deps_22 5300:5300
reg partial_entries_5_bits_deps_23 5301:5301
reg partial_entries_6_valid 5302:5302
reg partial_entries_6_bits_q 5304:5303
reg partial_entries_6_bits_is_config 5305:5305
reg partial_entries_6_bits_opa_valid 5306:5306
reg partial_entries_6_bits_opa_bits_start_is_acc_addr 5307:5307
reg partial_entries_6_bits_opa_bits_start_accumulate 5308:5308
reg partial_entries_6_bits_opa_bits_start_read_full_acc_row 5309:5309
reg partial_entries_6_bits_opa_bits_start_garbage_bit 5310:5310
reg partial_entries_6_bits_opa_bits_start_data 5324:5311
reg partial_entries_6_bits_opa_bits_end_is_acc_addr 5325:5325
reg partial_entries_6_bits_opa_bits_end_data 5339:5326
reg partial_entries_6_bits_opa_bits_wraps_around 5340:5340
reg partial_entries_6_bits_opa_is_dst 5341:5341
reg partial_entries_6_bits_opb_valid 5342:5342
reg partial_entries_6_bits_opb_bits_start_is_acc_addr 5343:5343
reg partial_entries_6_bits_opb_bits_start_accumulate 5344:5344
reg partial_entries_6_bits_opb_bits_start_read_full_acc_row 5345:5345
reg partial_entries_6_bits_opb_bits_start_garbage_bit 5346:5346
reg partial_entries_6_bits_opb_bits_start_data 5360:5347
reg partial_entries_6_bits_opb_bits_end_is_acc_addr 5361:5361
reg partial_entries_6_bits_opb_bits_end_data 5375:5362
reg partial_entries_6_bits_opb_bits_wraps_around 5376:5376
reg partial_entries_6_bits_issued 5377:5377
reg partial_entries_6_bits_complete_on_issue 5378:5378
reg partial_entries_6_bits_cmd_inst_funct 5385:5379
reg partial_entries_6_bits_cmd_rs1 5449:5386
reg partial_entries_6_bits_cmd_rs2 5513:5450
reg partial_entries_6_bits_cmd_status_debug 5514:5514
reg partial_entries_6_bits_cmd_status_dprv 5516:5515
reg partial_entries_6_bits_cmd_status_mxr 5517:5517
reg partial_entries_6_bits_cmd_status_sum 5518:5518
reg partial_entries_6_bits_deps_0 5519:5519
reg partial_entries_6_bits_deps_1 5520:5520
reg partial_entries_6_bits_deps_2 5521:5521
reg partial_entries_6_bits_deps_3 5522:5522
reg partial_entries_6_bits_deps_4 5523:5523
reg partial_entries_6_bits_deps_5 5524:5524
reg partial_entries_6_bits_deps_6 5525:5525
reg partial_entries_6_bits_deps_7 5526:5526
reg partial_entries_6_bits_deps_8 5527:5527
reg partial_entries_6_bits_deps_9 5528:5528
reg partial_entries_6_bits_deps_10 5529:5529
reg partial_entries_6_bits_deps_11 5530:5530
reg partial_entries_6_bits_deps_12 5531:5531
reg partial_entries_6_bits_deps_13 5532:5532
reg partial_entries_6_bits_deps_14 5533:5533
reg partial_entries_6_bits_deps_15 5534:5534
reg partial_entries_6_bits_deps_16 5535:5535
reg partial_entries_6_bits_deps_17 5536:5536
reg partial_entries_6_bits_deps_18 5537:5537
reg partial_entries_6_bits_deps_19 5538:5538
reg partial_entries_6_bits_deps_20 5539:5539
reg partial_entries_6_bits_deps_21 5540:5540
reg partial_entries_6_bits_deps_22 5541:5541
reg partial_entries_6_bits_deps_23 5542:5542
reg partial_entries_7_valid 5543:5543
reg partial_entries_7_bits_q 5545:5544
reg partial_entries_7_bits_is_config 5546:5546
reg partial_entries_7_bits_opa_valid 5547:5547
reg partial_entries_7_bits_opa_bits_start_is_acc_addr 5548:5548
reg partial_entries_7_bits_opa_bits_start_accumulate 5549:5549
reg partial_entries_7_bits_opa_bits_start_read_full_acc_row 5550:5550
reg partial_entries_7_bits_opa_bits_start_garbage_bit 5551:5551
reg partial_entries_7_bits_opa_bits_start_data 5565:5552
reg partial_entries_7_bits_opa_bits_end_is_acc_addr 5566:5566
reg partial_entries_7_bits_opa_bits_end_data 5580:5567
reg partial_entries_7_bits_opa_bits_wraps_around 5581:5581
reg partial_entries_7_bits_opa_is_dst 5582:5582
reg partial_entries_7_bits_opb_valid 5583:5583
reg partial_entries_7_bits_opb_bits_start_is_acc_addr 5584:5584
reg partial_entries_7_bits_opb_bits_start_accumulate 5585:5585
reg partial_entries_7_bits_opb_bits_start_read_full_acc_row 5586:5586
reg partial_entries_7_bits_opb_bits_start_garbage_bit 5587:5587
reg partial_entries_7_bits_opb_bits_start_data 5601:5588
reg partial_entries_7_bits_opb_bits_end_is_acc_addr 5602:5602
reg partial_entries_7_bits_opb_bits_end_data 5616:5603
reg partial_entries_7_bits_opb_bits_wraps_around 5617:5617
reg partial_entries_7_bits_issued 5618:5618
reg partial_entries_7_bits_complete_on_issue 5619:5619
reg partial_entries_7_bits_cmd_inst_funct 5626:5620
reg partial_entries_7_bits_cmd_rs1 5690:5627
reg partial_entries_7_bits_cmd_rs2 5754:5691
reg partial_entries_7_bits_cmd_status_debug 5755:5755
reg partial_entries_7_bits_cmd_status_dprv 5757:5756
reg partial_entries_7_bits_cmd_status_mxr 5758:5758
reg partial_entries_7_bits_cmd_status_sum 5759:5759
reg partial_entries_7_bits_deps_0 5760:5760
reg partial_entries_7_bits_deps_1 5761:5761
reg partial_entries_7_bits_deps_2 5762:5762
reg partial_entries_7_bits_deps_3 5763:5763
reg partial_entries_7_bits_deps_4 5764:5764
reg partial_entries_7_bits_deps_5 5765:5765
reg partial_entries_7_bits_deps_6 5766:5766
reg partial_entries_7_bits_deps_7 5767:5767
reg partial_entries_7_bits_deps_8 5768:5768
reg partial_entries_7_bits_deps_9 5769:5769
reg partial_entries_7_bits_deps_10 5770:5770
reg partial_entries_7_bits_deps_11 5771:5771
reg partial_entries_7_bits_deps_12 5772:5772
reg partial_entries_7_bits_deps_13 5773:5773
reg partial_entries_7_bits_deps_14 5774:5774
reg partial_entries_7_bits_deps_15 5775:5775
reg partial_entries_7_bits_deps_16 5776:5776
reg partial_entries_7_bits_deps_17 5777:5777
reg partial_entries_7_bits_deps_18 5778:5778
reg partial_entries_7_bits_deps_19 5779:5779
reg partial_entries_7_bits_deps_20 5780:5780
reg partial_entries_7_bits_deps_21 5781:5781
reg partial_entries_7_bits_deps_22 5782:5782
reg partial_entries_7_bits_deps_23 5783:5783
reg a_stride 5799:5784
reg c_stride 5815:5800
reg a_transpose 5816:5816
reg ld_block_strides_0 5832:5817
reg ld_block_strides_1 5848:5833
reg ld_block_strides_2 5864:5849
reg pooling_is_enabled 5865:5865
reg cycles_since_issue 5881:5866
reg value 5905:5882
--- Module: Queue_43
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: Pipeline_10
reg stages_0_cmd_inst_funct 6:0
reg stages_0_cmd_rs1 70:7
reg stages_0_dram_addr 111:71
reg stages_0_spad_addr 179:112
reg stages_0_I 195:180
reg stages_0_J 211:196
reg stages_1_cmd_inst_funct 218:212
reg stages_1_cmd_rs1 282:219
reg stages_1_dram_addr 323:283
reg stages_1_spad_addr 391:324
reg stages_1_I 407:392
reg stages_1_J 423:408
reg valids_0 424:424
reg valids_1 425:425
--- Module: LoopConvLdBias
inst_ff:Pipeline_10 command_p 425:0
reg state 427:426
reg req_inner_bounds_batches 443:428
reg req_inner_bounds_orows 459:444
reg req_inner_bounds_ocols 475:460
reg req_derived_params_ochs 491:476
reg req_derived_params_bias_spad_stride 507:492
reg req_addr_start 519:508
reg req_dram_addr 559:520
reg req_no_bias 560:560
reg req_loop_id 561:561
reg b 577:562
reg orow 593:578
reg ocol 609:594
reg och 625:610
--- Module: Pipeline_11
reg stages_0_cmd_inst_funct 6:0
reg stages_0_cmd_rs1 70:7
reg stages_0_cmd_rs2 134:71
reg stages_0_dram_addr 203:135
reg stages_0_spad_addr 254:204
reg stages_0_I 274:255
reg stages_0_K 292:275
reg stages_1_cmd_inst_funct 299:293
reg stages_1_cmd_rs1 363:300
reg stages_1_cmd_rs2 427:364
reg stages_1_dram_addr 496:428
reg stages_1_spad_addr 547:497
reg stages_1_I 567:548
reg stages_1_K 585:568
reg valids_0 586:586
reg valids_1 587:587
--- Module: LoopConvLdInput
inst_ff:Pipeline_11 command_p 587:0
reg state 589:588
reg req_outer_bounds_batch_size 605:590
reg req_outer_bounds_in_dim 621:606
reg req_outer_bounds_in_channels 637:622
reg req_inner_bounds_batches 653:638
reg req_inner_bounds_lpad 669:654
reg req_inner_bounds_rpad 685:670
reg req_inner_bounds_upad 701:686
reg req_inner_bounds_dpad 717:702
reg req_derived_params_irows 733:718
reg req_derived_params_icols 749:734
reg req_derived_params_irows_unpadded 765:750
reg req_derived_params_icols_unpadded 781:766
reg req_derived_params_ichs 797:782
reg req_derived_params_input_spad_stride 813:798
reg req_addr_start 827:814
reg req_dram_addr 867:828
reg req_downsample 868:868
reg req_input_dilated 869:869
reg req_trans_input_3120 870:870
reg req_loop_id 871:871
reg b 887:872
reg irow 903:888
reg icol 919:904
reg ich 935:920
--- Module: Pipeline_12
reg stages_0_cmd_inst_funct 6:0
reg stages_0_cmd_rs1 70:7
reg stages_0_cmd_rs2 134:71
reg stages_0_dram_addr 203:135
reg stages_0_spad_addr 267:204
reg stages_0_K 283:268
reg stages_0_J 299:284
reg stages_1_cmd_inst_funct 306:300
reg stages_1_cmd_rs1 370:307
reg stages_1_cmd_rs2 434:371
reg stages_1_dram_addr 503:435
reg stages_1_spad_addr 567:504
reg stages_1_K 583:568
reg stages_1_J 599:584
reg valids_0 600:600
reg valids_1 601:601
--- Module: LoopConvLdWeight
inst_ff:Pipeline_12 command_p 601:0
reg state 603:602
reg req_outer_bounds_in_channels 619:604
reg req_outer_bounds_out_channels 635:620
reg req_outer_bounds_kernel_dim 651:636
reg req_inner_bounds_krows 667:652
reg req_inner_bounds_kcols 683:668
reg req_inner_bounds_kchs 699:684
reg req_derived_params_ochs 715:700
reg req_derived_params_out_channels_per_bank 731:716
reg req_derived_params_in_channels_per_bank 747:732
reg req_derived_params_weight_spad_stride 763:748
reg req_addr_end 777:764
reg req_dram_addr 817:778
reg req_trans_weight_1203 818:818
reg req_trans_weight_0132 819:819
reg req_loop_id 820:820
reg och 836:821
reg krow 852:837
reg kcol 868:853
reg kch 884:869
--- Module: Pipeline_13
reg stages_0_cmd_inst_funct 6:0
reg stages_0_cmd_rs1 70:7
reg stages_0_cmd_rs2 134:71
reg stages_0_a_addr 186:135
reg stages_0_pre_addr 254:187
reg stages_0_c_addr 322:255
reg stages_0_I 339:323
reg stages_0_J 355:340
reg stages_0_K 371:356
reg stages_1_cmd_inst_funct 378:372
reg stages_1_cmd_rs1 442:379
reg stages_1_cmd_rs2 506:443
reg stages_1_a_addr 558:507
reg stages_1_pre_addr 626:559
reg stages_1_c_addr 694:627
reg stages_1_I 711:695
reg stages_1_J 727:712
reg stages_1_K 743:728
reg valids_0 744:744
reg valids_1 745:745
--- Module: LoopConvExecute
inst_ff:Pipeline_13 command_p 745:0
reg state 747:746
reg req_outer_bounds_stride 763:748
reg req_outer_bounds_kernel_dilation 779:764
reg req_inner_bounds_batches 795:780
reg req_inner_bounds_krows 811:796
reg req_inner_bounds_kcols 827:812
reg req_inner_bounds_kchs 843:828
reg req_inner_bounds_lpad 859:844
reg req_inner_bounds_upad 875:860
reg req_inner_bounds_orows 891:876
reg req_inner_bounds_ocols 907:892
reg req_derived_params_ochs 923:908
reg req_derived_params_irows 939:924
reg req_derived_params_icols 955:940
reg req_derived_params_out_channels_per_bank 971:956
reg req_derived_params_in_channels_per_bank 987:972
reg req_derived_params_input_spad_stride 1003:988
reg req_a_addr_start 1017:1004
reg req_b_addr_end 1031:1018
reg req_c_addr_start 1043:1032
reg req_wrot180 1044:1044
reg req_downsample 1045:1045
reg req_input_dilated 1046:1046
reg req_trans_weight_0132 1047:1047
reg req_trans_input_3120 1048:1048
reg req_loop_id 1049:1049
reg och 1065:1050
reg krow 1081:1066
reg kcol 1097:1082
reg kch 1113:1098
reg b 1129:1114
reg orow 1145:1130
reg ocol 1161:1146
reg new_weights 1162:1162
--- Module: Pipeline_14
reg stages_0_cmd_inst_funct 6:0
reg stages_0_cmd_rs1 70:7
reg stages_0_cmd_rs2 134:71
reg stages_0_dram_addr 204:135
reg stages_0_spad_addr 272:205
reg stages_0_pool_dram_addr 339:273
reg stages_0_pool_spad_addr 405:340
reg stages_0_channels 421:406
reg stages_0_is_pool 422:422
reg stages_0_I 438:423
reg stages_0_J 454:439
reg stages_1_cmd_inst_funct 461:455
reg stages_1_cmd_rs1 525:462
reg stages_1_cmd_rs2 589:526
reg stages_1_dram_addr 659:590
reg stages_1_spad_addr 727:660
reg stages_1_pool_dram_addr 794:728
reg stages_1_pool_spad_addr 860:795
reg stages_1_channels 876:861
reg stages_1_is_pool 877:877
reg stages_1_I 893:878
reg stages_1_J 909:894
reg valids_0 910:910
reg valids_1 911:911
--- Module: LoopConvSt
inst_ff:Pipeline_14 command_p 911:0
reg state 914:912
reg req_outer_bounds_batch_size 930:915
reg req_outer_bounds_out_channels 946:931
reg req_outer_bounds_out_dim 962:947
reg req_outer_bounds_pool_out_dim 978:963
reg req_outer_bounds_pool_size 994:979
reg req_outer_bounds_pool_stride 1010:995
reg req_inner_bounds_batches 1026:1011
reg req_inner_bounds_porows 1042:1027
reg req_inner_bounds_pocols 1058:1043
reg req_inner_bounds_plpad 1074:1059
reg req_inner_bounds_pupad 1090:1075
reg req_inner_bounds_orows 1106:1091
reg req_inner_bounds_ocols 1122:1107
reg req_derived_params_ochs 1138:1123
reg req_addr_start 1150:1139
reg req_dram_addr 1190:1151
reg req_no_pool 1191:1191
reg req_trans_output_1203 1192:1192
reg req_full_c 1193:1193
reg req_loop_id 1194:1194
reg b 1210:1195
reg orow 1226:1211
reg ocol 1242:1227
reg och 1258:1243
--- Module: Arbiter_2
--- Module: LoopConv
inst_ff:LoopConvLdBias ld_bias_ 625:0
inst_ff:LoopConvLdInput ld_input_ 1561:626
inst_ff:LoopConvLdWeight ld_weights_ 2446:1562
inst_ff:LoopConvExecute ex_ 3609:2447
inst_ff:LoopConvSt st_ 4868:3610
inst_ff:Queue_43 cmd 4871:4869
inst_macro:Queue_43 cmd 8:0
reg loops_0_outer_bounds_batch_size 4887:4872
reg loops_0_outer_bounds_in_dim 4903:4888
reg loops_0_outer_bounds_in_channels 4919:4904
reg loops_0_outer_bounds_out_channels 4935:4920
reg loops_0_outer_bounds_out_dim 4951:4936
reg loops_0_outer_bounds_pool_out_dim 4967:4952
reg loops_0_outer_bounds_stride 4983:4968
reg loops_0_outer_bounds_kernel_dim 4999:4984
reg loops_0_outer_bounds_kernel_dilation 5015:5000
reg loops_0_outer_bounds_pool_size 5031:5016
reg loops_0_outer_bounds_pool_stride 5047:5032
reg loops_0_inner_bounds_batches 5063:5048
reg loops_0_inner_bounds_porows 5079:5064
reg loops_0_inner_bounds_pocols 5095:5080
reg loops_0_inner_bounds_pochs 5111:5096
reg loops_0_inner_bounds_krows 5127:5112
reg loops_0_inner_bounds_kcols 5143:5128
reg loops_0_inner_bounds_kchs 5159:5144
reg loops_0_inner_bounds_lpad 5175:5160
reg loops_0_inner_bounds_rpad 5191:5176
reg loops_0_inner_bounds_upad 5207:5192
reg loops_0_inner_bounds_dpad 5223:5208
reg loops_0_inner_bounds_plpad 5239:5224
reg loops_0_inner_bounds_pupad 5255:5240
reg loops_0_inner_bounds_orows 5271:5256
reg loops_0_inner_bounds_ocols 5287:5272
reg loops_0_bias_dram_addr 5327:5288
reg loops_0_weights_dram_addr 5367:5328
reg loops_0_input_dram_addr 5407:5368
reg loops_0_output_dram_addr 5447:5408
reg loops_0_no_bias 5448:5448
reg loops_0_wrot180 5449:5449
reg loops_0_no_pool 5450:5450
reg loops_0_downsample 5451:5451
reg loops_0_input_dilated 5452:5452
reg loops_0_trans_output_1203 5453:5453
reg loops_0_trans_weight_1203 5454:5454
reg loops_0_trans_weight_0132 5455:5455
reg loops_0_trans_input_3120 5456:5456
reg loops_0_full_c 5457:5457
reg loops_0_configured 5458:5458
reg loops_0_running 5459:5459
reg loops_0_ld_bias_started 5460:5460
reg loops_0_ld_input_started 5461:5461
reg loops_0_ld_weights_started 5462:5462
reg loops_0_ex_started 5463:5463
reg loops_0_st_started 5464:5464
reg loops_0_ld_bias_completed 5465:5465
reg loops_0_ld_input_completed 5466:5466
reg loops_0_ld_weights_completed 5467:5467
reg loops_0_ex_completed 5468:5468
reg loops_0_st_completed 5469:5469
reg loops_1_outer_bounds_batch_size 5485:5470
reg loops_1_outer_bounds_in_dim 5501:5486
reg loops_1_outer_bounds_in_channels 5517:5502
reg loops_1_outer_bounds_out_channels 5533:5518
reg loops_1_outer_bounds_out_dim 5549:5534
reg loops_1_outer_bounds_pool_out_dim 5565:5550
reg loops_1_outer_bounds_stride 5581:5566
reg loops_1_outer_bounds_kernel_dim 5597:5582
reg loops_1_outer_bounds_kernel_dilation 5613:5598
reg loops_1_outer_bounds_pool_size 5629:5614
reg loops_1_outer_bounds_pool_stride 5645:5630
reg loops_1_inner_bounds_batches 5661:5646
reg loops_1_inner_bounds_porows 5677:5662
reg loops_1_inner_bounds_pocols 5693:5678
reg loops_1_inner_bounds_pochs 5709:5694
reg loops_1_inner_bounds_krows 5725:5710
reg loops_1_inner_bounds_kcols 5741:5726
reg loops_1_inner_bounds_kchs 5757:5742
reg loops_1_inner_bounds_lpad 5773:5758
reg loops_1_inner_bounds_rpad 5789:5774
reg loops_1_inner_bounds_upad 5805:5790
reg loops_1_inner_bounds_dpad 5821:5806
reg loops_1_inner_bounds_plpad 5837:5822
reg loops_1_inner_bounds_pupad 5853:5838
reg loops_1_inner_bounds_orows 5869:5854
reg loops_1_inner_bounds_ocols 5885:5870
reg loops_1_bias_dram_addr 5925:5886
reg loops_1_weights_dram_addr 5965:5926
reg loops_1_input_dram_addr 6005:5966
reg loops_1_output_dram_addr 6045:6006
reg loops_1_no_bias 6046:6046
reg loops_1_wrot180 6047:6047
reg loops_1_no_pool 6048:6048
reg loops_1_downsample 6049:6049
reg loops_1_input_dilated 6050:6050
reg loops_1_trans_output_1203 6051:6051
reg loops_1_trans_weight_1203 6052:6052
reg loops_1_trans_weight_0132 6053:6053
reg loops_1_trans_input_3120 6054:6054
reg loops_1_full_c 6055:6055
reg loops_1_configured 6056:6056
reg loops_1_running 6057:6057
reg loops_1_ld_bias_started 6058:6058
reg loops_1_ld_input_started 6059:6059
reg loops_1_ld_weights_started 6060:6060
reg loops_1_ex_started 6061:6061
reg loops_1_st_started 6062:6062
reg loops_1_ld_bias_completed 6063:6063
reg loops_1_ld_input_completed 6064:6064
reg loops_1_ld_weights_completed 6065:6065
reg loops_1_ex_completed 6066:6066
reg loops_1_st_completed 6067:6067
reg head_loop_id 6068:6068
reg ld_bias_addr_start 6080:6069
reg ex_c_addr_start 6092:6081
reg st_addr_start 6104:6093
--- Module: LoopMatmulLdA
reg state 0:0
reg req_max_i 16:1
reg req_max_k 32:17
reg req_pad_i 35:33
reg req_pad_k 38:36
reg req_dram_addr 78:39
reg req_dram_stride 118:79
reg req_transpose 119:119
reg req_addr_start 133:120
reg req_loop_id 134:134
reg i 150:135
reg k 166:151
--- Module: LoopMatmulLdB
reg state 0:0
reg req_max_k 16:1
reg req_max_j 32:17
reg req_pad_k 35:33
reg req_pad_j 38:36
reg req_dram_addr 78:39
reg req_dram_stride 118:79
reg req_transpose 119:119
reg req_addr_end 133:120
reg req_loop_id 134:134
reg k 150:135
reg j 166:151
--- Module: LoopMatmulLdD
reg state 0:0
reg req_max_j 16:1
reg req_max_i 32:17
reg req_pad_j 35:33
reg req_pad_i 38:36
reg req_dram_addr 78:39
reg req_dram_stride 118:79
reg req_low_d 119:119
reg req_addr_start 131:120
reg req_loop_id 132:132
reg j 148:133
reg i 164:149
--- Module: LoopMatmulExecute
reg state 1:0
reg req_max_j 17:2
reg req_max_k 33:18
reg req_max_i 49:34
reg req_pad_j 52:50
reg req_pad_k 55:53
reg req_pad_i 58:56
reg req_a_tranpose 59:59
reg req_b_tranpose 60:60
reg req_accumulate 61:61
reg req_a_addr_start 75:62
reg req_b_addr_end 89:76
reg req_c_addr_start 101:90
reg req_loop_id 102:102
reg k 118:103
reg j 134:119
reg i 150:135
--- Module: LoopMatmulStC
reg state 0:0
reg req_max_k 16:1
reg req_max_j 32:17
reg req_max_i 48:33
reg req_pad_j 51:49
reg req_pad_i 54:52
reg req_dram_addr 94:55
reg req_dram_stride 134:95
reg req_full_c 135:135
reg req_addr_start 147:136
reg req_loop_id 148:148
reg j 164:149
reg i 180:165
--- Module: WeightedArbiter
reg count 7:0
--- Module: Arbiter_3
--- Module: LoopMatmul
inst_ff:LoopMatmulLdA ldA 166:0
inst_ff:LoopMatmulLdB ldB 333:167
inst_ff:LoopMatmulLdD ldD 498:334
inst_ff:LoopMatmulExecute ex 649:499
inst_ff:LoopMatmulStC stC 830:650
inst_ff:Queue_43 cmd 833:831
inst_macro:Queue_43 cmd 8:0
inst_ff:WeightedArbiter ldab_arb 841:834
reg loops_0_max_k 857:842
reg loops_0_max_j 873:858
reg loops_0_max_i 889:874
reg loops_0_pad_k 905:890
reg loops_0_pad_j 921:906
reg loops_0_pad_i 937:922
reg loops_0_a_dram_addr 977:938
reg loops_0_b_dram_addr 1017:978
reg loops_0_d_dram_addr 1057:1018
reg loops_0_c_dram_addr 1097:1058
reg loops_0_a_dram_stride 1137:1098
reg loops_0_b_dram_stride 1177:1138
reg loops_0_d_dram_stride 1217:1178
reg loops_0_c_dram_stride 1257:1218
reg loops_0_a_transpose 1258:1258
reg loops_0_b_transpose 1259:1259
reg loops_0_low_d 1260:1260
reg loops_0_full_c 1261:1261
reg loops_0_ex_accumulate 1262:1262
reg loops_0_weightA 1270:1263
reg loops_0_configured 1271:1271
reg loops_0_running 1272:1272
reg loops_0_lda_started 1273:1273
reg loops_0_ldb_started 1274:1274
reg loops_0_ex_started 1275:1275
reg loops_0_ldd_started 1276:1276
reg loops_0_st_started 1277:1277
reg loops_0_lda_completed 1278:1278
reg loops_0_ldb_completed 1279:1279
reg loops_0_ex_completed 1280:1280
reg loops_0_ldd_completed 1281:1281
reg loops_0_st_completed 1282:1282
reg loops_1_max_k 1298:1283
reg loops_1_max_j 1314:1299
reg loops_1_max_i 1330:1315
reg loops_1_pad_k 1346:1331
reg loops_1_pad_j 1362:1347
reg loops_1_pad_i 1378:1363
reg loops_1_a_dram_addr 1418:1379
reg loops_1_b_dram_addr 1458:1419
reg loops_1_d_dram_addr 1498:1459
reg loops_1_c_dram_addr 1538:1499
reg loops_1_a_dram_stride 1578:1539
reg loops_1_b_dram_stride 1618:1579
reg loops_1_d_dram_stride 1658:1619
reg loops_1_c_dram_stride 1698:1659
reg loops_1_a_transpose 1699:1699
reg loops_1_b_transpose 1700:1700
reg loops_1_low_d 1701:1701
reg loops_1_full_c 1702:1702
reg loops_1_ex_accumulate 1703:1703
reg loops_1_weightA 1711:1704
reg loops_1_configured 1712:1712
reg loops_1_running 1713:1713
reg loops_1_lda_started 1714:1714
reg loops_1_ldb_started 1715:1715
reg loops_1_ex_started 1716:1716
reg loops_1_ldd_started 1717:1717
reg loops_1_st_started 1718:1718
reg loops_1_lda_completed 1719:1719
reg loops_1_ldb_completed 1720:1720
reg loops_1_ex_completed 1721:1721
reg loops_1_ldd_completed 1722:1722
reg loops_1_st_completed 1723:1723
reg head_loop_id 1724:1724
reg ld_d_addr_start 1736:1725
reg ex_c_addr_start 1748:1737
reg st_c_addr_start 1760:1749
--- Module: Queue_47
reg value 2:0
reg value_1 5:3
reg maybe_full 6:6
--- Module: DMACommandTracker
reg cmds_0_valid 0:0
reg cmds_0_tag_rob_id 5:1
reg cmds_0_bytes_left 15:6
reg cmds_1_valid 16:16
reg cmds_1_tag_rob_id 21:17
reg cmds_1_bytes_left 31:22
reg cmds_2_valid 32:32
reg cmds_2_tag_rob_id 37:33
reg cmds_2_bytes_left 47:38
--- Module: LoadController
inst_ff:Queue_47 cmd 6:0
inst_macro:Queue_47 cmd 7:0
inst_ff:DMACommandTracker cmd_tracker 54:7
reg control_state 56:55
reg strides_0 96:57
reg strides_1 136:97
reg strides_2 176:137
reg scales_0 208:177
reg scales_1 240:209
reg scales_2 272:241
reg shrinks_0 273:273
reg shrinks_1 274:274
reg shrinks_2 275:275
reg block_strides_0 291:276
reg block_strides_1 307:292
reg block_strides_2 323:308
reg row_counter 326:324
reg cmd_id_buf 328:327
--- Module: Queue_48
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: DMACommandTracker_1
reg cmds_0_valid 0:0
reg cmds_0_tag_rob_id 5:1
reg cmds_0_bytes_left 20:6
reg cmds_1_valid 21:21
reg cmds_1_tag_rob_id 26:22
reg cmds_1_bytes_left 41:27
reg cmds_2_valid 42:42
reg cmds_2_tag_rob_id 47:43
reg cmds_2_bytes_left 62:48
--- Module: StoreController
inst_ff:Queue_48 cmd 2:0
inst_macro:Queue_48 cmd 7:0
inst_ff:DMACommandTracker_1 cmd_tracker 65:3
reg control_state 67:66
reg stride 107:68
reg row_counter 119:108
reg block_counter 127:120
reg pool_stride 129:128
reg pool_size 131:130
reg pool_out_dim 139:132
reg pool_porows 147:140
reg pool_pocols 155:148
reg pool_orows 163:156
reg pool_ocols 171:164
reg pool_upad 173:172
reg pool_lpad 175:174
reg porow_counter 183:176
reg pocol_counter 191:184
reg wrow_counter 193:192
reg wcol_counter 195:194
reg cmd_id_buf 197:196
reg scale_params_0 245:198
reg scale_params_1 293:246
reg scale_params_2 341:294
reg scale_params_3 389:342
reg scale_params_4 437:390
reg scale_params_5 485:438
reg scale_params_6 533:486
reg scale_params_7 581:534
reg scale_enables_0 582:582
reg scale_enables_1 583:583
reg scale_enables_2 584:584
reg scale_enables_3 585:585
reg scale_enables_4 586:586
reg scale_enables_5 587:587
reg scale_enables_6 588:588
reg scale_enables_7 589:589
--- Module: MultiHeadedQueue
reg regs_0_cmd_inst_funct 6:0
reg regs_0_cmd_rs1 70:7
reg regs_0_cmd_rs2 134:71
reg regs_0_rob_id_bits 139:135
reg regs_1_cmd_inst_funct 146:140
reg regs_1_cmd_rs1 210:147
reg regs_1_cmd_rs2 274:211
reg regs_1_rob_id_bits 279:275
reg raddr 280:280
reg waddr 281:281
reg len 283:282
--- Module: TransposePreloadUnroller
inst_ff:MultiHeadedQueue q 283:0
reg state 285:284
reg b_transposed_and_ws 286:286
--- Module: MultiHeadedQueue_1
reg regs_0_cmd_inst_funct 6:0
reg regs_0_cmd_rs1 70:7
reg regs_0_cmd_rs2 134:71
reg regs_0_rob_id_valid 135:135
reg regs_0_rob_id_bits 140:136
reg regs_1_cmd_inst_funct 147:141
reg regs_1_cmd_rs1 211:148
reg regs_1_cmd_rs2 275:212
reg regs_1_rob_id_valid 276:276
reg regs_1_rob_id_bits 281:277
reg regs_2_cmd_inst_funct 288:282
reg regs_2_cmd_rs1 352:289
reg regs_2_cmd_rs2 416:353
reg regs_2_rob_id_valid 417:417
reg regs_2_rob_id_bits 422:418
reg regs_3_cmd_inst_funct 429:423
reg regs_3_cmd_rs1 493:430
reg regs_3_cmd_rs2 557:494
reg regs_3_rob_id_valid 558:558
reg regs_3_rob_id_bits 563:559
reg regs_4_cmd_inst_funct 570:564
reg regs_4_cmd_rs1 634:571
reg regs_4_cmd_rs2 698:635
reg regs_4_rob_id_valid 699:699
reg regs_4_rob_id_bits 704:700
reg regs_5_cmd_inst_funct 711:705
reg regs_5_cmd_rs1 775:712
reg regs_5_cmd_rs2 839:776
reg regs_5_rob_id_valid 840:840
reg regs_5_rob_id_bits 845:841
reg regs_6_cmd_inst_funct 852:846
reg regs_6_cmd_rs1 916:853
reg regs_6_cmd_rs2 980:917
reg regs_6_rob_id_valid 981:981
reg regs_6_rob_id_bits 986:982
reg regs_7_cmd_inst_funct 993:987
reg regs_7_cmd_rs1 1057:994
reg regs_7_cmd_rs2 1121:1058
reg regs_7_rob_id_valid 1122:1122
reg regs_7_rob_id_bits 1127:1123
reg raddr 1130:1128
reg waddr 1133:1131
reg len 1137:1134
--- Module: Queue_49
reg enq_ptr_value 0:0
reg deq_ptr_value 1:1
reg maybe_full 2:2
--- Module: PE
reg reg 7:0
--- Module: AlwaysOutTransposer
inst_ff:PE pes_0_0 7:0
inst_ff:PE pes_0_1 15:8
inst_ff:PE pes_0_2 23:16
inst_ff:PE pes_0_3 31:24
inst_ff:PE pes_0_4 39:32
inst_ff:PE pes_0_5 47:40
inst_ff:PE pes_0_6 55:48
inst_ff:PE pes_0_7 63:56
inst_ff:PE pes_1_0 71:64
inst_ff:PE pes_1_1 79:72
inst_ff:PE pes_1_2 87:80
inst_ff:PE pes_1_3 95:88
inst_ff:PE pes_1_4 103:96
inst_ff:PE pes_1_5 111:104
inst_ff:PE pes_1_6 119:112
inst_ff:PE pes_1_7 127:120
inst_ff:PE pes_2_0 135:128
inst_ff:PE pes_2_1 143:136
inst_ff:PE pes_2_2 151:144
inst_ff:PE pes_2_3 159:152
inst_ff:PE pes_2_4 167:160
inst_ff:PE pes_2_5 175:168
inst_ff:PE pes_2_6 183:176
inst_ff:PE pes_2_7 191:184
inst_ff:PE pes_3_0 199:192
inst_ff:PE pes_3_1 207:200
inst_ff:PE pes_3_2 215:208
inst_ff:PE pes_3_3 223:216
inst_ff:PE pes_3_4 231:224
inst_ff:PE pes_3_5 239:232
inst_ff:PE pes_3_6 247:240
inst_ff:PE pes_3_7 255:248
inst_ff:PE pes_4_0 263:256
inst_ff:PE pes_4_1 271:264
inst_ff:PE pes_4_2 279:272
inst_ff:PE pes_4_3 287:280
inst_ff:PE pes_4_4 295:288
inst_ff:PE pes_4_5 303:296
inst_ff:PE pes_4_6 311:304
inst_ff:PE pes_4_7 319:312
inst_ff:PE pes_5_0 327:320
inst_ff:PE pes_5_1 335:328
inst_ff:PE pes_5_2 343:336
inst_ff:PE pes_5_3 351:344
inst_ff:PE pes_5_4 359:352
inst_ff:PE pes_5_5 367:360
inst_ff:PE pes_5_6 375:368
inst_ff:PE pes_5_7 383:376
inst_ff:PE pes_6_0 391:384
inst_ff:PE pes_6_1 399:392
inst_ff:PE pes_6_2 407:400
inst_ff:PE pes_6_3 415:408
inst_ff:PE pes_6_4 423:416
inst_ff:PE pes_6_5 431:424
inst_ff:PE pes_6_6 439:432
inst_ff:PE pes_6_7 447:440
inst_ff:PE pes_7_0 455:448
inst_ff:PE pes_7_1 463:456
inst_ff:PE pes_7_2 471:464
inst_ff:PE pes_7_3 479:472
inst_ff:PE pes_7_4 487:480
inst_ff:PE pes_7_5 495:488
inst_ff:PE pes_7_6 503:496
inst_ff:PE pes_7_7 511:504
reg counter 514:512
reg dir 515:515
--- Module: PE_64
reg c1 7:0
reg c2 15:8
--- Module: Tile
inst_ff:PE_64 tile_0_0 15:0
--- Module: Mesh
inst_ff:Tile mesh_0_0 15:0
inst_ff:Tile mesh_0_1 31:16
inst_ff:Tile mesh_0_2 47:32
inst_ff:Tile mesh_0_3 63:48
inst_ff:Tile mesh_0_4 79:64
inst_ff:Tile mesh_0_5 95:80
inst_ff:Tile mesh_0_6 111:96
inst_ff:Tile mesh_0_7 127:112
inst_ff:Tile mesh_1_0 143:128
inst_ff:Tile mesh_1_1 159:144
inst_ff:Tile mesh_1_2 175:160
inst_ff:Tile mesh_1_3 191:176
inst_ff:Tile mesh_1_4 207:192
inst_ff:Tile mesh_1_5 223:208
inst_ff:Tile mesh_1_6 239:224
inst_ff:Tile mesh_1_7 255:240
inst_ff:Tile mesh_2_0 271:256
inst_ff:Tile mesh_2_1 287:272
inst_ff:Tile mesh_2_2 303:288
inst_ff:Tile mesh_2_3 319:304
inst_ff:Tile mesh_2_4 335:320
inst_ff:Tile mesh_2_5 351:336
inst_ff:Tile mesh_2_6 367:352
inst_ff:Tile mesh_2_7 383:368
inst_ff:Tile mesh_3_0 399:384
inst_ff:Tile mesh_3_1 415:400
inst_ff:Tile mesh_3_2 431:416
inst_ff:Tile mesh_3_3 447:432
inst_ff:Tile mesh_3_4 463:448
inst_ff:Tile mesh_3_5 479:464
inst_ff:Tile mesh_3_6 495:480
inst_ff:Tile mesh_3_7 511:496
inst_ff:Tile mesh_4_0 527:512
inst_ff:Tile mesh_4_1 543:528
inst_ff:Tile mesh_4_2 559:544
inst_ff:Tile mesh_4_3 575:560
inst_ff:Tile mesh_4_4 591:576
inst_ff:Tile mesh_4_5 607:592
inst_ff:Tile mesh_4_6 623:608
inst_ff:Tile mesh_4_7 639:624
inst_ff:Tile mesh_5_0 655:640
inst_ff:Tile mesh_5_1 671:656
inst_ff:Tile mesh_5_2 687:672
inst_ff:Tile mesh_5_3 703:688
inst_ff:Tile mesh_5_4 719:704
inst_ff:Tile mesh_5_5 735:720
inst_ff:Tile mesh_5_6 751:736
inst_ff:Tile mesh_5_7 767:752
inst_ff:Tile mesh_6_0 783:768
inst_ff:Tile mesh_6_1 799:784
inst_ff:Tile mesh_6_2 815:800
inst_ff:Tile mesh_6_3 831:816
inst_ff:Tile mesh_6_4 847:832
inst_ff:Tile mesh_6_5 863:848
inst_ff:Tile mesh_6_6 879:864
inst_ff:Tile mesh_6_7 895:880
inst_ff:Tile mesh_7_0 911:896
inst_ff:Tile mesh_7_1 927:912
inst_ff:Tile mesh_7_2 943:928
inst_ff:Tile mesh_7_3 959:944
inst_ff:Tile mesh_7_4 975:960
inst_ff:Tile mesh_7_5 991:976
inst_ff:Tile mesh_7_6 1007:992
inst_ff:Tile mesh_7_7 1023:1008
reg REG_0 1031:1024
reg REG_1_0 1039:1032
reg REG_2_0 1047:1040
reg REG_3_0 1055:1048
reg REG_4_0 1063:1056
reg REG_5_0 1071:1064
reg REG_6_0 1079:1072
reg REG_7_0 1087:1080
reg REG_8_0 1095:1088
reg REG_9_0 1103:1096
reg REG_10_0 1111:1104
reg REG_11_0 1119:1112
reg REG_12_0 1127:1120
reg REG_13_0 1135:1128
reg REG_14_0 1143:1136
reg REG_15_0 1151:1144
reg REG_16_0 1159:1152
reg REG_17_0 1167:1160
reg REG_18_0 1175:1168
reg REG_19_0 1183:1176
reg REG_20_0 1191:1184
reg REG_21_0 1199:1192
reg REG_22_0 1207:1200
reg REG_23_0 1215:1208
reg REG_24_0 1223:1216
reg REG_25_0 1231:1224
reg REG_26_0 1239:1232
reg REG_27_0 1247:1240
reg REG_28_0 1255:1248
reg REG_29_0 1263:1256
reg REG_30_0 1271:1264
reg REG_31_0 1279:1272
reg REG_32_0 1287:1280
reg REG_33_0 1295:1288
reg REG_34_0 1303:1296
reg REG_35_0 1311:1304
reg REG_36_0 1319:1312
reg REG_37_0 1327:1320
reg REG_38_0 1335:1328
reg REG_39_0 1343:1336
reg REG_40_0 1351:1344
reg REG_41_0 1359:1352
reg REG_42_0 1367:1360
reg REG_43_0 1375:1368
reg REG_44_0 1383:1376
reg REG_45_0 1391:1384
reg REG_46_0 1399:1392
reg REG_47_0 1407:1400
reg REG_48_0 1415:1408
reg REG_49_0 1423:1416
reg REG_50_0 1431:1424
reg REG_51_0 1439:1432
reg REG_52_0 1447:1440
reg REG_53_0 1455:1448
reg REG_54_0 1463:1456
reg REG_55_0 1471:1464
reg REG_56_0 1479:1472
reg REG_57_0 1487:1480
reg REG_58_0 1495:1488
reg REG_59_0 1503:1496
reg REG_60_0 1511:1504
reg REG_61_0 1519:1512
reg REG_62_0 1527:1520
reg REG_63_0 1535:1528
reg r_0 1543:1536
reg r_1_0 1563:1544
reg r_2_0 1583:1564
reg r_3_0 1603:1584
reg r_4_0 1623:1604
reg r_5_0 1643:1624
reg r_6_0 1663:1644
reg r_7_0 1683:1664
reg r_8_0 1691:1684
reg r_9_0 1711:1692
reg r_10_0 1731:1712
reg r_11_0 1751:1732
reg r_12_0 1771:1752
reg r_13_0 1791:1772
reg r_14_0 1811:1792
reg r_15_0 1831:1812
reg r_16_0 1839:1832
reg r_17_0 1859:1840
reg r_18_0 1879:1860
reg r_19_0 1899:1880
reg r_20_0 1919:1900
reg r_21_0 1939:1920
reg r_22_0 1959:1940
reg r_23_0 1979:1960
reg r_24_0 1987:1980
reg r_25_0 2007:1988
reg r_26_0 2027:2008
reg r_27_0 2047:2028
reg r_28_0 2067:2048
reg r_29_0 2087:2068
reg r_30_0 2107:2088
reg r_31_0 2127:2108
reg r_32_0 2135:2128
reg r_33_0 2155:2136
reg r_34_0 2175:2156
reg r_35_0 2195:2176
reg r_36_0 2215:2196
reg r_37_0 2235:2216
reg r_38_0 2255:2236
reg r_39_0 2275:2256
reg r_40_0 2283:2276
reg r_41_0 2303:2284
reg r_42_0 2323:2304
reg r_43_0 2343:2324
reg r_44_0 2363:2344
reg r_45_0 2383:2364
reg r_46_0 2403:2384
reg r_47_0 2423:2404
reg r_48_0 2431:2424
reg r_49_0 2451:2432
reg r_50_0 2471:2452
reg r_51_0 2491:2472
reg r_52_0 2511:2492
reg r_53_0 2531:2512
reg r_54_0 2551:2532
reg r_55_0 2571:2552
reg r_56_0 2579:2572
reg r_57_0 2599:2580
reg r_58_0 2619:2600
reg r_59_0 2639:2620
reg r_60_0 2659:2640
reg r_61_0 2679:2660
reg r_62_0 2699:2680
reg r_63_0 2719:2700
reg r_64_0 2727:2720
reg r_65_0 2747:2728
reg r_66_0 2767:2748
reg r_67_0 2787:2768
reg r_68_0 2807:2788
reg r_69_0 2827:2808
reg r_70_0 2847:2828
reg r_71_0 2867:2848
reg r_72_0 2875:2868
reg r_73_0 2895:2876
reg r_74_0 2915:2896
reg r_75_0 2935:2916
reg r_76_0 2955:2936
reg r_77_0 2975:2956
reg r_78_0 2995:2976
reg r_79_0 3015:2996
reg r_80_0 3023:3016
reg r_81_0 3043:3024
reg r_82_0 3063:3044
reg r_83_0 3083:3064
reg r_84_0 3103:3084
reg r_85_0 3123:3104
reg r_86_0 3143:3124
reg r_87_0 3163:3144
reg r_88_0 3171:3164
reg r_89_0 3191:3172
reg r_90_0 3211:3192
reg r_91_0 3231:3212
reg r_92_0 3251:3232
reg r_93_0 3271:3252
reg r_94_0 3291:3272
reg r_95_0 3311:3292
reg r_96_0 3319:3312
reg r_97_0 3339:3320
reg r_98_0 3359:3340
reg r_99_0 3379:3360
reg r_100_0 3399:3380
reg r_101_0 3419:3400
reg r_102_0 3439:3420
reg r_103_0 3459:3440
reg r_104_0 3467:3460
reg r_105_0 3487:3468
reg r_106_0 3507:3488
reg r_107_0 3527:3508
reg r_108_0 3547:3528
reg r_109_0 3567:3548
reg r_110_0 3587:3568
reg r_111_0 3607:3588
reg r_112_0 3615:3608
reg r_113_0 3635:3616
reg r_114_0 3655:3636
reg r_115_0 3675:3656
reg r_116_0 3695:3676
reg r_117_0 3715:3696
reg r_118_0 3735:3716
reg r_119_0 3755:3736
reg r_120_0 3763:3756
reg r_121_0 3783:3764
reg r_122_0 3803:3784
reg r_123_0 3823:3804
reg r_124_0 3843:3824
reg r_125_0 3863:3844
reg r_126_0 3883:3864
reg r_127_0 3903:3884
reg mesh_0_0_io_in_control_0_dataflow_r 3904:3904
reg mesh_0_0_io_in_control_0_propagate_r 3905:3905
reg mesh_1_0_io_in_control_0_dataflow_r 3906:3906
reg mesh_1_0_io_in_control_0_propagate_r 3907:3907
reg mesh_2_0_io_in_control_0_dataflow_r 3908:3908
reg mesh_2_0_io_in_control_0_propagate_r 3909:3909
reg mesh_3_0_io_in_control_0_dataflow_r 3910:3910
reg mesh_3_0_io_in_control_0_propagate_r 3911:3911
reg mesh_4_0_io_in_control_0_dataflow_r 3912:3912
reg mesh_4_0_io_in_control_0_propagate_r 3913:3913
reg mesh_5_0_io_in_control_0_dataflow_r 3914:3914
reg mesh_5_0_io_in_control_0_propagate_r 3915:3915
reg mesh_6_0_io_in_control_0_dataflow_r 3916:3916
reg mesh_6_0_io_in_control_0_propagate_r 3917:3917
reg mesh_7_0_io_in_control_0_dataflow_r 3918:3918
reg mesh_7_0_io_in_control_0_propagate_r 3919:3919
reg mesh_0_1_io_in_control_0_dataflow_r 3920:3920
reg mesh_0_1_io_in_control_0_propagate_r 3921:3921
reg mesh_1_1_io_in_control_0_dataflow_r 3922:3922
reg mesh_1_1_io_in_control_0_propagate_r 3923:3923
reg mesh_2_1_io_in_control_0_dataflow_r 3924:3924
reg mesh_2_1_io_in_control_0_propagate_r 3925:3925
reg mesh_3_1_io_in_control_0_dataflow_r 3926:3926
reg mesh_3_1_io_in_control_0_propagate_r 3927:3927
reg mesh_4_1_io_in_control_0_dataflow_r 3928:3928
reg mesh_4_1_io_in_control_0_propagate_r 3929:3929
reg mesh_5_1_io_in_control_0_dataflow_r 3930:3930
reg mesh_5_1_io_in_control_0_propagate_r 3931:3931
reg mesh_6_1_io_in_control_0_dataflow_r 3932:3932
reg mesh_6_1_io_in_control_0_propagate_r 3933:3933
reg mesh_7_1_io_in_control_0_dataflow_r 3934:3934
reg mesh_7_1_io_in_control_0_propagate_r 3935:3935
reg mesh_0_2_io_in_control_0_dataflow_r 3936:3936
reg mesh_0_2_io_in_control_0_propagate_r 3937:3937
reg mesh_1_2_io_in_control_0_dataflow_r 3938:3938
reg mesh_1_2_io_in_control_0_propagate_r 3939:3939
reg mesh_2_2_io_in_control_0_dataflow_r 3940:3940
reg mesh_2_2_io_in_control_0_propagate_r 3941:3941
reg mesh_3_2_io_in_control_0_dataflow_r 3942:3942
reg mesh_3_2_io_in_control_0_propagate_r 3943:3943
reg mesh_4_2_io_in_control_0_dataflow_r 3944:3944
reg mesh_4_2_io_in_control_0_propagate_r 3945:3945
reg mesh_5_2_io_in_control_0_dataflow_r 3946:3946
reg mesh_5_2_io_in_control_0_propagate_r 3947:3947
reg mesh_6_2_io_in_control_0_dataflow_r 3948:3948
reg mesh_6_2_io_in_control_0_propagate_r 3949:3949
reg mesh_7_2_io_in_control_0_dataflow_r 3950:3950
reg mesh_7_2_io_in_control_0_propagate_r 3951:3951
reg mesh_0_3_io_in_control_0_dataflow_r 3952:3952
reg mesh_0_3_io_in_control_0_propagate_r 3953:3953
reg mesh_1_3_io_in_control_0_dataflow_r 3954:3954
reg mesh_1_3_io_in_control_0_propagate_r 3955:3955
reg mesh_2_3_io_in_control_0_dataflow_r 3956:3956
reg mesh_2_3_io_in_control_0_propagate_r 3957:3957
reg mesh_3_3_io_in_control_0_dataflow_r 3958:3958
reg mesh_3_3_io_in_control_0_propagate_r 3959:3959
reg mesh_4_3_io_in_control_0_dataflow_r 3960:3960
reg mesh_4_3_io_in_control_0_propagate_r 3961:3961
reg mesh_5_3_io_in_control_0_dataflow_r 3962:3962
reg mesh_5_3_io_in_control_0_propagate_r 3963:3963
reg mesh_6_3_io_in_control_0_dataflow_r 3964:3964
reg mesh_6_3_io_in_control_0_propagate_r 3965:3965
reg mesh_7_3_io_in_control_0_dataflow_r 3966:3966
reg mesh_7_3_io_in_control_0_propagate_r 3967:3967
reg mesh_0_4_io_in_control_0_dataflow_r 3968:3968
reg mesh_0_4_io_in_control_0_propagate_r 3969:3969
reg mesh_1_4_io_in_control_0_dataflow_r 3970:3970
reg mesh_1_4_io_in_control_0_propagate_r 3971:3971
reg mesh_2_4_io_in_control_0_dataflow_r 3972:3972
reg mesh_2_4_io_in_control_0_propagate_r 3973:3973
reg mesh_3_4_io_in_control_0_dataflow_r 3974:3974
reg mesh_3_4_io_in_control_0_propagate_r 3975:3975
reg mesh_4_4_io_in_control_0_dataflow_r 3976:3976
reg mesh_4_4_io_in_control_0_propagate_r 3977:3977
reg mesh_5_4_io_in_control_0_dataflow_r 3978:3978
reg mesh_5_4_io_in_control_0_propagate_r 3979:3979
reg mesh_6_4_io_in_control_0_dataflow_r 3980:3980
reg mesh_6_4_io_in_control_0_propagate_r 3981:3981
reg mesh_7_4_io_in_control_0_dataflow_r 3982:3982
reg mesh_7_4_io_in_control_0_propagate_r 3983:3983
reg mesh_0_5_io_in_control_0_dataflow_r 3984:3984
reg mesh_0_5_io_in_control_0_propagate_r 3985:3985
reg mesh_1_5_io_in_control_0_dataflow_r 3986:3986
reg mesh_1_5_io_in_control_0_propagate_r 3987:3987
reg mesh_2_5_io_in_control_0_dataflow_r 3988:3988
reg mesh_2_5_io_in_control_0_propagate_r 3989:3989
reg mesh_3_5_io_in_control_0_dataflow_r 3990:3990
reg mesh_3_5_io_in_control_0_propagate_r 3991:3991
reg mesh_4_5_io_in_control_0_dataflow_r 3992:3992
reg mesh_4_5_io_in_control_0_propagate_r 3993:3993
reg mesh_5_5_io_in_control_0_dataflow_r 3994:3994
reg mesh_5_5_io_in_control_0_propagate_r 3995:3995
reg mesh_6_5_io_in_control_0_dataflow_r 3996:3996
reg mesh_6_5_io_in_control_0_propagate_r 3997:3997
reg mesh_7_5_io_in_control_0_dataflow_r 3998:3998
reg mesh_7_5_io_in_control_0_propagate_r 3999:3999
reg mesh_0_6_io_in_control_0_dataflow_r 4000:4000
reg mesh_0_6_io_in_control_0_propagate_r 4001:4001
reg mesh_1_6_io_in_control_0_dataflow_r 4002:4002
reg mesh_1_6_io_in_control_0_propagate_r 4003:4003
reg mesh_2_6_io_in_control_0_dataflow_r 4004:4004
reg mesh_2_6_io_in_control_0_propagate_r 4005:4005
reg mesh_3_6_io_in_control_0_dataflow_r 4006:4006
reg mesh_3_6_io_in_control_0_propagate_r 4007:4007
reg mesh_4_6_io_in_control_0_dataflow_r 4008:4008
reg mesh_4_6_io_in_control_0_propagate_r 4009:4009
reg mesh_5_6_io_in_control_0_dataflow_r 4010:4010
reg mesh_5_6_io_in_control_0_propagate_r 4011:4011
reg mesh_6_6_io_in_control_0_dataflow_r 4012:4012
reg mesh_6_6_io_in_control_0_propagate_r 4013:4013
reg mesh_7_6_io_in_control_0_dataflow_r 4014:4014
reg mesh_7_6_io_in_control_0_propagate_r 4015:4015
reg mesh_0_7_io_in_control_0_dataflow_r 4016:4016
reg mesh_0_7_io_in_control_0_propagate_r 4017:4017
reg mesh_1_7_io_in_control_0_dataflow_r 4018:4018
reg mesh_1_7_io_in_control_0_propagate_r 4019:4019
reg mesh_2_7_io_in_control_0_dataflow_r 4020:4020
reg mesh_2_7_io_in_control_0_propagate_r 4021:4021
reg mesh_3_7_io_in_control_0_dataflow_r 4022:4022
reg mesh_3_7_io_in_control_0_propagate_r 4023:4023
reg mesh_4_7_io_in_control_0_dataflow_r 4024:4024
reg mesh_4_7_io_in_control_0_propagate_r 4025:4025
reg mesh_5_7_io_in_control_0_dataflow_r 4026:4026
reg mesh_5_7_io_in_control_0_propagate_r 4027:4027
reg mesh_6_7_io_in_control_0_dataflow_r 4028:4028
reg mesh_6_7_io_in_control_0_propagate_r 4029:4029
reg mesh_7_7_io_in_control_0_dataflow_r 4030:4030
reg mesh_7_7_io_in_control_0_propagate_r 4031:4031
reg REG_64_0 4032:4032
reg REG_65_0 4033:4033
reg REG_66_0 4034:4034
reg REG_67_0 4035:4035
reg REG_68_0 4036:4036
reg REG_69_0 4037:4037
reg REG_70_0 4038:4038
reg REG_71_0 4039:4039
reg REG_72_0 4040:4040
reg REG_73_0 4041:4041
reg REG_74_0 4042:4042
reg REG_75_0 4043:4043
reg REG_76_0 4044:4044
reg REG_77_0 4045:4045
reg REG_78_0 4046:4046
reg REG_79_0 4047:4047
reg REG_80_0 4048:4048
reg REG_81_0 4049:4049
reg REG_82_0 4050:4050
reg REG_83_0 4051:4051
reg REG_84_0 4052:4052
reg REG_85_0 4053:4053
reg REG_86_0 4054:4054
reg REG_87_0 4055:4055
reg REG_88_0 4056:4056
reg REG_89_0 4057:4057
reg REG_90_0 4058:4058
reg REG_91_0 4059:4059
reg REG_92_0 4060:4060
reg REG_93_0 4061:4061
reg REG_94_0 4062:4062
reg REG_95_0 4063:4063
reg REG_96_0 4064:4064
reg REG_97_0 4065:4065
reg REG_98_0 4066:4066
reg REG_99_0 4067:4067
reg REG_100_0 4068:4068
reg REG_101_0 4069:4069
reg REG_102_0 4070:4070
reg REG_103_0 4071:4071
reg REG_104_0 4072:4072
reg REG_105_0 4073:4073
reg REG_106_0 4074:4074
reg REG_107_0 4075:4075
reg REG_108_0 4076:4076
reg REG_109_0 4077:4077
reg REG_110_0 4078:4078
reg REG_111_0 4079:4079
reg REG_112_0 4080:4080
reg REG_113_0 4081:4081
reg REG_114_0 4082:4082
reg REG_115_0 4083:4083
reg REG_116_0 4084:4084
reg REG_117_0 4085:4085
reg REG_118_0 4086:4086
reg REG_119_0 4087:4087
reg REG_120_0 4088:4088
reg REG_121_0 4089:4089
reg REG_122_0 4090:4090
reg REG_123_0 4091:4091
reg REG_124_0 4092:4092
reg REG_125_0 4093:4093
reg REG_126_0 4094:4094
reg REG_127_0 4095:4095
reg REG_128_0 4098:4096
reg REG_129_0 4101:4099
reg REG_130_0 4104:4102
reg REG_131_0 4107:4105
reg REG_132_0 4110:4108
reg REG_133_0 4113:4111
reg REG_134_0 4116:4114
reg REG_135_0 4119:4117
reg REG_136_0 4122:4120
reg REG_137_0 4125:4123
reg REG_138_0 4128:4126
reg REG_139_0 4131:4129
reg REG_140_0 4134:4132
reg REG_141_0 4137:4135
reg REG_142_0 4140:4138
reg REG_143_0 4143:4141
reg REG_144_0 4146:4144
reg REG_145_0 4149:4147
reg REG_146_0 4152:4150
reg REG_147_0 4155:4153
reg REG_148_0 4158:4156
reg REG_149_0 4161:4159
reg REG_150_0 4164:4162
reg REG_151_0 4167:4165
reg REG_152_0 4170:4168
reg REG_153_0 4173:4171
reg REG_154_0 4176:4174
reg REG_155_0 4179:4177
reg REG_156_0 4182:4180
reg REG_157_0 4185:4183
reg REG_158_0 4188:4186
reg REG_159_0 4191:4189
reg REG_160_0 4194:4192
reg REG_161_0 4197:4195
reg REG_162_0 4200:4198
reg REG_163_0 4203:4201
reg REG_164_0 4206:4204
reg REG_165_0 4209:4207
reg REG_166_0 4212:4210
reg REG_167_0 4215:4213
reg REG_168_0 4218:4216
reg REG_169_0 4221:4219
reg REG_170_0 4224:4222
reg REG_171_0 4227:4225
reg REG_172_0 4230:4228
reg REG_173_0 4233:4231
reg REG_174_0 4236:4234
reg REG_175_0 4239:4237
reg REG_176_0 4242:4240
reg REG_177_0 4245:4243
reg REG_178_0 4248:4246
reg REG_179_0 4251:4249
reg REG_180_0 4254:4252
reg REG_181_0 4257:4255
reg REG_182_0 4260:4258
reg REG_183_0 4263:4261
reg REG_184_0 4266:4264
reg REG_185_0 4269:4267
reg REG_186_0 4272:4270
reg REG_187_0 4275:4273
reg REG_188_0 4278:4276
reg REG_189_0 4281:4279
reg REG_190_0 4284:4282
reg REG_191_0 4287:4285
reg REG_192_0 4288:4288
reg REG_193_0 4289:4289
reg REG_194_0 4290:4290
reg REG_195_0 4291:4291
reg REG_196_0 4292:4292
reg REG_197_0 4293:4293
reg REG_198_0 4294:4294
reg REG_199_0 4295:4295
reg REG_200_0 4296:4296
reg REG_201_0 4297:4297
reg REG_202_0 4298:4298
reg REG_203_0 4299:4299
reg REG_204_0 4300:4300
reg REG_205_0 4301:4301
reg REG_206_0 4302:4302
reg REG_207_0 4303:4303
reg REG_208_0 4304:4304
reg REG_209_0 4305:4305
reg REG_210_0 4306:4306
reg REG_211_0 4307:4307
reg REG_212_0 4308:4308
reg REG_213_0 4309:4309
reg REG_214_0 4310:4310
reg REG_215_0 4311:4311
reg REG_216_0 4312:4312
reg REG_217_0 4313:4313
reg REG_218_0 4314:4314
reg REG_219_0 4315:4315
reg REG_220_0 4316:4316
reg REG_221_0 4317:4317
reg REG_222_0 4318:4318
reg REG_223_0 4319:4319
reg REG_224_0 4320:4320
reg REG_225_0 4321:4321
reg REG_226_0 4322:4322
reg REG_227_0 4323:4323
reg REG_228_0 4324:4324
reg REG_229_0 4325:4325
reg REG_230_0 4326:4326
reg REG_231_0 4327:4327
reg REG_232_0 4328:4328
reg REG_233_0 4329:4329
reg REG_234_0 4330:4330
reg REG_235_0 4331:4331
reg REG_236_0 4332:4332
reg REG_237_0 4333:4333
reg REG_238_0 4334:4334
reg REG_239_0 4335:4335
reg REG_240_0 4336:4336
reg REG_241_0 4337:4337
reg REG_242_0 4338:4338
reg REG_243_0 4339:4339
reg REG_244_0 4340:4340
reg REG_245_0 4341:4341
reg REG_246_0 4342:4342
reg REG_247_0 4343:4343
reg REG_248_0 4344:4344
reg REG_249_0 4345:4345
reg REG_250_0 4346:4346
reg REG_251_0 4347:4347
reg REG_252_0 4348:4348
reg REG_253_0 4349:4349
reg REG_254_0 4350:4350
reg REG_255_0 4351:4351
reg r_128_0 4371:4352
reg r_129_0 4391:4372
reg r_130_0 4392:4392
reg r_131_0_dataflow 4393:4393
reg r_132_0 4396:4394
reg r_133_0 4397:4397
reg r_134_0 4417:4398
reg r_135_0 4437:4418
reg r_140_0 4457:4438
reg r_141_0 4477:4458
reg r_146_0 4497:4478
reg r_147_0 4517:4498
reg r_152_0 4537:4518
reg r_153_0 4557:4538
reg r_158_0 4577:4558
reg r_159_0 4597:4578
reg r_164_0 4617:4598
reg r_165_0 4637:4618
reg r_170_0 4657:4638
reg r_171_0 4677:4658
--- Module: TagQueue
reg regs_0_tag_rob_id_valid 0:0
reg regs_0_tag_rob_id_bits 5:1
reg regs_0_tag_addr_is_acc_addr 6:6
reg regs_0_tag_addr_accumulate 7:7
reg regs_0_tag_addr_read_full_acc_row 8:8
reg regs_0_tag_addr_garbage_bit 9:9
reg regs_0_tag_addr_data 23:10
reg regs_0_tag_rows 27:24
reg regs_0_tag_cols 31:28
reg regs_0_id 34:32
reg regs_1_tag_rob_id_valid 35:35
reg regs_1_tag_rob_id_bits 40:36
reg regs_1_tag_addr_is_acc_addr 41:41
reg regs_1_tag_addr_accumulate 42:42
reg regs_1_tag_addr_read_full_acc_row 43:43
reg regs_1_tag_addr_garbage_bit 44:44
reg regs_1_tag_addr_data 58:45
reg regs_1_tag_rows 62:59
reg regs_1_tag_cols 66:63
reg regs_1_id 69:67
reg regs_2_tag_rob_id_valid 70:70
reg regs_2_tag_rob_id_bits 75:71
reg regs_2_tag_addr_is_acc_addr 76:76
reg regs_2_tag_addr_accumulate 77:77
reg regs_2_tag_addr_read_full_acc_row 78:78
reg regs_2_tag_addr_garbage_bit 79:79
reg regs_2_tag_addr_data 93:80
reg regs_2_tag_rows 97:94
reg regs_2_tag_cols 101:98
reg regs_2_id 104:102
reg regs_3_tag_rob_id_valid 105:105
reg regs_3_tag_rob_id_bits 110:106
reg regs_3_tag_addr_is_acc_addr 111:111
reg regs_3_tag_addr_accumulate 112:112
reg regs_3_tag_addr_read_full_acc_row 113:113
reg regs_3_tag_addr_garbage_bit 114:114
reg regs_3_tag_addr_data 128:115
reg regs_3_tag_rows 132:129
reg regs_3_tag_cols 136:133
reg regs_3_id 139:137
reg regs_4_tag_rob_id_valid 140:140
reg regs_4_tag_rob_id_bits 145:141
reg regs_4_tag_addr_is_acc_addr 146:146
reg regs_4_tag_addr_accumulate 147:147
reg regs_4_tag_addr_read_full_acc_row 148:148
reg regs_4_tag_addr_garbage_bit 149:149
reg regs_4_tag_addr_data 163:150
reg regs_4_tag_rows 167:164
reg regs_4_tag_cols 171:168
reg regs_4_id 174:172
reg regs_5_tag_rob_id_valid 175:175
reg regs_5_tag_rob_id_bits 180:176
reg regs_5_tag_addr_is_acc_addr 181:181
reg regs_5_tag_addr_accumulate 182:182
reg regs_5_tag_addr_read_full_acc_row 183:183
reg regs_5_tag_addr_garbage_bit 184:184
reg regs_5_tag_addr_data 198:185
reg regs_5_tag_rows 202:199
reg regs_5_tag_cols 206:203
reg regs_5_id 209:207
reg raddr 212:210
reg waddr 215:213
reg len 218:216
--- Module: Queue_50
reg enq_ptr_value 2:0
reg deq_ptr_value 5:3
reg maybe_full 6:6
--- Module: MeshWithDelays
inst_ff:AlwaysOutTransposer transposer 515:0
inst_ff:Mesh mesh 5193:516
inst_ff:TagQueue tagq 5412:5194
inst_ff:Queue_50 total_rows_q 5419:5413
inst_macro:Queue_50 total_rows_q 1:0
reg req_valid 5420:5420
reg req_bits_pe_control_dataflow 5421:5421
reg req_bits_a_transpose 5422:5422
reg req_bits_bd_transpose 5423:5423
reg req_bits_total_rows 5427:5424
reg req_bits_flush 5429:5428
reg matmul_id 5432:5430
reg fire_counter 5435:5433
reg a_buf_0_0 5443:5436
reg a_buf_1_0 5451:5444
reg a_buf_2_0 5459:5452
reg a_buf_3_0 5467:5460
reg a_buf_4_0 5475:5468
reg a_buf_5_0 5483:5476
reg a_buf_6_0 5491:5484
reg a_buf_7_0 5499:5492
reg b_buf_0_0 5507:5500
reg b_buf_1_0 5515:5508
reg b_buf_2_0 5523:5516
reg b_buf_3_0 5531:5524
reg b_buf_4_0 5539:5532
reg b_buf_5_0 5547:5540
reg b_buf_6_0 5555:5548
reg b_buf_7_0 5563:5556
reg d_buf_0_0 5571:5564
reg d_buf_1_0 5579:5572
reg d_buf_2_0 5587:5580
reg d_buf_3_0 5595:5588
reg d_buf_4_0 5603:5596
reg d_buf_5_0 5611:5604
reg d_buf_6_0 5619:5612
reg d_buf_7_0 5627:5620
reg a_written 5628:5628
reg b_written 5629:5629
reg d_written 5630:5630
reg in_prop 5631:5631
reg RegShifted_1_0 5639:5632
reg RegShifted_r_0 5647:5640
reg RegShifted_2_0 5655:5648
reg RegShifted_r_1_0 5663:5656
reg RegShifted_r_2_0 5671:5664
reg RegShifted_3_0 5679:5672
reg RegShifted_r_3_0 5687:5680
reg RegShifted_r_4_0 5695:5688
reg RegShifted_r_5_0 5703:5696
reg RegShifted_4_0 5711:5704
reg RegShifted_r_6_0 5719:5712
reg RegShifted_r_7_0 5727:5720
reg RegShifted_r_8_0 5735:5728
reg RegShifted_r_9_0 5743:5736
reg RegShifted_5_0 5751:5744
reg RegShifted_r_10_0 5759:5752
reg RegShifted_r_11_0 5767:5760
reg RegShifted_r_12_0 5775:5768
reg RegShifted_r_13_0 5783:5776
reg RegShifted_r_14_0 5791:5784
reg RegShifted_6_0 5799:5792
reg RegShifted_r_15_0 5807:5800
reg RegShifted_r_16_0 5815:5808
reg RegShifted_r_17_0 5823:5816
reg RegShifted_r_18_0 5831:5824
reg RegShifted_r_19_0 5839:5832
reg RegShifted_r_20_0 5847:5840
reg RegShifted_7_0 5855:5848
reg RegShifted_1_1_0 5863:5856
reg RegShifted_r_21_0 5871:5864
reg RegShifted_2_1_0 5879:5872
reg RegShifted_r_22_0 5887:5880
reg RegShifted_r_23_0 5895:5888
reg RegShifted_3_1_0 5903:5896
reg RegShifted_r_24_0 5911:5904
reg RegShifted_r_25_0 5919:5912
reg RegShifted_r_26_0 5927:5920
reg RegShifted_4_1_0 5935:5928
reg RegShifted_r_27_0 5943:5936
reg RegShifted_r_28_0 5951:5944
reg RegShifted_r_29_0 5959:5952
reg RegShifted_r_30_0 5967:5960
reg RegShifted_5_1_0 5975:5968
reg RegShifted_r_31_0 5983:5976
reg RegShifted_r_32_0 5991:5984
reg RegShifted_r_33_0 5999:5992
reg RegShifted_r_34_0 6007:6000
reg RegShifted_r_35_0 6015:6008
reg RegShifted_6_1_0 6023:6016
reg RegShifted_r_36_0 6031:6024
reg RegShifted_r_37_0 6039:6032
reg RegShifted_r_38_0 6047:6040
reg RegShifted_r_39_0 6055:6048
reg RegShifted_r_40_0 6063:6056
reg RegShifted_r_41_0 6071:6064
reg RegShifted_7_1_0 6079:6072
reg RegShifted_1_2_0 6087:6080
reg RegShifted_r_42_0 6095:6088
reg RegShifted_2_2_0 6103:6096
reg RegShifted_r_43_0 6111:6104
reg RegShifted_r_44_0 6119:6112
reg RegShifted_3_2_0 6127:6120
reg RegShifted_r_45_0 6135:6128
reg RegShifted_r_46_0 6143:6136
reg RegShifted_r_47_0 6151:6144
reg RegShifted_4_2_0 6159:6152
reg RegShifted_r_48_0 6167:6160
reg RegShifted_r_49_0 6175:6168
reg RegShifted_r_50_0 6183:6176
reg RegShifted_r_51_0 6191:6184
reg RegShifted_5_2_0 6199:6192
reg RegShifted_r_52_0 6207:6200
reg RegShifted_r_53_0 6215:6208
reg RegShifted_r_54_0 6223:6216
reg RegShifted_r_55_0 6231:6224
reg RegShifted_r_56_0 6239:6232
reg RegShifted_6_2_0 6247:6240
reg RegShifted_r_57_0 6255:6248
reg RegShifted_r_58_0 6263:6256
reg RegShifted_r_59_0 6271:6264
reg RegShifted_r_60_0 6279:6272
reg RegShifted_r_61_0 6287:6280
reg RegShifted_r_62_0 6295:6288
reg RegShifted_7_2_0 6303:6296
reg mesh_io_in_control_1_0_dataflow_r 6304:6304
reg mesh_io_in_control_1_0_propagate_r 6305:6305
reg mesh_io_in_control_2_0_dataflow_r 6306:6306
reg mesh_io_in_control_2_0_dataflow_r_1 6307:6307
reg mesh_io_in_control_2_0_propagate_r 6308:6308
reg mesh_io_in_control_2_0_propagate_r_1 6309:6309
reg mesh_io_in_control_3_0_dataflow_r 6310:6310
reg mesh_io_in_control_3_0_dataflow_r_1 6311:6311
reg mesh_io_in_control_3_0_dataflow_r_2 6312:6312
reg mesh_io_in_control_3_0_propagate_r 6313:6313
reg mesh_io_in_control_3_0_propagate_r_1 6314:6314
reg mesh_io_in_control_3_0_propagate_r_2 6315:6315
reg mesh_io_in_control_4_0_dataflow_r 6316:6316
reg mesh_io_in_control_4_0_dataflow_r_1 6317:6317
reg mesh_io_in_control_4_0_dataflow_r_2 6318:6318
reg mesh_io_in_control_4_0_dataflow_r_3 6319:6319
reg mesh_io_in_control_4_0_propagate_r 6320:6320
reg mesh_io_in_control_4_0_propagate_r_1 6321:6321
reg mesh_io_in_control_4_0_propagate_r_2 6322:6322
reg mesh_io_in_control_4_0_propagate_r_3 6323:6323
reg mesh_io_in_control_5_0_dataflow_r 6324:6324
reg mesh_io_in_control_5_0_dataflow_r_1 6325:6325
reg mesh_io_in_control_5_0_dataflow_r_2 6326:6326
reg mesh_io_in_control_5_0_dataflow_r_3 6327:6327
reg mesh_io_in_control_5_0_dataflow_r_4 6328:6328
reg mesh_io_in_control_5_0_propagate_r 6329:6329
reg mesh_io_in_control_5_0_propagate_r_1 6330:6330
reg mesh_io_in_control_5_0_propagate_r_2 6331:6331
reg mesh_io_in_control_5_0_propagate_r_3 6332:6332
reg mesh_io_in_control_5_0_propagate_r_4 6333:6333
reg mesh_io_in_control_6_0_dataflow_r 6334:6334
reg mesh_io_in_control_6_0_dataflow_r_1 6335:6335
reg mesh_io_in_control_6_0_dataflow_r_2 6336:6336
reg mesh_io_in_control_6_0_dataflow_r_3 6337:6337
reg mesh_io_in_control_6_0_dataflow_r_4 6338:6338
reg mesh_io_in_control_6_0_dataflow_r_5 6339:6339
reg mesh_io_in_control_6_0_propagate_r 6340:6340
reg mesh_io_in_control_6_0_propagate_r_1 6341:6341
reg mesh_io_in_control_6_0_propagate_r_2 6342:6342
reg mesh_io_in_control_6_0_propagate_r_3 6343:6343
reg mesh_io_in_control_6_0_propagate_r_4 6344:6344
reg mesh_io_in_control_6_0_propagate_r_5 6345:6345
reg mesh_io_in_control_7_0_dataflow_r 6346:6346
reg mesh_io_in_control_7_0_dataflow_r_1 6347:6347
reg mesh_io_in_control_7_0_dataflow_r_2 6348:6348
reg mesh_io_in_control_7_0_dataflow_r_3 6349:6349
reg mesh_io_in_control_7_0_dataflow_r_4 6350:6350
reg mesh_io_in_control_7_0_dataflow_r_5 6351:6351
reg mesh_io_in_control_7_0_dataflow_r_6 6352:6352
reg mesh_io_in_control_7_0_propagate_r 6353:6353
reg mesh_io_in_control_7_0_propagate_r_1 6354:6354
reg mesh_io_in_control_7_0_propagate_r_2 6355:6355
reg mesh_io_in_control_7_0_propagate_r_3 6356:6356
reg mesh_io_in_control_7_0_propagate_r_4 6357:6357
reg mesh_io_in_control_7_0_propagate_r_5 6358:6358
reg mesh_io_in_control_7_0_propagate_r_6 6359:6359
reg RegShifted_1_3_0 6360:6360
reg RegShifted_r_63_0 6361:6361
reg RegShifted_2_3_0 6362:6362
reg RegShifted_r_64_0 6363:6363
reg RegShifted_r_65_0 6364:6364
reg RegShifted_3_3_0 6365:6365
reg RegShifted_r_66_0 6366:6366
reg RegShifted_r_67_0 6367:6367
reg RegShifted_r_68_0 6368:6368
reg RegShifted_4_3_0 6369:6369
reg RegShifted_r_69_0 6370:6370
reg RegShifted_r_70_0 6371:6371
reg RegShifted_r_71_0 6372:6372
reg RegShifted_r_72_0 6373:6373
reg RegShifted_5_3_0 6374:6374
reg RegShifted_r_73_0 6375:6375
reg RegShifted_r_74_0 6376:6376
reg RegShifted_r_75_0 6377:6377
reg RegShifted_r_76_0 6378:6378
reg RegShifted_r_77_0 6379:6379
reg RegShifted_6_3_0 6380:6380
reg RegShifted_r_78_0 6381:6381
reg RegShifted_r_79_0 6382:6382
reg RegShifted_r_80_0 6383:6383
reg RegShifted_r_81_0 6384:6384
reg RegShifted_r_82_0 6385:6385
reg RegShifted_r_83_0 6386:6386
reg RegShifted_7_3_0 6387:6387
reg RegShifted_1_4_0 6390:6388
reg RegShifted_r_84_0 6393:6391
reg RegShifted_2_4_0 6396:6394
reg RegShifted_r_85_0 6399:6397
reg RegShifted_r_86_0 6402:6400
reg RegShifted_3_4_0 6405:6403
reg RegShifted_r_87_0 6408:6406
reg RegShifted_r_88_0 6411:6409
reg RegShifted_r_89_0 6414:6412
reg RegShifted_4_4_0 6417:6415
reg RegShifted_r_90_0 6420:6418
reg RegShifted_r_91_0 6423:6421
reg RegShifted_r_92_0 6426:6424
reg RegShifted_r_93_0 6429:6427
reg RegShifted_5_4_0 6432:6430
reg RegShifted_r_94_0 6435:6433
reg RegShifted_r_95_0 6438:6436
reg RegShifted_r_96_0 6441:6439
reg RegShifted_r_97_0 6444:6442
reg RegShifted_r_98_0 6447:6445
reg RegShifted_6_4_0 6450:6448
reg RegShifted_r_99_0 6453:6451
reg RegShifted_r_100_0 6456:6454
reg RegShifted_r_101_0 6459:6457
reg RegShifted_r_102_0 6462:6460
reg RegShifted_r_103_0 6465:6463
reg RegShifted_r_104_0 6468:6466
reg RegShifted_7_4_0 6471:6469
reg RegShifted_1_5_0 6472:6472
reg RegShifted_r_105_0 6473:6473
reg RegShifted_2_5_0 6474:6474
reg RegShifted_r_106_0 6475:6475
reg RegShifted_r_107_0 6476:6476
reg RegShifted_3_5_0 6477:6477
reg RegShifted_r_108_0 6478:6478
reg RegShifted_r_109_0 6479:6479
reg RegShifted_r_110_0 6480:6480
reg RegShifted_4_5_0 6481:6481
reg RegShifted_r_111_0 6482:6482
reg RegShifted_r_112_0 6483:6483
reg RegShifted_r_113_0 6484:6484
reg RegShifted_r_114_0 6485:6485
reg RegShifted_5_5_0 6486:6486
reg RegShifted_r_115_0 6487:6487
reg RegShifted_r_116_0 6488:6488
reg RegShifted_r_117_0 6489:6489
reg RegShifted_r_118_0 6490:6490
reg RegShifted_r_119_0 6491:6491
reg RegShifted_6_5_0 6492:6492
reg RegShifted_r_120_0 6493:6493
reg RegShifted_r_121_0 6494:6494
reg RegShifted_r_122_0 6495:6495
reg RegShifted_r_123_0 6496:6496
reg RegShifted_r_124_0 6497:6497
reg RegShifted_r_125_0 6498:6498
reg RegShifted_7_5_0 6499:6499
reg out_pe_control_RegShifted_r_0_dataflow 6500:6500
reg out_pe_control_RegShifted_r_1_0_dataflow 6501:6501
reg out_pe_control_RegShifted_r_2_0_dataflow 6502:6502
reg out_pe_control_RegShifted_r_3_0_dataflow 6503:6503
reg out_pe_control_RegShifted_r_4_0_dataflow 6504:6504
reg out_pe_control_RegShifted_r_5_0_dataflow 6505:6505
reg out_pe_control_RegShifted_0_0_dataflow 6506:6506
reg RegShifted_r_126_0 6526:6507
reg RegShifted_r_127_0 6546:6527
reg RegShifted_r_128_0 6566:6547
reg RegShifted_r_129_0 6586:6567
reg RegShifted_r_130_0 6606:6587
reg RegShifted_r_131_0 6626:6607
reg RegShifted_0_0 6646:6627
reg RegShifted_r_132_0 6666:6647
reg RegShifted_r_133_0 6686:6667
reg RegShifted_r_134_0 6706:6687
reg RegShifted_r_135_0 6726:6707
reg RegShifted_r_136_0 6746:6727
reg RegShifted_1_6_0 6766:6747
reg RegShifted_r_137_0 6786:6767
reg RegShifted_r_138_0 6806:6787
reg RegShifted_r_139_0 6826:6807
reg RegShifted_r_140_0 6846:6827
reg RegShifted_2_6_0 6866:6847
reg RegShifted_r_141_0 6886:6867
reg RegShifted_r_142_0 6906:6887
reg RegShifted_r_143_0 6926:6907
reg RegShifted_3_6_0 6946:6927
reg RegShifted_r_144_0 6966:6947
reg RegShifted_r_145_0 6986:6967
reg RegShifted_4_6_0 7006:6987
reg RegShifted_r_146_0 7026:7007
reg RegShifted_5_6_0 7046:7027
reg RegShifted_6_6_0 7066:7047
reg io_resp_valid_RegShifted_r_0 7067:7067
reg io_resp_valid_RegShifted_r_1_0 7068:7068
reg io_resp_valid_RegShifted_r_2_0 7069:7069
reg io_resp_valid_RegShifted_r_3_0 7070:7070
reg io_resp_valid_RegShifted_r_4_0 7071:7071
reg io_resp_valid_RegShifted_r_5_0 7072:7072
reg io_resp_valid_RegShifted_0_0 7073:7073
reg out_last_RegShifted_r_0 7074:7074
reg out_last_RegShifted_r_1_0 7075:7075
reg out_last_RegShifted_r_2_0 7076:7076
reg out_last_RegShifted_r_3_0 7077:7077
reg out_last_RegShifted_r_4_0 7078:7078
reg out_last_RegShifted_r_5_0 7079:7079
reg out_last_RegShifted_0_0 7080:7080
reg out_matmul_id_RegShifted_r_0 7083:7081
reg out_matmul_id_RegShifted_r_1_0 7086:7084
reg out_matmul_id_RegShifted_r_2_0 7089:7087
reg out_matmul_id_RegShifted_r_3_0 7092:7090
reg out_matmul_id_RegShifted_r_4_0 7095:7093
reg out_matmul_id_RegShifted_r_5_0 7098:7096
reg out_matmul_id_RegShifted_0_0 7101:7099
--- Module: ExecuteController
inst_ff:TransposePreloadUnroller unrolled_cmd_mod 286:0
inst_ff:MultiHeadedQueue_1 cmd_q 1424:287
inst_ff:Queue_49 mesh_cntl_signals_q 1427:1425
inst_macro:Queue_49 mesh_cntl_signals_q 37:0
inst_ff:MeshWithDelays mesh 8529:1428
inst_macro:MeshWithDelays mesh 39:38
reg control_state 8531:8530
reg ocol 8539:8532
reg krow 8543:8540
reg weight_stride 8546:8544
reg row_turn 8557:8547
reg row_left 8561:8558
reg kdim2 8569:8562
reg relu6_shift 8601:8570
reg activation 8603:8602
reg a_transpose 8604:8604
reg bd_transpose 8605:8605
reg config_initialized 8606:8606
reg pending_completed_rob_ids_0_valid 8607:8607
reg pending_completed_rob_ids_0_bits 8612:8608
reg pending_completed_rob_ids_1_valid 8613:8613
reg pending_completed_rob_ids_1_bits 8618:8614
reg a_fire_counter 8621:8619
reg b_fire_counter 8624:8622
reg d_fire_counter 8627:8625
reg a_fire_started 8628:8628
reg d_fire_started 8629:8629
reg b_fire_started 8630:8630
reg a_addr_offset 8649:8631
reg a_addr_stride 8665:8650
reg c_addr_stride 8681:8666
reg perform_single_preload 8682:8682
reg perform_mul_pre 8683:8683
reg perform_single_mul 8684:8684
reg output_counter 8687:8685
--- Module: Queue_51
reg deq_ptr_value 0:0
--- Module: Im2Col
inst_ff:Queue_51 sram_read_signals_q 0:0
inst_macro:Queue_51 sram_read_signals_q 0:0
reg req_start_inputting 1:1
reg column_counter 7:2
reg window_row_counter 20:8
reg window_start_counter 33:21
reg valid_reg 34:34
reg im2col_fin_reg 35:35
reg im2col_fin 36:36
reg sram_read_req 37:37
reg copy_addr_data 51:38
reg im2col_state 54:52
reg im2col_turn 62:55
reg modulo_im2col_turn 70:63
reg im2col_fin_reset 71:71
reg im2col_row_turn_counter 82:72
reg im2col_row_turn_counter_d 93:83
reg modulo_block_done 108:94
reg modulo_block_save 123:109
reg row_turn_counter_noreset 124:124
reg im2col_fin_pulse 125:125
reg turn_count_save 133:126
reg window_start_counter_prev 146:134
reg req_valid 147:147
reg valid_count 152:148
reg sram_req_deq_valid_d 153:153
--- Module: Arbiter_4
--- Module: Arbiter_8
--- Module: Gemmini
inst_ff:Scratchpad spad 8581:0
inst_macro:Scratchpad spad 242:0
inst_ff:FrontendTLB tlb 9416:8582
inst_ff:ROB rob 15322:9417
inst_ff:Queue_43 raw_cmd 15325:15323
inst_macro:Queue_43 raw_cmd 251:243
inst_ff:LoopConv mod 21430:15326
inst_macro:LoopConv mod 260:252
inst_ff:LoopMatmul mod_1 23191:21431
inst_macro:LoopMatmul mod_1 269:261
inst_ff:Queue_43 unrolled_cmd 23194:23192
inst_macro:Queue_43 unrolled_cmd 278:270
inst_ff:LoadController load_controller 23523:23195
inst_macro:LoadController load_controller 286:279
inst_ff:StoreController store_controller 24113:23524
inst_macro:StoreController store_controller 294:287
inst_ff:ExecuteController ex_controller 32801:24114
inst_macro:ExecuteController ex_controller 334:295
inst_ff:Im2Col im2col 32955:32802
inst_macro:Im2Col im2col 335:335
--- Module: ICache
inst_ff:MaxPeriodFibonacciLFSR_1 repl_way_v0_prng 15:0
inst_macro:tag_array_0_0 tag_array_0 0:0
inst_macro:tag_array_0_0 tag_array_1 1:1
inst_macro:tag_array_0_0 tag_array_2 2:2
inst_macro:tag_array_0_0 tag_array_3 3:3
inst_macro:data_arrays_0_0_0 data_arrays_0_0 4:4
inst_macro:data_arrays_0_0_0 data_arrays_0_1 5:5
inst_macro:data_arrays_0_0_0 data_arrays_0_2 6:6
inst_macro:data_arrays_0_0_0 data_arrays_0_3 7:7
inst_macro:data_arrays_0_0_0 data_arrays_1_0 8:8
inst_macro:data_arrays_0_0_0 data_arrays_1_1 9:9
inst_macro:data_arrays_0_0_0 data_arrays_1_2 10:10
inst_macro:data_arrays_0_0_0 data_arrays_1_3 11:11
reg s1_valid 16:16
reg vb_array 272:17
reg s2_valid 273:273
reg s2_hit 274:274
reg invalidated 275:275
reg refill_valid 276:276
reg s2_request_refill_REG 277:277
reg refill_paddr 309:278
reg counter 318:310
reg accruedRefillError 319:319
reg s2_tag_hit_0 320:320
reg s2_tag_hit_1 321:321
reg s2_tag_hit_2 322:322
reg s2_tag_hit_3 323:323
reg s2_dout_0 355:324
reg s2_dout_1 387:356
reg s2_dout_2 419:388
reg s2_dout_3 451:420
reg s2_tl_error 452:452
--- Module: ShiftQueue_7
reg valid_0 0:0
reg valid_1 1:1
reg valid_2 2:2
reg valid_3 3:3
reg valid_4 4:4
reg elts_0_btb_taken 5:5
reg elts_0_btb_bridx 6:6
reg elts_0_btb_entry 11:7
reg elts_0_btb_bht_history 19:12
reg elts_0_pc 59:20
reg elts_0_data 91:60
reg elts_0_xcpt_pf_inst 92:92
reg elts_0_xcpt_ae_inst 93:93
reg elts_0_replay 94:94
reg elts_1_btb_taken 95:95
reg elts_1_btb_bridx 96:96
reg elts_1_btb_entry 101:97
reg elts_1_btb_bht_history 109:102
reg elts_1_pc 149:110
reg elts_1_data 181:150
reg elts_1_xcpt_pf_inst 182:182
reg elts_1_xcpt_ae_inst 183:183
reg elts_1_replay 184:184
reg elts_2_btb_taken 185:185
reg elts_2_btb_bridx 186:186
reg elts_2_btb_entry 191:187
reg elts_2_btb_bht_history 199:192
reg elts_2_pc 239:200
reg elts_2_data 271:240
reg elts_2_xcpt_pf_inst 272:272
reg elts_2_xcpt_ae_inst 273:273
reg elts_2_replay 274:274
reg elts_3_btb_taken 275:275
reg elts_3_btb_bridx 276:276
reg elts_3_btb_entry 281:277
reg elts_3_btb_bht_history 289:282
reg elts_3_pc 329:290
reg elts_3_data 361:330
reg elts_3_xcpt_pf_inst 362:362
reg elts_3_xcpt_ae_inst 363:363
reg elts_3_replay 364:364
reg elts_4_btb_taken 365:365
reg elts_4_btb_bridx 366:366
reg elts_4_btb_entry 371:367
reg elts_4_btb_bht_history 379:372
reg elts_4_pc 419:380
reg elts_4_data 451:420
reg elts_4_xcpt_pf_inst 452:452
reg elts_4_xcpt_ae_inst 453:453
reg elts_4_replay 454:454
--- Module: PMPChecker_3
--- Module: TLB_2
reg sectored_entries_0_0_tag 26:0
reg sectored_entries_0_0_data_0 61:27
reg sectored_entries_0_0_data_1 96:62
reg sectored_entries_0_0_data_2 131:97
reg sectored_entries_0_0_data_3 166:132
reg sectored_entries_0_0_valid_0 167:167
reg sectored_entries_0_0_valid_1 168:168
reg sectored_entries_0_0_valid_2 169:169
reg sectored_entries_0_0_valid_3 170:170
reg sectored_entries_0_1_tag 197:171
reg sectored_entries_0_1_data_0 232:198
reg sectored_entries_0_1_data_1 267:233
reg sectored_entries_0_1_data_2 302:268
reg sectored_entries_0_1_data_3 337:303
reg sectored_entries_0_1_valid_0 338:338
reg sectored_entries_0_1_valid_1 339:339
reg sectored_entries_0_1_valid_2 340:340
reg sectored_entries_0_1_valid_3 341:341
reg sectored_entries_0_2_tag 368:342
reg sectored_entries_0_2_data_0 403:369
reg sectored_entries_0_2_data_1 438:404
reg sectored_entries_0_2_data_2 473:439
reg sectored_entries_0_2_data_3 508:474
reg sectored_entries_0_2_valid_0 509:509
reg sectored_entries_0_2_valid_1 510:510
reg sectored_entries_0_2_valid_2 511:511
reg sectored_entries_0_2_valid_3 512:512
reg sectored_entries_0_3_tag 539:513
reg sectored_entries_0_3_data_0 574:540
reg sectored_entries_0_3_data_1 609:575
reg sectored_entries_0_3_data_2 644:610
reg sectored_entries_0_3_data_3 679:645
reg sectored_entries_0_3_valid_0 680:680
reg sectored_entries_0_3_valid_1 681:681
reg sectored_entries_0_3_valid_2 682:682
reg sectored_entries_0_3_valid_3 683:683
reg sectored_entries_0_4_tag 710:684
reg sectored_entries_0_4_data_0 745:711
reg sectored_entries_0_4_data_1 780:746
reg sectored_entries_0_4_data_2 815:781
reg sectored_entries_0_4_data_3 850:816
reg sectored_entries_0_4_valid_0 851:851
reg sectored_entries_0_4_valid_1 852:852
reg sectored_entries_0_4_valid_2 853:853
reg sectored_entries_0_4_valid_3 854:854
reg sectored_entries_0_5_tag 881:855
reg sectored_entries_0_5_data_0 916:882
reg sectored_entries_0_5_data_1 951:917
reg sectored_entries_0_5_data_2 986:952
reg sectored_entries_0_5_data_3 1021:987
reg sectored_entries_0_5_valid_0 1022:1022
reg sectored_entries_0_5_valid_1 1023:1023
reg sectored_entries_0_5_valid_2 1024:1024
reg sectored_entries_0_5_valid_3 1025:1025
reg sectored_entries_0_6_tag 1052:1026
reg sectored_entries_0_6_data_0 1087:1053
reg sectored_entries_0_6_data_1 1122:1088
reg sectored_entries_0_6_data_2 1157:1123
reg sectored_entries_0_6_data_3 1192:1158
reg sectored_entries_0_6_valid_0 1193:1193
reg sectored_entries_0_6_valid_1 1194:1194
reg sectored_entries_0_6_valid_2 1195:1195
reg sectored_entries_0_6_valid_3 1196:1196
reg sectored_entries_0_7_tag 1223:1197
reg sectored_entries_0_7_data_0 1258:1224
reg sectored_entries_0_7_data_1 1293:1259
reg sectored_entries_0_7_data_2 1328:1294
reg sectored_entries_0_7_data_3 1363:1329
reg sectored_entries_0_7_valid_0 1364:1364
reg sectored_entries_0_7_valid_1 1365:1365
reg sectored_entries_0_7_valid_2 1366:1366
reg sectored_entries_0_7_valid_3 1367:1367
reg superpage_entries_0_level 1369:1368
reg superpage_entries_0_tag 1396:1370
reg superpage_entries_0_data_0 1431:1397
reg superpage_entries_0_valid_0 1432:1432
reg superpage_entries_1_level 1434:1433
reg superpage_entries_1_tag 1461:1435
reg superpage_entries_1_data_0 1496:1462
reg superpage_entries_1_valid_0 1497:1497
reg superpage_entries_2_level 1499:1498
reg superpage_entries_2_tag 1526:1500
reg superpage_entries_2_data_0 1561:1527
reg superpage_entries_2_valid_0 1562:1562
reg superpage_entries_3_level 1564:1563
reg superpage_entries_3_tag 1591:1565
reg superpage_entries_3_data_0 1626:1592
reg superpage_entries_3_valid_0 1627:1627
reg special_entry_level 1629:1628
reg special_entry_tag 1656:1630
reg special_entry_data_0 1691:1657
reg special_entry_valid_0 1692:1692
reg state 1694:1693
reg r_refill_tag 1721:1695
reg r_superpage_repl_addr 1723:1722
reg r_sectored_repl_addr 1726:1724
reg r_sectored_hit_addr 1729:1727
reg r_sectored_hit 1730:1730
reg state_vec_0 1737:1731
reg state_reg_1 1740:1738
--- Module: BTB
reg idxs_0 12:0
reg idxs_1 25:13
reg idxs_2 38:26
reg idxs_3 51:39
reg idxs_4 64:52
reg idxs_5 77:65
reg idxs_6 90:78
reg idxs_7 103:91
reg idxs_8 116:104
reg idxs_9 129:117
reg idxs_10 142:130
reg idxs_11 155:143
reg idxs_12 168:156
reg idxs_13 181:169
reg idxs_14 194:182
reg idxs_15 207:195
reg idxs_16 220:208
reg idxs_17 233:221
reg idxs_18 246:234
reg idxs_19 259:247
reg idxs_20 272:260
reg idxs_21 285:273
reg idxs_22 298:286
reg idxs_23 311:299
reg idxs_24 324:312
reg idxs_25 337:325
reg idxs_26 350:338
reg idxs_27 363:351
reg idxPages_0 366:364
reg idxPages_1 369:367
reg idxPages_2 372:370
reg idxPages_3 375:373
reg idxPages_4 378:376
reg idxPages_5 381:379
reg idxPages_6 384:382
reg idxPages_7 387:385
reg idxPages_8 390:388
reg idxPages_9 393:391
reg idxPages_10 396:394
reg idxPages_11 399:397
reg idxPages_12 402:400
reg idxPages_13 405:403
reg idxPages_14 408:406
reg idxPages_15 411:409
reg idxPages_16 414:412
reg idxPages_17 417:415
reg idxPages_18 420:418
reg idxPages_19 423:421
reg idxPages_20 426:424
reg idxPages_21 429:427
reg idxPages_22 432:430
reg idxPages_23 435:433
reg idxPages_24 438:436
reg idxPages_25 441:439
reg idxPages_26 444:442
reg idxPages_27 447:445
reg tgts_0 460:448
reg tgts_1 473:461
reg tgts_2 486:474
reg tgts_3 499:487
reg tgts_4 512:500
reg tgts_5 525:513
reg tgts_6 538:526
reg tgts_7 551:539
reg tgts_8 564:552
reg tgts_9 577:565
reg tgts_10 590:578
reg tgts_11 603:591
reg tgts_12 616:604
reg tgts_13 629:617
reg tgts_14 642:630
reg tgts_15 655:643
reg tgts_16 668:656
reg tgts_17 681:669
reg tgts_18 694:682
reg tgts_19 707:695
reg tgts_20 720:708
reg tgts_21 733:721
reg tgts_22 746:734
reg tgts_23 759:747
reg tgts_24 772:760
reg tgts_25 785:773
reg tgts_26 798:786
reg tgts_27 811:799
reg tgtPages_0 814:812
reg tgtPages_1 817:815
reg tgtPages_2 820:818
reg tgtPages_3 823:821
reg tgtPages_4 826:824
reg tgtPages_5 829:827
reg tgtPages_6 832:830
reg tgtPages_7 835:833
reg tgtPages_8 838:836
reg tgtPages_9 841:839
reg tgtPages_10 844:842
reg tgtPages_11 847:845
reg tgtPages_12 850:848
reg tgtPages_13 853:851
reg tgtPages_14 856:854
reg tgtPages_15 859:857
reg tgtPages_16 862:860
reg tgtPages_17 865:863
reg tgtPages_18 868:866
reg tgtPages_19 871:869
reg tgtPages_20 874:872
reg tgtPages_21 877:875
reg tgtPages_22 880:878
reg tgtPages_23 883:881
reg tgtPages_24 886:884
reg tgtPages_25 889:887
reg tgtPages_26 892:890
reg tgtPages_27 895:893
reg pages_0 920:896
reg pages_1 945:921
reg pages_2 970:946
reg pages_3 995:971
reg pages_4 1020:996
reg pages_5 1045:1021
reg pageValid 1051:1046
reg isValid 1079:1052
reg cfiType_0 1081:1080
reg cfiType_1 1083:1082
reg cfiType_2 1085:1084
reg cfiType_3 1087:1086
reg cfiType_4 1089:1088
reg cfiType_5 1091:1090
reg cfiType_6 1093:1092
reg cfiType_7 1095:1094
reg cfiType_8 1097:1096
reg cfiType_9 1099:1098
reg cfiType_10 1101:1100
reg cfiType_11 1103:1102
reg cfiType_12 1105:1104
reg cfiType_13 1107:1106
reg cfiType_14 1109:1108
reg cfiType_15 1111:1110
reg cfiType_16 1113:1112
reg cfiType_17 1115:1114
reg cfiType_18 1117:1116
reg cfiType_19 1119:1118
reg cfiType_20 1121:1120
reg cfiType_21 1123:1122
reg cfiType_22 1125:1124
reg cfiType_23 1127:1126
reg cfiType_24 1129:1128
reg cfiType_25 1131:1130
reg cfiType_26 1133:1132
reg cfiType_27 1135:1134
reg brIdx_0 1136:1136
reg brIdx_1 1137:1137
reg brIdx_2 1138:1138
reg brIdx_3 1139:1139
reg brIdx_4 1140:1140
reg brIdx_5 1141:1141
reg brIdx_6 1142:1142
reg brIdx_7 1143:1143
reg brIdx_8 1144:1144
reg brIdx_9 1145:1145
reg brIdx_10 1146:1146
reg brIdx_11 1147:1147
reg brIdx_12 1148:1148
reg brIdx_13 1149:1149
reg brIdx_14 1150:1150
reg brIdx_15 1151:1151
reg brIdx_16 1152:1152
reg brIdx_17 1153:1153
reg brIdx_18 1154:1154
reg brIdx_19 1155:1155
reg brIdx_20 1156:1156
reg brIdx_21 1157:1157
reg brIdx_22 1158:1158
reg brIdx_23 1159:1159
reg brIdx_24 1160:1160
reg brIdx_25 1161:1161
reg brIdx_26 1162:1162
reg brIdx_27 1163:1163
reg r_btb_updatePipe_valid 1164:1164
reg r_btb_updatePipe_bits_prediction_entry 1169:1165
reg r_btb_updatePipe_bits_pc 1208:1170
reg r_btb_updatePipe_bits_isValid 1209:1209
reg r_btb_updatePipe_bits_br_pc 1248:1210
reg r_btb_updatePipe_bits_cfiType 1250:1249
reg nextPageRepl 1253:1251
reg state_reg 1280:1254
reg r_respPipe_valid 1281:1281
reg r_respPipe_bits_taken 1282:1282
reg r_respPipe_bits_entry 1287:1283
reg history 1295:1288
reg reset_waddr 1305:1296
reg count 1308:1306
reg pos 1311:1309
reg stack_0 1350:1312
reg stack_1 1389:1351
reg stack_2 1428:1390
reg stack_3 1467:1429
reg stack_4 1506:1468
reg stack_5 1545:1507
--- Module: Frontend
inst_ff:ICache icache 452:0
inst_macro:ICache icache 11:0
inst_ff:ShiftQueue_7 fq 907:453
inst_ff:TLB_2 tlb 2648:908
inst_ff:BTB btb 4194:2649
inst_macro:BTB btb 12:12
reg s1_valid 4195:4195
reg s2_valid 4196:4196
reg s1_pc 4236:4197
reg s1_speculative 4237:4237
reg s2_pc 4277:4238
reg s2_btb_resp_valid 4278:4278
reg s2_btb_resp_bits_taken 4279:4279
reg s2_btb_resp_bits_bridx 4280:4280
reg s2_btb_resp_bits_entry 4285:4281
reg s2_btb_resp_bits_bht_history 4293:4286
reg s2_btb_resp_bits_bht_value 4294:4294
reg s2_tlb_resp_miss 4295:4295
reg s2_tlb_resp_pf_inst 4296:4296
reg s2_tlb_resp_ae_inst 4297:4297
reg s2_tlb_resp_cacheable 4298:4298
reg s2_speculative 4299:4299
reg s2_partial_insn_valid 4300:4300
reg s2_partial_insn 4316:4301
reg wrong_path 4317:4317
reg s2_replay_REG 4318:4318
reg fq_io_enq_valid_REG 4319:4319
--- Module: FPUDecoder
--- Module: MulAddRecFNPipe
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny 0:0
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNAOrB 1:1
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfA 2:2
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroA 3:3
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfB 4:4
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroB 5:5
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_signProd 6:6
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNC 7:7
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfC 8:8
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroC 9:9
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum 19:10
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_doSubMags 20:20
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CIsDominant 21:21
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist 26:22
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_highAlignedSigC 52:27
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC 53:53
reg mulAddRecFNToRaw_postMul_io_mulAddResult_b 102:54
reg mulAddRecFNToRaw_postMul_io_roundingMode_b 105:103
reg roundingMode_stage0_b 108:106
reg valid_stage0_v 109:109
reg roundRawFNToRecFN_io_invalidExc_b 110:110
reg roundRawFNToRecFN_io_in_b_isNaN 111:111
reg roundRawFNToRecFN_io_in_b_isInf 112:112
reg roundRawFNToRecFN_io_in_b_isZero 113:113
reg roundRawFNToRecFN_io_in_b_sign 114:114
reg roundRawFNToRecFN_io_in_b_sExp 124:115
reg roundRawFNToRecFN_io_in_b_sig 151:125
reg roundRawFNToRecFN_io_roundingMode_b 154:152
--- Module: FPUFMAPipe
inst_ff:MulAddRecFNPipe fma 154:0
reg valid 155:155
reg in_rm 158:156
reg in_fmaCmd 160:159
reg in_in1 225:161
reg in_in2 290:226
reg in_in3 355:291
--- Module: CompareRecFN
--- Module: RecFNToIN_4
--- Module: RecFNToIN_5
--- Module: FPToInt
reg in_ren2 0:0
reg in_typeTagOut 2:1
reg in_wflags 3:3
reg in_rm 6:4
reg in_typ 8:7
reg in_fmt 10:9
reg in_in1 75:11
reg in_in2 140:76
--- Module: RoundAnyRawFNToRecFN_9
--- Module: INToRecFN_4
--- Module: RoundAnyRawFNToRecFN_10
--- Module: INToRecFN_5
--- Module: IntToFP
reg inPipe_valid 0:0
reg inPipe_bits_typeTagIn 2:1
reg inPipe_bits_wflags 3:3
reg inPipe_bits_rm 6:4
reg inPipe_bits_typ 8:7
reg inPipe_bits_in1 72:9
reg io_out_b_data 137:73
reg io_out_b_exc 142:138
--- Module: RoundAnyRawFNToRecFN_11
--- Module: RecFNToRecFN
--- Module: FPToFP
reg inPipe_valid 0:0
reg inPipe_bits_ren2 1:1
reg inPipe_bits_typeTagOut 3:2
reg inPipe_bits_wflags 4:4
reg inPipe_bits_rm 7:5
reg inPipe_bits_in1 72:8
reg inPipe_bits_in2 137:73
reg io_out_b_data 202:138
reg io_out_b_exc 207:203
--- Module: MulAddRecFNToRaw_preMul_5
--- Module: MulAddRecFNToRaw_postMul_5
--- Module: RoundAnyRawFNToRecFN_12
--- Module: RoundRawFNToRecFN_5
--- Module: MulAddRecFNPipe_1
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny 0:0
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNAOrB 1:1
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfA 2:2
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroA 3:3
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfB 4:4
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroB 5:5
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_signProd 6:6
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNC 7:7
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfC 8:8
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroC 9:9
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum 22:10
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_doSubMags 23:23
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CIsDominant 24:24
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist 30:25
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_highAlignedSigC 85:31
reg mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC 86:86
reg mulAddRecFNToRaw_postMul_io_mulAddResult_b 193:87
reg mulAddRecFNToRaw_postMul_io_roundingMode_b 196:194
reg roundingMode_stage0_b 199:197
reg valid_stage0_v 200:200
reg roundRawFNToRecFN_io_invalidExc_b 201:201
reg roundRawFNToRecFN_io_in_b_isNaN 202:202
reg roundRawFNToRecFN_io_in_b_isInf 203:203
reg roundRawFNToRecFN_io_in_b_isZero 204:204
reg roundRawFNToRecFN_io_in_b_sign 205:205
reg roundRawFNToRecFN_io_in_b_sExp 218:206
reg roundRawFNToRecFN_io_in_b_sig 274:219
reg roundRawFNToRecFN_io_roundingMode_b 277:275
reg io_validout_v 278:278
--- Module: FPUFMAPipe_1
inst_ff:MulAddRecFNPipe_1 fma 278:0
reg valid 279:279
reg in_rm 282:280
reg in_fmaCmd 284:283
reg in_in1 349:285
reg in_in2 414:350
reg in_in3 479:415
reg io_out_b_data 544:480
reg io_out_b_exc 549:545
--- Module: DivSqrtRawFN_small
reg cycleNum 26:0
reg sqrtOp_Z 27:27
reg majorExc_Z 28:28
reg isNaN_Z 29:29
reg isInf_Z 30:30
reg isZero_Z 31:31
reg sign_Z 32:32
reg sExp_Z 42:33
reg fractB_Z 65:43
reg roundingMode_Z 68:66
reg rem_Z 94:69
reg notZeroRem_Z 95:95
reg sigX_Z 121:96
--- Module: DivSqrtRecFNToRaw_small
inst_ff:DivSqrtRawFN_small divSqrtRawFN_ 121:0
--- Module: DivSqrtRecFN_small
inst_ff:DivSqrtRecFNToRaw_small divSqrtRecFNToRaw 121:0
--- Module: DivSqrtRawFN_small_1
reg cycleNum 55:0
reg sqrtOp_Z 56:56
reg majorExc_Z 57:57
reg isNaN_Z 58:58
reg isInf_Z 59:59
reg isZero_Z 60:60
reg sign_Z 61:61
reg sExp_Z 74:62
reg fractB_Z 126:75
reg roundingMode_Z 129:127
reg rem_Z 184:130
reg notZeroRem_Z 185:185
reg sigX_Z 240:186
--- Module: DivSqrtRecFNToRaw_small_1
inst_ff:DivSqrtRawFN_small_1 divSqrtRawFN_ 240:0
--- Module: DivSqrtRecFN_small_1
inst_ff:DivSqrtRecFNToRaw_small_1 divSqrtRecFNToRaw 240:0
--- Module: FPU
inst_ff:FPUFMAPipe sfma 355:0
inst_ff:FPToInt fpiu 496:356
inst_ff:IntToFP ifpu 639:497
inst_ff:FPToFP fpmu 847:640
inst_ff:FPUFMAPipe_1 dfma 1397:848
inst_ff:DivSqrtRecFN_small divSqrt 1519:1398
inst_ff:DivSqrtRecFN_small_1 divSqrt_1 1760:1520
reg ex_reg_valid 1761:1761
reg ex_reg_inst 1793:1762
reg ex_reg_ctrl_ren2 1794:1794
reg ex_reg_ctrl_ren3 1795:1795
reg ex_reg_ctrl_swap23 1796:1796
reg ex_reg_ctrl_typeTagIn 1798:1797
reg ex_reg_ctrl_typeTagOut 1800:1799
reg ex_reg_ctrl_fromint 1801:1801
reg ex_reg_ctrl_toint 1802:1802
reg ex_reg_ctrl_fastpipe 1803:1803
reg ex_reg_ctrl_fma 1804:1804
reg ex_reg_ctrl_div 1805:1805
reg ex_reg_ctrl_sqrt 1806:1806
reg ex_reg_ctrl_wflags 1807:1807
reg ex_ra_0 1812:1808
reg ex_ra_1 1817:1813
reg ex_ra_2 1822:1818
reg load_wb 1823:1823
reg load_wb_typeTag 1825:1824
reg load_wb_data 1889:1826
reg load_wb_tag 1894:1890
reg mem_reg_valid 1895:1895
reg mem_reg_inst 1927:1896
reg wb_reg_valid 1928:1928
reg mem_ctrl_typeTagOut 1930:1929
reg mem_ctrl_fromint 1931:1931
reg mem_ctrl_toint 1932:1932
reg mem_ctrl_fastpipe 1933:1933
reg mem_ctrl_fma 1934:1934
reg mem_ctrl_div 1935:1935
reg mem_ctrl_sqrt 1936:1936
reg mem_ctrl_wflags 1937:1937
reg wb_ctrl_toint 1938:1938
reg divSqrt_waddr 1943:1939
reg wen 1946:1944
reg wbInfo_0_rd 1951:1947
reg wbInfo_0_typeTag 1952:1952
reg wbInfo_0_pipeid 1954:1953
reg wbInfo_1_rd 1959:1955
reg wbInfo_1_typeTag 1960:1960
reg wbInfo_1_pipeid 1962:1961
reg wbInfo_2_rd 1967:1963
reg wbInfo_2_typeTag 1968:1968
reg wbInfo_2_pipeid 1970:1969
reg write_port_busy 1971:1971
reg divSqrt_killed 1972:1972
reg wb_toint_exc 1977:1973
reg io_sboard_set_REG 1978:1978
--- Module: HellaCacheArbiter
reg s1_id 1:0
reg s2_id 3:2
--- Module: Arbiter_9
--- Module: OptimizationBarrier_135
--- Module: OptimizationBarrier_136
--- Module: PTW
inst_macro:l2_tlb_ram_0 l2_tlb_ram_0 0:0
reg state 2:0
reg l2_refill 3:3
reg resp_valid_0 4:4
reg resp_valid_1 5:5
reg resp_valid_2 6:6
reg invalidated 7:7
reg count 9:8
reg resp_ae 10:10
reg r_req_addr 37:11
reg r_req_dest 39:38
reg r_pte_ppn 93:40
reg r_pte_d 94:94
reg r_pte_a 95:95
reg r_pte_g 96:96
reg r_pte_u 97:97
reg r_pte_x 98:98
reg r_pte_w 99:99
reg r_pte_r 100:100
reg r_pte_v 101:101
reg mem_resp_valid 102:102
reg mem_resp_data 166:103
reg state_reg 173:167
reg valid 181:174
reg tags_0 213:182
reg tags_1 245:214
reg tags_2 277:246
reg tags_3 309:278
reg tags_4 341:310
reg tags_5 373:342
reg tags_6 405:374
reg tags_7 437:406
reg data_0 457:438
reg data_1 477:458
reg data_2 497:478
reg data_3 517:498
reg data_4 537:518
reg data_5 557:538
reg data_6 577:558
reg data_7 597:578
reg pte_hit 598:598
reg g_0 1622:599
reg valid_1_0 2646:1623
reg s1_valid 2647:2647
reg s2_valid 2648:2648
reg r_1 2692:2649
reg s2_valid_vec 2693:2693
reg s2_g_vec_0 2694:2694
--- Module: RRArbiter_5
reg lastGrant 0:0
--- Module: RoccCommandRouter
inst_ff:Queue_43 cmd 2:0
inst_macro:Queue_43 cmd 8:0
--- Module: QueueCompatibility_2
reg enq_ptr_value 0:0
reg deq_ptr_value 1:1
reg maybe_full 2:2
--- Module: SimpleHellaCacheIFReplayQueue
inst_ff:QueueCompatibility_2 nackq 2:0
reg replaying 3:3
--- Module: Arbiter_10
--- Module: SimpleHellaCacheIF
inst_ff:SimpleHellaCacheIFReplayQueue replayq 3:0
reg s1_req_fire 4:4
reg s2_req_fire 5:5
reg s1_req_tag 13:6
reg s2_req_tag 21:14
reg REG 22:22
--- Module: Queue_53
reg value 0:0
reg value_1 1:1
reg maybe_full 2:2
--- Module: RVCExpander
--- Module: IBuf
reg nBufValid 0:0
reg buf__pc 40:1
reg buf__data 72:41
reg buf__xcpt_pf_inst 73:73
reg buf__xcpt_ae_inst 74:74
reg buf__replay 75:75
reg ibufBTBResp_entry 80:76
reg ibufBTBResp_bht_history 88:81
--- Module: CSRFile
reg reg_mstatus_prv 1:0
reg reg_mstatus_tsr 2:2
reg reg_mstatus_tw 3:3
reg reg_mstatus_tvm 4:4
reg reg_mstatus_mxr 5:5
reg reg_mstatus_sum 6:6
reg reg_mstatus_mprv 7:7
reg reg_mstatus_fs 9:8
reg reg_mstatus_mpp 11:10
reg reg_mstatus_spp 12:12
reg reg_mstatus_mpie 13:13
reg reg_mstatus_spie 14:14
reg reg_mstatus_mie 15:15
reg reg_mstatus_sie 16:16
reg reg_dcsr_prv 18:17
reg reg_singleStepped 19:19
reg reg_dcsr_ebreakm 20:20
reg reg_dcsr_ebreaks 21:21
reg reg_dcsr_ebreaku 22:22
reg reg_debug 23:23
reg reg_mideleg 87:24
reg reg_medeleg 151:88
reg reg_dcsr_cause 154:152
reg reg_dcsr_step 155:155
reg reg_dpc 195:156
reg reg_dscratch 259:196
reg reg_bp_0_control_dmode 260:260
reg reg_bp_0_control_action 261:261
reg reg_bp_0_control_tmatch 263:262
reg reg_bp_0_control_m 264:264
reg reg_bp_0_control_s 265:265
reg reg_bp_0_control_u 266:266
reg reg_bp_0_control_x 267:267
reg reg_bp_0_control_w 268:268
reg reg_bp_0_control_r 269:269
reg reg_bp_0_address 308:270
reg reg_pmp_0_cfg_l 309:309
reg reg_pmp_0_cfg_a 311:310
reg reg_pmp_0_cfg_x 312:312
reg reg_pmp_0_cfg_w 313:313
reg reg_pmp_0_cfg_r 314:314
reg reg_pmp_0_addr 344:315
reg reg_pmp_1_cfg_l 345:345
reg reg_pmp_1_cfg_a 347:346
reg reg_pmp_1_cfg_x 348:348
reg reg_pmp_1_cfg_w 349:349
reg reg_pmp_1_cfg_r 350:350
reg reg_pmp_1_addr 380:351
reg reg_pmp_2_cfg_l 381:381
reg reg_pmp_2_cfg_a 383:382
reg reg_pmp_2_cfg_x 384:384
reg reg_pmp_2_cfg_w 385:385
reg reg_pmp_2_cfg_r 386:386
reg reg_pmp_2_addr 416:387
reg reg_pmp_3_cfg_l 417:417
reg reg_pmp_3_cfg_a 419:418
reg reg_pmp_3_cfg_x 420:420
reg reg_pmp_3_cfg_w 421:421
reg reg_pmp_3_cfg_r 422:422
reg reg_pmp_3_addr 452:423
reg reg_pmp_4_cfg_l 453:453
reg reg_pmp_4_cfg_a 455:454
reg reg_pmp_4_cfg_x 456:456
reg reg_pmp_4_cfg_w 457:457
reg reg_pmp_4_cfg_r 458:458
reg reg_pmp_4_addr 488:459
reg reg_pmp_5_cfg_l 489:489
reg reg_pmp_5_cfg_a 491:490
reg reg_pmp_5_cfg_x 492:492
reg reg_pmp_5_cfg_w 493:493
reg reg_pmp_5_cfg_r 494:494
reg reg_pmp_5_addr 524:495
reg reg_pmp_6_cfg_l 525:525
reg reg_pmp_6_cfg_a 527:526
reg reg_pmp_6_cfg_x 528:528
reg reg_pmp_6_cfg_w 529:529
reg reg_pmp_6_cfg_r 530:530
reg reg_pmp_6_addr 560:531
reg reg_pmp_7_cfg_l 561:561
reg reg_pmp_7_cfg_a 563:562
reg reg_pmp_7_cfg_x 564:564
reg reg_pmp_7_cfg_w 565:565
reg reg_pmp_7_cfg_r 566:566
reg reg_pmp_7_addr 596:567
reg reg_mie 660:597
reg reg_mip_seip 661:661
reg reg_mip_stip 662:662
reg reg_mip_ssip 663:663
reg reg_mepc 703:664
reg reg_mcause 767:704
reg reg_mtval 807:768
reg reg_mscratch 871:808
reg reg_mtvec 903:872
reg reg_mcounteren 935:904
reg reg_scounteren 967:936
reg reg_sepc 1007:968
reg reg_scause 1071:1008
reg reg_stval 1111:1072
reg reg_sscratch 1175:1112
reg reg_stvec 1214:1176
reg reg_satp_mode 1218:1215
reg reg_satp_ppn 1262:1219
reg reg_wfi 1263:1263
reg reg_fflags 1268:1264
reg reg_frm 1271:1269
reg reg_mcountinhibit 1274:1272
reg value_lo 1280:1275
reg value_hi 1338:1281
reg value_lo_1 1344:1339
reg value_hi_1 1402:1345
reg reg_misa 1466:1403
reg reg_custom_0 1530:1467
reg io_status_dprv_REG 1532:1531
reg io_status_cease_r 1533:1533
--- Module: BreakpointUnit
--- Module: ALU
--- Module: MulDiv
reg state 2:0
reg req_dw 3:3
reg req_tag 8:4
reg count 15:9
reg neg_out 16:16
reg isHi 17:17
reg resHi 18:18
reg divisor 83:19
reg remainder 213:84
--- Module: plusarg_reader_99
--- Module: PlusArgTimeout
--- Module: Rocket
inst_ff:IBuf ibuf 88:0
inst_ff:CSRFile csr 1622:89
inst_ff:MulDiv div 1836:1623
reg id_reg_pause 1837:1837
reg imem_might_request_reg 1838:1838
reg ex_ctrl_fp 1839:1839
reg ex_ctrl_rocc 1840:1840
reg ex_ctrl_branch 1841:1841
reg ex_ctrl_jal 1842:1842
reg ex_ctrl_jalr 1843:1843
reg ex_ctrl_rxs2 1844:1844
reg ex_ctrl_rxs1 1845:1845
reg ex_ctrl_sel_alu2 1847:1846
reg ex_ctrl_sel_alu1 1849:1848
reg ex_ctrl_sel_imm 1852:1850
reg ex_ctrl_alu_dw 1853:1853
reg ex_ctrl_alu_fn 1857:1854
reg ex_ctrl_mem 1858:1858
reg ex_ctrl_mem_cmd 1863:1859
reg ex_ctrl_rfs1 1864:1864
reg ex_ctrl_rfs2 1865:1865
reg ex_ctrl_wfd 1866:1866
reg ex_ctrl_div 1867:1867
reg ex_ctrl_wxd 1868:1868
reg ex_ctrl_csr 1871:1869
reg ex_ctrl_fence_i 1872:1872
reg mem_ctrl_fp 1873:1873
reg mem_ctrl_rocc 1874:1874
reg mem_ctrl_branch 1875:1875
reg mem_ctrl_jal 1876:1876
reg mem_ctrl_jalr 1877:1877
reg mem_ctrl_rxs2 1878:1878
reg mem_ctrl_rxs1 1879:1879
reg mem_ctrl_mem 1880:1880
reg mem_ctrl_rfs1 1881:1881
reg mem_ctrl_rfs2 1882:1882
reg mem_ctrl_wfd 1883:1883
reg mem_ctrl_div 1884:1884
reg mem_ctrl_wxd 1885:1885
reg mem_ctrl_csr 1888:1886
reg mem_ctrl_fence_i 1889:1889
reg wb_ctrl_rocc 1890:1890
reg wb_ctrl_rxs2 1891:1891
reg wb_ctrl_rxs1 1892:1892
reg wb_ctrl_mem 1893:1893
reg wb_ctrl_rfs1 1894:1894
reg wb_ctrl_rfs2 1895:1895
reg wb_ctrl_wfd 1896:1896
reg wb_ctrl_div 1897:1897
reg wb_ctrl_wxd 1898:1898
reg wb_ctrl_csr 1901:1899
reg wb_ctrl_fence_i 1902:1902
reg ex_reg_xcpt_interrupt 1903:1903
reg ex_reg_valid 1904:1904
reg ex_reg_rvc 1905:1905
reg ex_reg_btb_resp_entry 1910:1906
reg ex_reg_btb_resp_bht_history 1918:1911
reg ex_reg_xcpt 1919:1919
reg ex_reg_flush_pipe 1920:1920
reg ex_reg_load_use 1921:1921
reg ex_reg_cause 1985:1922
reg ex_reg_replay 1986:1986
reg ex_reg_pc 2026:1987
reg ex_reg_mem_size 2028:2027
reg ex_reg_inst 2060:2029
reg ex_reg_raw_inst 2092:2061
reg mem_reg_xcpt_interrupt 2093:2093
reg mem_reg_valid 2094:2094
reg mem_reg_rvc 2095:2095
reg mem_reg_btb_resp_entry 2100:2096
reg mem_reg_btb_resp_bht_history 2108:2101
reg mem_reg_xcpt 2109:2109
reg mem_reg_replay 2110:2110
reg mem_reg_flush_pipe 2111:2111
reg mem_reg_cause 2175:2112
reg mem_reg_slow_bypass 2176:2176
reg mem_reg_load 2177:2177
reg mem_reg_store 2178:2178
reg mem_reg_sfence 2179:2179
reg mem_reg_pc 2219:2180
reg mem_reg_inst 2251:2220
reg mem_reg_mem_size 2253:2252
reg mem_reg_raw_inst 2285:2254
reg mem_reg_wdata 2349:2286
reg mem_reg_rs2 2413:2350
reg mem_br_taken 2414:2414
reg wb_reg_valid 2415:2415
reg wb_reg_xcpt 2416:2416
reg wb_reg_replay 2417:2417
reg wb_reg_flush_pipe 2418:2418
reg wb_reg_cause 2482:2419
reg wb_reg_sfence 2483:2483
reg wb_reg_pc 2523:2484
reg wb_reg_mem_size 2525:2524
reg wb_reg_inst 2557:2526
reg wb_reg_raw_inst 2589:2558
reg wb_reg_wdata 2653:2590
reg wb_reg_rs2 2717:2654
reg id_reg_fence 2718:2718
reg ex_reg_rs_bypass_0 2719:2719
reg ex_reg_rs_bypass_1 2720:2720
reg ex_reg_rs_lsb_0 2722:2721
reg ex_reg_rs_lsb_1 2724:2723
reg ex_reg_rs_msb_0 2786:2725
reg ex_reg_rs_msb_1 2848:2787
reg _r 2880:2849
reg id_stall_fpu__r 2912:2881
reg blocked 2913:2913
reg rocc_blocked 2914:2914
reg div_io_kill_REG 2915:2915
reg coreMonitorBundle_rd0val_x20 2979:2916
reg coreMonitorBundle_rd0val_REG 3043:2980
reg coreMonitorBundle_rd1val_x26 3107:3044
reg coreMonitorBundle_rd1val_REG 3171:3108
--- Module: RocketTile
inst_ff:TLXbar_7 tlMasterXbar 14:0
inst_ff:DCache dcache 4356:15
inst_macro:DCache dcache 35:0
inst_ff:CharacterCountExample efpga 4545:4357
inst_ff:Gemmini gemmini 37501:4546
inst_macro:Gemmini gemmini 371:36
inst_ff:Frontend frontend 41821:37502
inst_macro:Frontend frontend 384:372
inst_ff:FPU fpuOpt 43800:41822
inst_macro:FPU fpuOpt 385:385
inst_ff:HellaCacheArbiter dcacheArb 43804:43801
inst_ff:PTW ptw 46499:43805
inst_macro:PTW ptw 386:386
inst_ff:RRArbiter_5 respArb 46500:46500
inst_ff:RoccCommandRouter cmdRouter 46503:46501
inst_macro:RoccCommandRouter cmdRouter 395:387
inst_ff:SimpleHellaCacheIF dcIF 46526:46504
inst_ff:Queue_53 respArb_io_in_0_q 46529:46527
inst_macro:Queue_53 respArb_io_in_0_q 397:396
inst_ff:SimpleHellaCacheIF dcIF_1 46552:46530
inst_ff:Queue_53 respArb_io_in_1_q 46555:46553
inst_macro:Queue_53 respArb_io_in_1_q 399:398
inst_ff:Rocket core 49727:46556
inst_macro:Rocket core 400:400
reg bundleOut_0_0_REG 49728:49728
--- Module: TileResetDomain
inst_ff:RocketTile tile 49728:0
inst_macro:RocketTile tile 400:0
--- Module: TLBuffer_19
--- Module: TLMonitor_49
--- Module: TLMonitor_50
--- Module: RationalCrossingSource_3
reg enq_in_REG 0:0
reg count 2:1
reg io_deq_bits1_r_opcode 5:3
reg io_deq_bits1_r_param 8:6
reg io_deq_bits1_r_size 12:9
reg io_deq_bits1_r_source 17:13
reg io_deq_bits1_r_address 49:18
reg io_deq_bits1_r_mask 57:50
reg io_deq_bits1_r_data 121:58
reg io_deq_bits1_r_corrupt 122:122
--- Module: RationalCrossingSink_4
reg count 1:0
--- Module: RationalCrossingSource_4
reg enq_in_REG 0:0
reg count 2:1
reg io_deq_bits1_r_opcode 5:3
reg io_deq_bits1_r_param 8:6
reg io_deq_bits1_r_size 12:9
reg io_deq_bits1_r_source 14:13
reg io_deq_bits1_r_address 46:15
reg io_deq_bits1_r_mask 54:47
reg io_deq_bits1_r_data 118:55
--- Module: RationalCrossingSink_5
reg count 1:0
--- Module: RationalCrossingSink_6
reg count 1:0
--- Module: RationalCrossingSource_5
reg enq_in_REG 0:0
reg count 2:1
reg io_deq_bits1_r_opcode 5:3
reg io_deq_bits1_r_param 8:6
reg io_deq_bits1_r_size 12:9
reg io_deq_bits1_r_source 14:13
reg io_deq_bits1_r_address 46:15
reg io_deq_bits1_r_data 110:47
--- Module: RationalCrossingSource_6
reg enq_in_REG 0:0
reg count 2:1
reg io_deq_bits1_r_sink 5:3
--- Module: TLRationalCrossingSource_1
inst_ff:RationalCrossingSource_3 bundleOut_0_a_source 122:0
inst_ff:RationalCrossingSink_4 bundleIn_0_d_sink 124:123
inst_ff:RationalCrossingSource_4 bundleOut_1_a_source 243:125
inst_ff:RationalCrossingSink_5 bundleIn_1_d_sink 245:244
inst_ff:RationalCrossingSink_6 bundleIn_1_b_sink 247:246
inst_ff:RationalCrossingSource_5 bundleOut_1_c_source 358:248
inst_ff:RationalCrossingSource_6 bundleOut_1_e_source 364:359
--- Module: NonSyncResetSynchronizerPrimitiveShiftReg_d3
reg sync_0 0:0
reg sync_1 1:1
reg sync_2 2:2
--- Module: SynchronizerShiftReg_w1_d3
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain 2:0
--- Module: IntSyncAsyncCrossingSink
inst_ff:SynchronizerShiftReg_w1_d3 chain 2:0
--- Module: IntSyncRationalCrossingSink
reg REG_0 0:0
reg REG_1 1:1
--- Module: IntSyncRationalCrossingSink_1
reg REG_0 0:0
--- Module: AsyncResetRegVec_w1_i0
reg reg 0:0
--- Module: IntSyncCrossingSource_1
inst_ff:AsyncResetRegVec_w1_i0 reg 0:0
--- Module: TilePRCIDomain
inst_ff:TileResetDomain tile_reset_domain 49728:0
inst_macro:TileResetDomain tile_reset_domain 400:0
inst_ff:TLRationalCrossingSource_1 rsource 50093:49729
inst_ff:IntSyncAsyncCrossingSink intsink 50096:50094
inst_ff:IntSyncRationalCrossingSink intsink_1 50098:50097
inst_ff:IntSyncRationalCrossingSink_1 intsink_2 50099:50099
inst_ff:IntSyncRationalCrossingSink_1 intsink_3 50100:50100
inst_ff:IntSyncCrossingSource_1 intsource_1 50101:50101
inst_ff:IntSyncCrossingSource_1 intsource_2 50102:50102
inst_ff:IntSyncCrossingSource_1 intsource_3 50103:50103
--- Module: TLMonitor_51
--- Module: LevelGateway
reg inFlight 0:0
--- Module: PLICFanIn
--- Module: Queue_55
reg maybe_full 0:0
--- Module: TLPLIC
inst_ff:LevelGateway gateways_gateway 0:0
inst_ff:LevelGateway gateways_gateway_1 1:1
inst_ff:LevelGateway gateways_gateway_2 2:2
inst_ff:LevelGateway gateways_gateway_3 3:3
inst_ff:LevelGateway gateways_gateway_4 4:4
inst_ff:LevelGateway gateways_gateway_5 5:5
inst_ff:LevelGateway gateways_gateway_6 6:6
inst_ff:LevelGateway gateways_gateway_7 7:7
inst_ff:LevelGateway gateways_gateway_8 8:8
inst_ff:LevelGateway gateways_gateway_9 9:9
inst_ff:LevelGateway gateways_gateway_10 10:10
inst_ff:LevelGateway gateways_gateway_11 11:11
inst_ff:LevelGateway gateways_gateway_12 12:12
inst_ff:LevelGateway gateways_gateway_13 13:13
inst_ff:LevelGateway gateways_gateway_14 14:14
inst_ff:LevelGateway gateways_gateway_15 15:15
inst_ff:LevelGateway gateways_gateway_16 16:16
inst_ff:LevelGateway gateways_gateway_17 17:17
inst_ff:LevelGateway gateways_gateway_18 18:18
inst_ff:LevelGateway gateways_gateway_19 19:19
inst_ff:LevelGateway gateways_gateway_20 20:20
inst_ff:LevelGateway gateways_gateway_21 21:21
inst_ff:LevelGateway gateways_gateway_22 22:22
inst_ff:LevelGateway gateways_gateway_23 23:23
inst_ff:LevelGateway gateways_gateway_24 24:24
inst_ff:LevelGateway gateways_gateway_25 25:25
inst_ff:LevelGateway gateways_gateway_26 26:26
inst_ff:LevelGateway gateways_gateway_27 27:27
inst_ff:LevelGateway gateways_gateway_28 28:28
inst_ff:LevelGateway gateways_gateway_29 29:29
inst_ff:LevelGateway gateways_gateway_30 30:30
inst_ff:LevelGateway gateways_gateway_31 31:31
inst_ff:LevelGateway gateways_gateway_32 32:32
inst_ff:LevelGateway gateways_gateway_33 33:33
inst_ff:Queue_55 out_back 34:34
inst_macro:Queue_55 out_back 5:0
reg priority_0 37:35
reg priority_1 40:38
reg priority_2 43:41
reg priority_3 46:44
reg priority_4 49:47
reg priority_5 52:50
reg priority_6 55:53
reg priority_7 58:56
reg priority_8 61:59
reg priority_9 64:62
reg priority_10 67:65
reg priority_11 70:68
reg priority_12 73:71
reg priority_13 76:74
reg priority_14 79:77
reg priority_15 82:80
reg priority_16 85:83
reg priority_17 88:86
reg priority_18 91:89
reg priority_19 94:92
reg priority_20 97:95
reg priority_21 100:98
reg priority_22 103:101
reg priority_23 106:104
reg priority_24 109:107
reg priority_25 112:110
reg priority_26 115:113
reg priority_27 118:116
reg priority_28 121:119
reg priority_29 124:122
reg priority_30 127:125
reg priority_31 130:128
reg priority_32 133:131
reg priority_33 136:134
reg threshold_0 139:137
reg threshold_1 142:140
reg pending_0 143:143
reg pending_1 144:144
reg pending_2 145:145
reg pending_3 146:146
reg pending_4 147:147
reg pending_5 148:148
reg pending_6 149:149
reg pending_7 150:150
reg pending_8 151:151
reg pending_9 152:152
reg pending_10 153:153
reg pending_11 154:154
reg pending_12 155:155
reg pending_13 156:156
reg pending_14 157:157
reg pending_15 158:158
reg pending_16 159:159
reg pending_17 160:160
reg pending_18 161:161
reg pending_19 162:162
reg pending_20 163:163
reg pending_21 164:164
reg pending_22 165:165
reg pending_23 166:166
reg pending_24 167:167
reg pending_25 168:168
reg pending_26 169:169
reg pending_27 170:170
reg pending_28 171:171
reg pending_29 172:172
reg pending_30 173:173
reg pending_31 174:174
reg pending_32 175:175
reg pending_33 176:176
reg enables_0_0 183:177
reg enables_0_1 191:184
reg enables_0_2 199:192
reg enables_0_3 207:200
reg enables_0_4 210:208
reg enables_1_0 217:211
reg enables_1_1 225:218
reg enables_1_2 233:226
reg enables_1_3 241:234
reg enables_1_4 244:242
reg maxDevs_0 250:245
reg maxDevs_1 256:251
reg bundleOut_0_0_REG 259:257
reg bundleOut_1_0_REG 262:260
--- Module: ClockSinkDomain
inst_ff:TLPLIC plic 262:0
inst_macro:TLPLIC plic 5:0
--- Module: TLMonitor_52
--- Module: CLINT
reg time 63:0
reg timecmp_0 127:64
reg ipi_0 128:128
--- Module: TLMonitor_53
--- Module: TLXbar_10
reg beatsLeft 0:0
reg readys_mask 2:1
reg state_0 3:3
reg state_1 4:4
--- Module: DMIToTL
--- Module: TLMonitor_54
--- Module: TLDebugModuleOuter
reg DMCONTROLReg_haltreq 0:0
reg DMCONTROLReg_ndmreset 1:1
reg DMCONTROLReg_dmactive 2:2
reg hrmaskReg_0 3:3
reg debugIntRegs_0 4:4
reg innerCtrlValidReg 5:5
reg innerCtrlResumeReqReg 6:6
reg innerCtrlAckHaveResetReg 7:7
--- Module: TLMonitor_55
--- Module: TLBusBypassBar
reg in_reset 0:0
reg bypass_reg 1:1
reg flight 3:2
reg stall_counter 4:4
reg counter 5:5
reg counter_3 6:6
--- Module: TLMonitor_56
--- Module: TLError_1
reg idle 0:0
reg beatsLeft 1:1
reg state_1 2:2
reg counter 3:3
--- Module: TLBusBypass
inst_ff:TLBusBypassBar bar 6:0
inst_ff:TLError_1 error 10:7
--- Module: TLMonitor_57
--- Module: AsyncResetSynchronizerPrimitiveShiftReg_d3_i0
reg sync_0 0:0
reg sync_1 1:1
reg sync_2 2:2
--- Module: AsyncResetSynchronizerShiftReg_w1_d3_i0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain 2:0
--- Module: AsyncResetSynchronizerShiftReg_w1_d3_i0_1
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain 2:0
--- Module: AsyncValidSync
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0_1 io_out_source_valid_0 2:0
--- Module: AsyncQueueSource
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray 2:0
inst_ff:AsyncValidSync source_valid_0 5:3
inst_ff:AsyncValidSync source_valid_1 8:6
inst_ff:AsyncValidSync sink_extend 11:9
inst_ff:AsyncValidSync sink_valid 14:12
reg mem_0_opcode 17:15
reg mem_0_address 26:18
reg mem_0_data 58:27
reg widx_widx_bin 59:59
reg ready_reg 60:60
reg widx_gray 61:61
--- Module: ClockCrossingReg_w43
reg cdc_reg 42:0
--- Module: AsyncQueueSink
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray 2:0
inst_ff:ClockCrossingReg_w43 io_deq_bits_deq_bits_reg 45:3
inst_ff:AsyncValidSync sink_valid_0 48:46
inst_ff:AsyncValidSync sink_valid_1 51:49
inst_ff:AsyncValidSync source_extend 54:52
inst_ff:AsyncValidSync source_valid 57:55
reg ridx_ridx_bin 58:58
reg valid_reg 59:59
reg ridx_gray 60:60
--- Module: TLAsyncCrossingSource
inst_ff:AsyncQueueSource bundleOut_0_a_source 61:0
inst_ff:AsyncQueueSink bundleIn_0_d_sink 122:62
--- Module: AsyncQueueSource_1
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray 2:0
inst_ff:AsyncValidSync source_valid_0 5:3
inst_ff:AsyncValidSync source_valid_1 8:6
inst_ff:AsyncValidSync sink_extend 11:9
inst_ff:AsyncValidSync sink_valid 14:12
reg mem_0_resumereq 15:15
reg mem_0_ackhavereset 16:16
reg mem_0_hrmask_0 17:17
reg widx_widx_bin 18:18
reg ready_reg 19:19
reg widx_gray 20:20
--- Module: TLDebugModuleOuterAsync
inst_ff:TLXbar_10 dmiXbar 4:0
inst_ff:TLDebugModuleOuter dmOuter 12:5
inst_ff:TLBusBypass dmiBypass 23:13
inst_ff:TLAsyncCrossingSource asource 146:24
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAckSync 149:147
inst_ff:AsyncQueueSource_1 io_innerCtrl_source 170:150
--- Module: TLMonitor_58
--- Module: TLMonitor_59
--- Module: TLDebugModuleInner
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 2:0
reg haltedBitRegs 3:3
reg resumeReqRegs 4:4
reg haveResetBitRegs 5:5
reg hrmaskReg_0 6:6
reg hrDebugIntReg_0 7:7
reg ABSTRACTCSReg_cmderr 10:8
reg ctrlStateReg 12:11
reg COMMANDRdData_cmdtype 20:13
reg COMMANDRdData_control 44:21
reg ABSTRACTAUTOReg_autoexecdata 56:45
reg ABSTRACTAUTOReg_autoexecprogbuf 72:57
reg abstractDataMem_0 80:73
reg abstractDataMem_1 88:81
reg abstractDataMem_2 96:89
reg abstractDataMem_3 104:97
reg abstractDataMem_4 112:105
reg abstractDataMem_5 120:113
reg abstractDataMem_6 128:121
reg abstractDataMem_7 136:129
reg programBufferMem_0 144:137
reg programBufferMem_1 152:145
reg programBufferMem_2 160:153
reg programBufferMem_3 168:161
reg programBufferMem_4 176:169
reg programBufferMem_5 184:177
reg programBufferMem_6 192:185
reg programBufferMem_7 200:193
reg programBufferMem_8 208:201
reg programBufferMem_9 216:209
reg programBufferMem_10 224:217
reg programBufferMem_11 232:225
reg programBufferMem_12 240:233
reg programBufferMem_13 248:241
reg programBufferMem_14 256:249
reg programBufferMem_15 264:257
reg programBufferMem_16 272:265
reg programBufferMem_17 280:273
reg programBufferMem_18 288:281
reg programBufferMem_19 296:289
reg programBufferMem_20 304:297
reg programBufferMem_21 312:305
reg programBufferMem_22 320:313
reg programBufferMem_23 328:321
reg programBufferMem_24 336:329
reg programBufferMem_25 344:337
reg programBufferMem_26 352:345
reg programBufferMem_27 360:353
reg programBufferMem_28 368:361
reg programBufferMem_29 376:369
reg programBufferMem_30 384:377
reg programBufferMem_31 392:385
reg programBufferMem_32 400:393
reg programBufferMem_33 408:401
reg programBufferMem_34 416:409
reg programBufferMem_35 424:417
reg programBufferMem_36 432:425
reg programBufferMem_37 440:433
reg programBufferMem_38 448:441
reg programBufferMem_39 456:449
reg programBufferMem_40 464:457
reg programBufferMem_41 472:465
reg programBufferMem_42 480:473
reg programBufferMem_43 488:481
reg programBufferMem_44 496:489
reg programBufferMem_45 504:497
reg programBufferMem_46 512:505
reg programBufferMem_47 520:513
reg programBufferMem_48 528:521
reg programBufferMem_49 536:529
reg programBufferMem_50 544:537
reg programBufferMem_51 552:545
reg programBufferMem_52 560:553
reg programBufferMem_53 568:561
reg programBufferMem_54 576:569
reg programBufferMem_55 584:577
reg programBufferMem_56 592:585
reg programBufferMem_57 600:593
reg programBufferMem_58 608:601
reg programBufferMem_59 616:609
reg programBufferMem_60 624:617
reg programBufferMem_61 632:625
reg programBufferMem_62 640:633
reg programBufferMem_63 648:641
reg goReg 649:649
reg abstractGeneratedMem_0 681:650
reg abstractGeneratedMem_1 713:682
--- Module: ClockCrossingReg_w55
reg cdc_reg 54:0
--- Module: AsyncQueueSink_1
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray 2:0
inst_ff:ClockCrossingReg_w55 io_deq_bits_deq_bits_reg 57:3
inst_ff:AsyncValidSync sink_valid_0 60:58
inst_ff:AsyncValidSync sink_valid_1 63:61
inst_ff:AsyncValidSync source_extend 66:64
inst_ff:AsyncValidSync source_valid 69:67
reg ridx_ridx_bin 70:70
reg valid_reg 71:71
reg ridx_gray 72:72
--- Module: AsyncQueueSource_2
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray 2:0
inst_ff:AsyncValidSync source_valid_0 5:3
inst_ff:AsyncValidSync source_valid_1 8:6
inst_ff:AsyncValidSync sink_extend 11:9
inst_ff:AsyncValidSync sink_valid 14:12
reg mem_0_opcode 17:15
reg mem_0_size 19:18
reg mem_0_source 20:20
reg mem_0_data 52:21
reg widx_widx_bin 53:53
reg ready_reg 54:54
reg widx_gray 55:55
--- Module: TLAsyncCrossingSink
inst_ff:AsyncQueueSink_1 bundleOut_0_a_sink 72:0
inst_ff:AsyncQueueSource_2 bundleIn_0_d_source 128:73
--- Module: ClockCrossingReg_w15
reg cdc_reg 14:0
--- Module: AsyncQueueSink_2
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray 2:0
inst_ff:ClockCrossingReg_w15 io_deq_bits_deq_bits_reg 17:3
inst_ff:AsyncValidSync sink_valid_0 20:18
inst_ff:AsyncValidSync sink_valid_1 23:21
inst_ff:AsyncValidSync source_extend 26:24
inst_ff:AsyncValidSync source_valid 29:27
reg ridx_ridx_bin 30:30
reg valid_reg 31:31
reg ridx_gray 32:32
--- Module: TLDebugModuleInnerAsync
inst_ff:TLDebugModuleInner dmInner 713:0
inst_ff:TLAsyncCrossingSink dmiXing 842:714
inst_ff:AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactive_synced_dmactive_synced_dmactiveSync 845:843
inst_ff:AsyncQueueSink_2 dmactive_synced_dmInner_io_innerCtrl_sink 878:846
--- Module: TLDebugModule
inst_ff:TLDebugModuleOuterAsync dmOuter 170:0
inst_ff:TLDebugModuleInnerAsync dmInner 1049:171
--- Module: AsyncResetRegVec_w2_i0
reg reg 1:0
--- Module: IntSyncCrossingSource_5
inst_ff:AsyncResetRegVec_w2_i0 reg 1:0
--- Module: TLMonitor_60
--- Module: TLROM
--- Module: ClockSinkDomain_1
--- Module: TLBuffer_21
--- Module: TLMonitor_61
--- Module: plusarg_reader_126
--- Module: UARTTx
reg prescaler 15:0
reg counter 19:16
reg shifter 28:20
reg out 29:29
--- Module: QueueCompatibility_4
reg enq_ptr_value 7:0
reg deq_ptr_value 15:8
reg maybe_full 16:16
--- Module: UARTRx
reg debounce 1:0
reg prescaler 14:2
reg data_count 18:15
reg sample_count 22:19
reg state 23:23
reg sample 26:24
reg shifter 34:27
reg valid 35:35
--- Module: TLUART
inst_ff:IntSyncCrossingSource_1 intsource 0:0
inst_ff:UARTTx txm 30:1
inst_ff:QueueCompatibility_4 txq 47:31
inst_macro:QueueCompatibility_4 txq 0:0
inst_ff:UARTRx rxm 83:48
inst_ff:QueueCompatibility_4 rxq 100:84
inst_macro:QueueCompatibility_4 rxq 1:1
reg div 116:101
reg txen 117:117
reg rxen 118:118
reg txwm 127:119
reg rxwm 136:128
reg nstop 137:137
reg ie_rxwm 138:138
reg ie_txwm 139:139
--- Module: ClockSinkDomain_2
inst_ff:TLUART uart_0 139:0
inst_macro:TLUART uart_0 1:0
--- Module: TLBuffer_22
--- Module: AsyncResetRegVec_w32_i0
reg reg 31:0
--- Module: IntSyncCrossingSource_9
inst_ff:AsyncResetRegVec_w32_i0 reg 31:0
--- Module: TLMonitor_62
--- Module: SynchronizerShiftReg_w32_d3
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain 2:0
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_1 5:3
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_2 8:6
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_3 11:9
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_4 14:12
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_5 17:15
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_6 20:18
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_7 23:21
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_8 26:24
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_9 29:27
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_10 32:30
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_11 35:33
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_12 38:36
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_13 41:39
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_14 44:42
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_15 47:45
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_16 50:48
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_17 53:51
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_18 56:54
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_19 59:57
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_20 62:60
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_21 65:63
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_22 68:66
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_23 71:69
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_24 74:72
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_25 77:75
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_26 80:78
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_27 83:81
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_28 86:84
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_29 89:87
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_30 92:90
inst_ff:NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_31 95:93
--- Module: TLGPIO
inst_ff:IntSyncCrossingSource_9 intsource 31:0
inst_ff:AsyncResetRegVec_w32_i0 oeReg 63:32
inst_ff:AsyncResetRegVec_w32_i0 pueReg 95:64
inst_ff:AsyncResetRegVec_w32_i0 ieReg 127:96
inst_ff:AsyncResetRegVec_w32_i0 poeReg 159:128
inst_ff:SynchronizerShiftReg_w32_d3 inSyncReg_inSyncReg 255:160
inst_ff:AsyncResetRegVec_w32_i0 iofEnReg 287:256
reg portReg 319:288
reg dsReg_0 351:320
reg valueReg 383:352
reg highIeReg 415:384
reg lowIeReg 447:416
reg riseIeReg 479:448
reg fallIeReg 511:480
reg highIpReg 543:512
reg lowIpReg 575:544
reg riseIpReg 607:576
reg fallIpReg 639:608
reg passthruHighIeReg 671:640
reg passthruLowIeReg 703:672
reg xorReg 735:704
--- Module: ClockSinkDomain_3
inst_ff:TLGPIO gpio_0 735:0
--- Module: IntSyncSyncCrossingSink_4
--- Module: TLMonitor_63
--- Module: AsyncResetSynchronizerPrimitiveShiftReg_d2_i0
reg sync_0 0:0
reg sync_1 1:1
--- Module: AsyncResetSynchronizerShiftReg_w3_d2_i0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain 1:0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_1 3:2
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_2 5:4
--- Module: AsyncResetSynchronizerShiftReg_w1_d2_i0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain 1:0
--- Module: AsyncValidSync_24
inst_ff:AsyncResetSynchronizerShiftReg_w1_d2_i0 io_out_source_valid_0 1:0
--- Module: AsyncQueueSource_3
inst_ff:AsyncResetSynchronizerShiftReg_w3_d2_i0 ridx_ridx_gray 5:0
inst_ff:AsyncValidSync_24 source_valid_0 7:6
inst_ff:AsyncValidSync_24 source_valid_1 9:8
inst_ff:AsyncValidSync_24 sink_extend 11:10
inst_ff:AsyncValidSync_24 sink_valid 13:12
reg mem_0_size 16:14
reg mem_0_address 48:17
reg mem_0_opcode 51:49
reg mem_0_source 55:52
reg mem_0_data 119:56
reg mem_1_size 122:120
reg mem_1_address 154:123
reg mem_1_opcode 157:155
reg mem_1_source 161:158
reg mem_1_data 225:162
reg mem_2_size 228:226
reg mem_2_address 260:229
reg mem_2_opcode 263:261
reg mem_2_source 267:264
reg mem_2_data 331:268
reg mem_3_size 334:332
reg mem_3_address 366:335
reg mem_3_opcode 369:367
reg mem_3_source 373:370
reg mem_3_data 437:374
reg widx_widx_bin 440:438
reg ready_reg 441:441
reg widx_gray 444:442
--- Module: ClockCrossingReg_w106
reg cdc_reg 105:0
--- Module: AsyncQueueSink_3
inst_ff:AsyncResetSynchronizerShiftReg_w3_d2_i0 widx_widx_gray 5:0
inst_ff:ClockCrossingReg_w106 io_deq_bits_deq_bits_reg 111:6
inst_ff:AsyncValidSync_24 sink_valid_0 113:112
inst_ff:AsyncValidSync_24 sink_valid_1 115:114
inst_ff:AsyncValidSync_24 source_extend 117:116
inst_ff:AsyncValidSync_24 source_valid 119:118
reg ridx_ridx_bin 122:120
reg valid_reg 123:123
reg ridx_gray 126:124
--- Module: AsyncQueue
inst_ff:AsyncQueueSource_3 source 444:0
inst_ff:AsyncQueueSink_3 sink 571:445
--- Module: AsyncResetSynchronizerShiftReg_w4_d2_i0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain 1:0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_1 3:2
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_2 5:4
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_3 7:6
--- Module: AsyncQueueSource_4
inst_ff:AsyncResetSynchronizerShiftReg_w4_d2_i0 ridx_ridx_gray 7:0
inst_ff:AsyncValidSync_24 source_valid_0 9:8
inst_ff:AsyncValidSync_24 source_valid_1 11:10
inst_ff:AsyncValidSync_24 sink_extend 13:12
inst_ff:AsyncValidSync_24 sink_valid 15:14
reg mem_0_size 18:16
reg mem_0_opcode 21:19
reg mem_0_source 25:22
reg mem_0_data 89:26
reg mem_1_size 92:90
reg mem_1_opcode 95:93
reg mem_1_source 99:96
reg mem_1_data 163:100
reg mem_2_size 166:164
reg mem_2_opcode 169:167
reg mem_2_source 173:170
reg mem_2_data 237:174
reg mem_3_size 240:238
reg mem_3_opcode 243:241
reg mem_3_source 247:244
reg mem_3_data 311:248
reg mem_4_size 314:312
reg mem_4_opcode 317:315
reg mem_4_source 321:318
reg mem_4_data 385:322
reg mem_5_size 388:386
reg mem_5_opcode 391:389
reg mem_5_source 395:392
reg mem_5_data 459:396
reg mem_6_size 462:460
reg mem_6_opcode 465:463
reg mem_6_source 469:466
reg mem_6_data 533:470
reg mem_7_size 536:534
reg mem_7_opcode 539:537
reg mem_7_source 543:540
reg mem_7_data 607:544
reg widx_widx_bin 611:608
reg ready_reg 612:612
reg widx_gray 616:613
--- Module: ClockCrossingReg_w74
reg cdc_reg 73:0
--- Module: AsyncQueueSink_4
inst_ff:AsyncResetSynchronizerShiftReg_w4_d2_i0 widx_widx_gray 7:0
inst_ff:ClockCrossingReg_w74 io_deq_bits_deq_bits_reg 81:8
inst_ff:AsyncValidSync_24 sink_valid_0 83:82
inst_ff:AsyncValidSync_24 sink_valid_1 85:84
inst_ff:AsyncValidSync_24 source_extend 87:86
inst_ff:AsyncValidSync_24 source_valid 89:88
reg ridx_ridx_bin 93:90
reg valid_reg 94:94
reg ridx_gray 98:95
--- Module: AsyncQueue_1
inst_ff:AsyncQueueSource_4 source 616:0
inst_ff:AsyncQueueSink_4 sink 715:617
--- Module: Queue_56
reg enq_ptr_value 3:0
reg deq_ptr_value 7:4
reg maybe_full 8:8
--- Module: ODDRE1
--- Module: IDDRE1
--- Module: ExtMemDDRAdapter
reg io_out_bus_valid_REG 0:0
reg io_out_bus_local_ready_REG 1:1
reg io_in_bus_ready_REG 2:2
reg io_in_bus_local_valid_REG 3:3
--- Module: CMUExtMem
inst_ff:AsyncQueue aqueue 571:0
inst_ff:AsyncQueue_1 dqueue 1287:572
inst_ff:Queue_56 dqueue_buf 1296:1288
inst_macro:Queue_56 dqueue_buf 3:0
inst_ff:ExtMemDDRAdapter ddr_adapter 1300:1297
reg byte_cnt 1307:1301
reg state 1311:1308
reg wait_ctr 1314:1312
reg d_bus_saved_valid 1315:1315
reg d_bus_saved_bits_size 1318:1316
reg d_bus_saved_bits_opcode 1321:1319
reg d_bus_saved_bits_source 1325:1322
reg d_bus_saved_bits_data 1389:1326
reg d_bus_local_req_REG 1390:1390
reg io_oeb_REG 1391:1391
--- Module: CMUDMAWriter
reg state 1:0
reg bytesLeft 33:2
reg counter 42:34
--- Module: CMUDMAReader
reg state_a 1:0
reg state_d 2:2
reg addr 34:3
reg bytesLeft 66:35
reg xactsSent 68:67
reg xactsReceived 70:69
reg chunksDone 96:71
reg counter 105:97
--- Module: TLMonitor_64
--- Module: AsyncResetSynchronizerShiftReg_w5_d2_i0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain 1:0
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_1 3:2
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_2 5:4
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_3 7:6
inst_ff:AsyncResetSynchronizerPrimitiveShiftReg_d2_i0 output_chain_4 9:8
--- Module: AsyncQueueSource_5
inst_ff:AsyncResetSynchronizerShiftReg_w5_d2_i0 ridx_ridx_gray 9:0
inst_ff:AsyncValidSync_24 source_valid_0 11:10
inst_ff:AsyncValidSync_24 source_valid_1 13:12
inst_ff:AsyncValidSync_24 sink_extend 15:14
inst_ff:AsyncValidSync_24 sink_valid 17:16
reg mem_0_data 81:18
reg mem_0_blockOffset 113:82
reg mem_1_data 177:114
reg mem_1_blockOffset 209:178
reg mem_2_data 273:210
reg mem_2_blockOffset 305:274
reg mem_3_data 369:306
reg mem_3_blockOffset 401:370
reg mem_4_data 465:402
reg mem_4_blockOffset 497:466
reg mem_5_data 561:498
reg mem_5_blockOffset 593:562
reg mem_6_data 657:594
reg mem_6_blockOffset 689:658
reg mem_7_data 753:690
reg mem_7_blockOffset 785:754
reg mem_8_data 849:786
reg mem_8_blockOffset 881:850
reg mem_9_data 945:882
reg mem_9_blockOffset 977:946
reg mem_10_data 1041:978
reg mem_10_blockOffset 1073:1042
reg mem_11_data 1137:1074
reg mem_11_blockOffset 1169:1138
reg mem_12_data 1233:1170
reg mem_12_blockOffset 1265:1234
reg mem_13_data 1329:1266
reg mem_13_blockOffset 1361:1330
reg mem_14_data 1425:1362
reg mem_14_blockOffset 1457:1426
reg mem_15_data 1521:1458
reg mem_15_blockOffset 1553:1522
reg widx_widx_bin 1558:1554
reg ready_reg 1559:1559
reg widx_gray 1564:1560
--- Module: ClockCrossingReg_w96
reg cdc_reg 95:0
--- Module: AsyncQueueSink_5
inst_ff:AsyncResetSynchronizerShiftReg_w5_d2_i0 widx_widx_gray 9:0
inst_ff:ClockCrossingReg_w96 io_deq_bits_deq_bits_reg 105:10
inst_ff:AsyncValidSync_24 sink_valid_0 107:106
inst_ff:AsyncValidSync_24 sink_valid_1 109:108
inst_ff:AsyncValidSync_24 source_extend 111:110
inst_ff:AsyncValidSync_24 source_valid 113:112
reg ridx_ridx_bin 118:114
reg valid_reg 119:119
reg ridx_gray 124:120
--- Module: AsyncQueue_2
inst_ff:AsyncQueueSource_5 source 1564:0
inst_ff:AsyncQueueSink_5 sink 1689:1565
--- Module: CMUDMA
inst_ff:CMUDMAWriter writer 42:0
inst_ff:CMUDMAReader reader 148:43
inst_ff:AsyncQueue_2 fifo 1838:149
inst_ff:Queue_15 out_back 1839:1839
inst_macro:Queue_15 out_back 5:0
reg data 1903:1840
reg mask 1967:1904
reg readAddr 2031:1968
reg writeAddr 2095:2032
reg size 2159:2096
reg control 2223:2160
--- Module: TLXbar_11
--- Module: TLMonitor_65
--- Module: TLRAM
inst_macro:mem_0_1 mem_0 0:0
inst_macro:mem_0_1 mem_1 1:1
inst_macro:mem_0_1 mem_2 2:2
inst_macro:mem_0_1 mem_3 3:3
inst_macro:mem_0_1 mem_4 4:4
inst_macro:mem_0_1 mem_5 5:5
inst_macro:mem_0_1 mem_6 6:6
inst_macro:mem_0_1 mem_7 7:7
reg r_full 0:0
reg r_size 2:1
reg r_source 12:3
reg r_read 13:13
reg REG 14:14
reg r_1 22:15
reg r_0 30:23
reg r_3 38:31
reg r_2 46:39
reg r_5 54:47
reg r_4 62:55
reg r_7 70:63
reg r_6 78:71
--- Module: TLMonitor_66
--- Module: Repeater_10
reg full 0:0
reg saved_opcode 3:1
reg saved_param 6:4
reg saved_size 9:7
reg saved_source 15:10
reg saved_address 44:16
reg saved_mask 52:45
reg saved_corrupt 53:53
--- Module: TLFragmenter_11
inst_ff:Repeater_10 repeater 53:0
reg acknum 56:54
reg dOrig 59:57
reg dToggle 60:60
reg gennum 63:61
reg aToggle_r 64:64
--- Module: TLMonitor_67
--- Module: TLBuffer_23
inst_ff:Queue bundleOut_0_a_q 0:0
inst_macro:Queue bundleOut_0_a_q 7:0
inst_ff:Queue_1 bundleIn_0_d_q 1:1
inst_macro:Queue_1 bundleIn_0_d_q 15:8
--- Module: CMUOCMem
inst_ff:TLRAM s 78:0
inst_macro:TLRAM s 7:0
inst_ff:TLFragmenter_11 fragmenter 143:79
inst_ff:TLBuffer_23 buffer 145:144
inst_macro:TLBuffer_23 buffer 23:8
--- Module: TLMonitor_68
--- Module: AsyncResetRegVec_w1_i0_6
reg reg 0:0
--- Module: TLTileResetCtrl
inst_ff:AsyncResetRegVec_w1_i0_6 r_tile_resets_0 0:0
--- Module: ClockSinkDomain_4
inst_ff:TLTileResetCtrl resetCtrl 0:0
--- Module: CaptureUpdateChain
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
reg regs_5 5:5
reg regs_6 6:6
reg regs_7 7:7
reg regs_8 8:8
reg regs_9 9:9
reg regs_10 10:10
reg regs_11 11:11
reg regs_12 12:12
reg regs_13 13:13
reg regs_14 14:14
reg regs_15 15:15
reg regs_16 16:16
reg regs_17 17:17
reg regs_18 18:18
reg regs_19 19:19
reg regs_20 20:20
reg regs_21 21:21
reg regs_22 22:22
reg regs_23 23:23
reg regs_24 24:24
reg regs_25 25:25
reg regs_26 26:26
reg regs_27 27:27
reg regs_28 28:28
reg regs_29 29:29
reg regs_30 30:30
reg regs_31 31:31
--- Module: CaptureUpdateChain_1
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
reg regs_5 5:5
reg regs_6 6:6
reg regs_7 7:7
reg regs_8 8:8
reg regs_9 9:9
reg regs_10 10:10
reg regs_11 11:11
reg regs_12 12:12
reg regs_13 13:13
reg regs_14 14:14
reg regs_15 15:15
reg regs_16 16:16
reg regs_17 17:17
reg regs_18 18:18
reg regs_19 19:19
reg regs_20 20:20
reg regs_21 21:21
reg regs_22 22:22
reg regs_23 23:23
reg regs_24 24:24
reg regs_25 25:25
reg regs_26 26:26
reg regs_27 27:27
reg regs_28 28:28
reg regs_29 29:29
reg regs_30 30:30
reg regs_31 31:31
reg regs_32 32:32
reg regs_33 33:33
reg regs_34 34:34
reg regs_35 35:35
reg regs_36 36:36
reg regs_37 37:37
reg regs_38 38:38
reg regs_39 39:39
reg regs_40 40:40
--- Module: CaptureChain
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
reg regs_5 5:5
reg regs_6 6:6
reg regs_7 7:7
reg regs_8 8:8
reg regs_9 9:9
reg regs_10 10:10
reg regs_11 11:11
reg regs_12 12:12
reg regs_13 13:13
reg regs_14 14:14
reg regs_15 15:15
reg regs_16 16:16
reg regs_17 17:17
reg regs_18 18:18
reg regs_19 19:19
reg regs_20 20:20
reg regs_21 21:21
reg regs_22 22:22
reg regs_23 23:23
reg regs_24 24:24
reg regs_25 25:25
reg regs_26 26:26
reg regs_27 27:27
reg regs_28 28:28
reg regs_29 29:29
reg regs_30 30:30
reg regs_31 31:31
--- Module: JtagStateMachine
reg currState 3:0
--- Module: CaptureUpdateChain_2
reg regs_0 0:0
reg regs_1 1:1
reg regs_2 2:2
reg regs_3 3:3
reg regs_4 4:4
--- Module: JtagTapController
inst_ff:JtagStateMachine stateMachine 3:0
inst_ff:CaptureUpdateChain_2 irChain 8:4
reg tdoReg 9:9
reg tdoeReg 10:10
reg activeInstruction 15:11
--- Module: JtagBypassChain
reg reg 0:0
--- Module: DebugTransportModuleJTAG
inst_ff:CaptureUpdateChain dtmInfoChain 31:0
inst_ff:CaptureUpdateChain_1 dmiAccessChain 72:32
inst_ff:CaptureChain tapIO_idcodeChain 104:73
inst_ff:JtagTapController tapIO_controllerInternal 120:105
inst_ff:JtagBypassChain tapIO_bypassChain 121:121
reg busyReg 122:122
reg stickyBusyReg 123:123
reg dmiStatus_hi 124:124
reg downgradeOpReg 125:125
reg dmiReqReg_addr 132:126
reg dmiReqReg_data 164:133
reg dmiReqReg_op 166:165
reg dmiReqValidReg 167:167
--- Module: DigitalTop
inst_ff:SystemBus subsystem_sbus 1482:0
inst_macro:SystemBus subsystem_sbus 15:0
inst_ff:PeripheryBus subsystem_pbus 2087:1483
inst_macro:PeripheryBus subsystem_pbus 63:16
inst_ff:PeripheryBus_1 subsystem_cbus 2666:2088
inst_macro:PeripheryBus_1 subsystem_cbus 113:64
inst_ff:CoherenceManagerWrapper subsystem_l2_wrapper 4904:2667
inst_macro:CoherenceManagerWrapper subsystem_l2_wrapper 232:114
inst_ff:TilePRCIDomain tile_prci_domain 55008:4905
inst_macro:TilePRCIDomain tile_prci_domain 633:233
inst_ff:ClockSinkDomain plicDomainWrapper 55271:55009
inst_macro:ClockSinkDomain plicDomainWrapper 639:634
inst_ff:CLINT clint 55400:55272
inst_ff:TLDebugModule debug_1 56450:55401
inst_ff:IntSyncCrossingSource_5 intsource 56452:56451
inst_ff:IntSyncCrossingSource_1 intsource_1 56453:56453
inst_ff:IntSyncCrossingSource_1 intsource_2 56454:56454
inst_ff:ClockSinkDomain_2 uartClockDomainWrapper 56594:56455
inst_macro:ClockSinkDomain_2 uartClockDomainWrapper 641:640
inst_ff:ClockSinkDomain_3 gpioClockDomainWrapper 57330:56595
inst_ff:CMUExtMem cmuExtMem 58722:57331
inst_macro:CMUExtMem cmuExtMem 645:642
inst_ff:CMUDMA cmuDma 60946:58723
inst_macro:CMUDMA cmuDma 651:646
inst_ff:CMUOCMem ocMem 61092:60947
inst_macro:CMUOCMem ocMem 675:652
inst_ff:ClockSinkDomain_4 domain 61093:61093
inst_ff:DebugTransportModuleJTAG dtm 61261:61094
reg int_rtc_tick_value 61271:61262
--- Module: cc_dir_0_ext
--- Module: cc_dir_0
inst_macro:cc_dir_0_ext cc_dir_0_ext 0:0
--- Module: cc_banks_0_ext
--- Module: cc_banks_0
inst_macro:cc_banks_0_ext cc_banks_0_ext 0:0
--- Module: data_arrays_0_0_ext
--- Module: data_arrays_0_0
inst_macro:data_arrays_0_0_ext data_arrays_0_0_ext 0:0
--- Module: tag_array_0_ext
--- Module: tag_array_0
inst_macro:tag_array_0_ext tag_array_0_ext 0:0
--- Module: mem_0_ext
--- Module: mem_0
inst_macro:mem_0_ext mem_0_ext 0:0
--- Module: mem_0_0_ext
--- Module: mem_0_0
inst_macro:mem_0_0_ext mem_0_0_ext 0:0
--- Module: tag_array_0_0_ext
--- Module: tag_array_0_0
inst_macro:tag_array_0_0_ext tag_array_0_0_ext 0:0
--- Module: data_arrays_0_0_0_ext
--- Module: data_arrays_0_0_0
inst_macro:data_arrays_0_0_0_ext data_arrays_0_0_0_ext 0:0
--- Module: l2_tlb_ram_0_ext
--- Module: l2_tlb_ram_0
inst_macro:l2_tlb_ram_0_ext l2_tlb_ram_0_ext 0:0
--- Module: mem_0_1_ext
--- Module: mem_0_1
inst_macro:mem_0_1_ext mem_0_1_ext 0:0
