;redcode
;assert 1
	SPL 0, -202
	CMP -287, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-26
	MOV @121, 106
	MOV @121, 106
	ADD -287, <-120
	SUB #0, -0
	ADD -1, <-20
	MOV 0, @-928
	MOV 0, @-928
	SUB 0, @-928
	MOV -1, <-26
	MOV -1, <-26
	MOV @121, 106
	SUB @121, 103
	JMN <-110, 2
	SUB @121, 103
	JMN 0, #9
	JMZ <157, 106
	DJN -1, @-20
	CMP @-127, <100
	DJN -1, @-20
	MOV #-1, <-76
	SPL 10, 9
	SUB @121, 103
	JMP 1
	SUB <-110, 2
	ADD 0, @-939
	SUB @121, 103
	JMN 20, -207
	SUB #1, 0
	DJN -1, @-20
	DJN -1, @-20
	SLT @-12, @911
	SPL 0, -202
	JMZ 0, #-958
	SUB 0, @-958
	SPL -110, 2
	SPL 0, -202
	MOV 0, @-928
	SPL <5, 390
	CMP -287, <-120
	SPL 0, -202
	SPL 0, -202
	CMP -287, <-120
	CMP -287, <-120
