
*** Running vivado
    with args -log system_nco_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_nco_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_nco_0_0.tcl -notrace
Command: synth_design -top system_nco_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9471 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1293.691 ; gain = 86.000 ; free physical = 379 ; free virtual = 4163
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_nco_0_0' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ip/system_nco_0_0/synth/system_nco_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'nco_top' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_top.v:9]
	Parameter C_S_AXI_AXI4LITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXI4LITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nco' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 1'b0 
	Parameter ap_ST_st2_fsm_1 bound to: 1'b1 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'nco_sine_lut_V' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nco_sine_lut_V_rom' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './nco_sine_lut_V_rom.dat' is read successfully [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'nco_sine_lut_V_rom' (1#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nco_sine_lut_V' (2#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:43]
INFO: [Synth 8-226] default block is never used [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco.v:98]
INFO: [Synth 8-6155] done synthesizing module 'nco' (3#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco.v:12]
INFO: [Synth 8-6157] synthesizing module 'nco_AXI4LiteS_if' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_AXI4LiteS_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
	Parameter ADDR_SINE_SAMPLE_V_CTRL bound to: 5'b10000 
	Parameter ADDR_SINE_SAMPLE_V_DATA_0 bound to: 5'b10100 
	Parameter ADDR_STEP_SIZE_V_CTRL bound to: 5'b11000 
	Parameter ADDR_STEP_SIZE_V_DATA_0 bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_AXI4LiteS_if.v:184]
INFO: [Synth 8-6155] done synthesizing module 'nco_AXI4LiteS_if' (4#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_AXI4LiteS_if.v:9]
INFO: [Synth 8-6157] synthesizing module 'nco_ap_rst_if' [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nco_ap_rst_if' (5#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_ap_rst_if.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nco_top' (6#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'system_nco_0_0' (7#1) [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ip/system_nco_0_0/synth/system_nco_0_0.v:57]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design nco_AXI4LiteS_if has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design nco_sine_lut_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1338.301 ; gain = 130.609 ; free physical = 388 ; free virtual = 4174
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1338.301 ; gain = 130.609 ; free physical = 391 ; free virtual = 4177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1338.301 ; gain = 130.609 ; free physical = 391 ; free virtual = 4177
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ip/system_nco_0_0/constraints/nco_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ip/system_nco_0_0/constraints/nco_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.runs/system_nco_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.runs/system_nco_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1677.305 ; gain = 0.000 ; free physical = 111 ; free virtual = 3904
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 118 ; free virtual = 3917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 118 ; free virtual = 3917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.runs/system_nco_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:33 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 118 ; free virtual = 3916
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:33]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'nco_AXI4LiteS_if'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'nco_AXI4LiteS_if'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'nco_AXI4LiteS_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'nco_AXI4LiteS_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:34 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 113 ; free virtual = 3895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nco_sine_lut_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module nco 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module nco_AXI4LiteS_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg was removed.  [/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.srcs/sources_1/bd/system/ipshared/9b20/hdl/verilog/nco_sine_lut_V.v:33]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[31]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[30]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[29]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[28]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[27]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[26]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[25]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[24]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[23]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[22]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[21]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[20]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[19]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[18]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[17]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WDATA[16]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WSTRB[3]
WARNING: [Synth 8-3331] design nco_top has unconnected port s_axi_AXI4LiteS_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[16]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[17]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[18]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[19]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[20]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[21]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[22]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[23]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[24]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[25]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[26]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[27]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[28]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[29]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/nco_AXI4LiteS_if_U/rdata_reg[30]' (FDE) to 'inst/nco_AXI4LiteS_if_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\nco_AXI4LiteS_if_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (nco_AXI4LiteS_if_U/rdata_reg[31]) is unused and will be removed from module nco_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:36 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 149 ; free virtual = 3887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                     | Depth x Width | Implemented As | 
+-------------------+------------------------------------------------+---------------+----------------+
|nco_sine_lut_V_rom | q0_reg                                         | 4096x16       | Block RAM      | 
|nco_top            | nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg | 4096x16       | Block RAM      | 
+-------------------+------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_0/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 117 ; free virtual = 3730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 140 ; free virtual = 3717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/nco_U/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 140 ; free virtual = 3717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     8|
|2     |LUT1       |     3|
|3     |LUT2       |    35|
|4     |LUT3       |    33|
|5     |LUT4       |     4|
|6     |LUT6       |     4|
|7     |RAMB36E1   |     1|
|8     |RAMB36E1_1 |     1|
|9     |FDRE       |    58|
|10    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------+------+
|      |Instance                     |Module             |Cells |
+------+-----------------------------+-------------------+------+
|1     |top                          |                   |   148|
|2     |  inst                       |nco_top            |   148|
|3     |    nco_AXI4LiteS_if_U       |nco_AXI4LiteS_if   |   107|
|4     |    nco_U                    |nco                |    41|
|5     |      sine_lut_V_U           |nco_sine_lut_V     |    19|
|6     |        nco_sine_lut_V_rom_U |nco_sine_lut_V_rom |    19|
+------+-----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.305 ; gain = 469.613 ; free physical = 139 ; free virtual = 3716
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1677.305 ; gain = 130.609 ; free physical = 197 ; free virtual = 3774
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1677.312 ; gain = 469.613 ; free physical = 206 ; free virtual = 3782
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1677.312 ; gain = 489.078 ; free physical = 197 ; free virtual = 3777
INFO: [Common 17-1381] The checkpoint '/home/lina/Dokumente/TUB/SoSe2018/AES/audio_game/audio_game.runs/system_nco_0_0_synth_1/system_nco_0_0.dcp' has been generated.
