{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@133:147@HdlStmProcess", "      sample_hold_valid <= 1'b1;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin\n    sample_hold <= {sample_hold[15:0],s_axis_sample_data};\n  end\nend\n\nalways @(posedge clk) begin\n  if (s_axis_sample_valid == 1'b1) begin\n    if (data_counter == 2'h2 && sample_has_stat == 1'b0) begin\n      data_counter <= 2'h0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "always @(posedge clk) begin\n"], [139, "  if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin\n"], [140, "    sample_hold <= {sample_hold[15:0],s_axis_sample_data};\n"], [142, "end\n"]], "Add": [[140, "  always @(posedge clk) begin\n"], [140, "    if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin\n"], [140, "      sample_hold <= {sample_hold[15:0],s_axis_sample_data};\n"], [140, "    end\n"]]}}