INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week10/project_1/project_1.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/week10/project_1/project_1.srcs/sim_1/new/logic_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_tb
