Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 27 12:46:03 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: tx/clk_div/q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 119 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.731        0.000                      0                  208        0.065        0.000                      0                  208        2.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 2.500}        5.000           200.000         
sys_clk_pin  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.731        0.000                      0                  208        0.101        0.000                      0                  208        2.000        0.000                       0                   120  
sys_clk_pin         5.731        0.000                      0                  208        0.101        0.000                      0                  208        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 0.731        0.000                      0                  208        0.065        0.000                      0                  208  
clk           sys_clk_pin         0.731        0.000                      0                  208        0.065        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    10.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/C
                         clock pessimism              0.180    10.190    
                         clock uncertainty           -0.035    10.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205     9.950    rx/rx/sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    10.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/C
                         clock pessimism              0.180    10.190    
                         clock uncertainty           -0.035    10.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205     9.950    rx/rx/sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    10.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.180    10.190    
                         clock uncertainty           -0.035    10.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205     9.950    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.902%)  route 0.173ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.173     1.809    ram/ram_dp_reg_3[3]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDRE                                         r  rx/ln/display_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.719    rx/ln/disp0[6]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.764 r  rx/ln/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    rx/ln_n_0
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.655    rx/disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.552%)  route 0.141ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.141     1.765    ram/ram_dp_reg_3[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.101     1.655    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.357%)  route 0.184ns (56.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[2]/Q
                         net (fo=8, routed)           0.184     1.821    ram/ram_dp_reg_3[2]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.192%)  route 0.176ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.176     1.836    ram/ram_dp_reg_3[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y95          FDRE                                         r  rx/ln/display_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.750    rx/ln/disp0[1]
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  rx/ln/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    rx/ln_n_5
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.655    rx/disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ram_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.718%)  route 0.220ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ram_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addrb_reg[6]/Q
                         net (fo=3, routed)           0.220     1.878    ram/ram_dp_reg_2[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.888     2.053    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.736    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDSE                                         r  rx/ln/display_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[0]/Q
                         net (fo=1, routed)           0.091     1.754    rx/ln/disp0[0]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  rx/ln/disp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    rx/ln_n_6
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.656    rx/disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.720%)  route 0.195ns (54.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.195     1.854    ram/ram_dp_reg_3[0]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.882%)  route 0.228ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addra_reg[1]/Q
                         net (fo=7, routed)           0.228     1.886    ram/Q[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.737    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y38    ram/ram_dp_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y38    ram/ram_dp_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y95    FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y95    FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y95    cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y95    cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y96     ram_addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y95     rx/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y95     rx/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y96     rx/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y96     rx/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y96     rx/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y96     rx/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y93     rx/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y93     rx/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y93     rx/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y94     rx/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    15.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    rx/rx/sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    15.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    rx/rx/sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    15.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.902%)  route 0.173ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.173     1.809    ram/ram_dp_reg_3[3]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDRE                                         r  rx/ln/display_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.719    rx/ln/disp0[6]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.764 r  rx/ln/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    rx/ln_n_0
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.655    rx/disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.552%)  route 0.141ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.141     1.765    ram/ram_dp_reg_3[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.101     1.655    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.357%)  route 0.184ns (56.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[2]/Q
                         net (fo=8, routed)           0.184     1.821    ram/ram_dp_reg_3[2]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.192%)  route 0.176ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.176     1.836    ram/ram_dp_reg_3[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y95          FDRE                                         r  rx/ln/display_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.750    rx/ln/disp0[1]
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  rx/ln/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    rx/ln_n_5
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.655    rx/disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ram_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.718%)  route 0.220ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ram_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addrb_reg[6]/Q
                         net (fo=3, routed)           0.220     1.878    ram/ram_dp_reg_2[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.888     2.053    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.736    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDSE                                         r  rx/ln/display_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[0]/Q
                         net (fo=1, routed)           0.091     1.754    rx/ln/disp0[0]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  rx/ln/disp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    rx/ln_n_6
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.656    rx/disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.720%)  route 0.195ns (54.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.195     1.854    ram/ram_dp_reg_3[0]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.709    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.882%)  route 0.228ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addra_reg[1]/Q
                         net (fo=7, routed)           0.228     1.886    ram/Q[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.737    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y38    ram/ram_dp_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38    ram/ram_dp_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y95    FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y95    cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y95    cntr_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y96    rx_serial_data_internal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y99     rx/rx/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y99     rx/rx/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y99     rx/rx/bit_count_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y98    rx/rx/ready_internal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98     rx/rx/rx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98     rx/rx/rx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y98     rx/rx/rx_shift_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97    rx/un/display_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98    tx/tx_serial_data_c0_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97    wea_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    10.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/C
                         clock pessimism              0.180    10.190    
                         clock uncertainty           -0.035    10.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205     9.950    rx/rx/sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    10.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/C
                         clock pessimism              0.180    10.190    
                         clock uncertainty           -0.035    10.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205     9.950    rx/rx/sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/sample_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 10.010 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725     5.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816     6.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148     6.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704     8.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784     9.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    10.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.180    10.190    
                         clock uncertainty           -0.035    10.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205     9.950    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 9.948 - 5.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709     5.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835     6.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150     6.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469     7.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328     7.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838     8.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124     8.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612     9.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525     9.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/C
                         clock pessimism              0.180    10.128    
                         clock uncertainty           -0.035    10.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205     9.887    rx/rx/rx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.902%)  route 0.173ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.173     1.809    ram/ram_dp_reg_3[3]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDRE                                         r  rx/ln/display_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.719    rx/ln/disp0[6]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.764 r  rx/ln/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    rx/ln_n_0
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/C
                         clock pessimism             -0.503     1.535    
                         clock uncertainty            0.035     1.571    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.691    rx/disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.552%)  route 0.141ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.141     1.765    ram/ram_dp_reg_3[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.101     1.690    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.357%)  route 0.184ns (56.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[2]/Q
                         net (fo=8, routed)           0.184     1.821    ram/ram_dp_reg_3[2]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.192%)  route 0.176ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.176     1.836    ram/ram_dp_reg_3[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y95          FDRE                                         r  rx/ln/display_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.750    rx/ln/disp0[1]
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  rx/ln/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    rx/ln_n_5
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/C
                         clock pessimism             -0.503     1.535    
                         clock uncertainty            0.035     1.571    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.691    rx/disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ram_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.718%)  route 0.220ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ram_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addrb_reg[6]/Q
                         net (fo=3, routed)           0.220     1.878    ram/ram_dp_reg_2[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.888     2.053    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
                         clock uncertainty            0.035     1.588    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.771    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDSE                                         r  rx/ln/display_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[0]/Q
                         net (fo=1, routed)           0.091     1.754    rx/ln/disp0[0]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  rx/ln/disp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    rx/ln_n_6
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/C
                         clock pessimism             -0.503     1.535    
                         clock uncertainty            0.035     1.571    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.692    rx/disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.720%)  route 0.195ns (54.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.195     1.854    ram/ram_dp_reg_3[0]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_dp_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.882%)  route 0.228ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addra_reg[1]/Q
                         net (fo=7, routed)           0.228     1.886    ram/Q[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.772    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725    10.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518    10.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816    11.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148    11.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704    13.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124    13.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784    14.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    15.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[10]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    rx/rx/sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725    10.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518    10.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816    11.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148    11.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704    13.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124    13.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784    14.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    15.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[11]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    rx/rx/sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/sample_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.891ns  (logic 1.118ns (28.731%)  route 2.773ns (71.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.725    10.328    rx/rx/CLK
    SLICE_X6Y99          FDRE                                         r  rx/rx/sample_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518    10.846 f  rx/rx/sample_count_reg[8]/Q
                         net (fo=3, routed)           0.816    11.662    rx/rx/sample_count_reg_n_0_[8]
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.148    11.810 r  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.279    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.607 r  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.704    13.311    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.124    13.435 r  rx/rx/sample_count[13]_i_1/O
                         net (fo=14, routed)          0.784    14.219    rx/rx/sample_count
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.588    15.010    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.950    rx/rx/sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[0]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[2]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[3]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[4]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[5]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 rx/rx/sample_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/rx/rx_shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.749%)  route 2.755ns (72.251%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.709    10.311    rx/rx/CLK
    SLICE_X5Y100         FDRE                                         r  rx/rx/sample_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    10.767 r  rx/rx/sample_count_reg[12]/Q
                         net (fo=4, routed)           0.835    11.603    rx/rx/sample_count_reg_n_0_[12]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.150    11.753 f  rx/rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.469    12.222    rx/rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I4_O)        0.328    12.550 f  rx/rx/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.838    13.388    rx/rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X9Y98          LUT3 (Prop_lut3_I2_O)        0.124    13.512 r  rx/rx/rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.612    14.124    rx/rx/rx_shift_reg_0
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.525    14.948    rx/rx/CLK
    SLICE_X9Y98          FDRE                                         r  rx/rx/rx_shift_reg_reg[6]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X9Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.887    rx/rx/rx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.902%)  route 0.173ns (55.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.173     1.809    ram/ram_dp_reg_3[3]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDRE                                         r  rx/ln/display_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.719    rx/ln/disp0[6]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.764 r  rx/ln/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    rx/ln_n_0
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[6]/C
                         clock pessimism             -0.503     1.535    
                         clock uncertainty            0.035     1.571    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.691    rx/disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.552%)  route 0.141ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  rx/rx/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.141     1.765    ram/ram_dp_reg_3[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.101     1.690    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.357%)  route 0.184ns (56.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X9Y97          FDRE                                         r  rx/rx/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rx/rx/rx_data_reg[2]/Q
                         net (fo=8, routed)           0.184     1.821    ram/ram_dp_reg_3[2]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.192%)  route 0.176ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[1]/Q
                         net (fo=8, routed)           0.176     1.836    ram/ram_dp_reg_3[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y95          FDRE                                         r  rx/ln/display_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.750    rx/ln/disp0[1]
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.045     1.795 r  rx/ln/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    rx/ln_n_5
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y95          FDRE                                         r  rx/disp_reg[1]/C
                         clock pessimism             -0.503     1.535    
                         clock uncertainty            0.035     1.571    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.691    rx/disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ram_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.718%)  route 0.220ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ram_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addrb_reg[6]/Q
                         net (fo=3, routed)           0.220     1.878    ram/ram_dp_reg_2[6]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.888     2.053    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
                         clock uncertainty            0.035     1.588    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.771    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rx/ln/display_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx/disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.603     1.522    rx/ln/CLK
    SLICE_X7Y96          FDSE                                         r  rx/ln/display_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  rx/ln/display_reg_reg[0]/Q
                         net (fo=1, routed)           0.091     1.754    rx/ln/disp0[0]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  rx/ln/disp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    rx/ln_n_6
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.874     2.039    rx/CLK
    SLICE_X6Y96          FDRE                                         r  rx/disp_reg[0]/C
                         clock pessimism             -0.503     1.535    
                         clock uncertainty            0.035     1.571    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     1.692    rx/disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rx/rx/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.720%)  route 0.195ns (54.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.576     1.495    rx/rx/CLK
    SLICE_X8Y98          FDRE                                         r  rx/rx/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  rx/rx/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.195     1.854    ram/ram_dp_reg_3[0]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.744    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ram/ram_dp_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.882%)  route 0.228ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ram_addra_reg[1]/Q
                         net (fo=7, routed)           0.228     1.886    ram/Q[1]
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.889     2.054    ram/CLK
    RAMB18_X0Y38         RAMB18E1                                     r  ram/ram_dp_reg/CLKARDCLK
                         clock pessimism             -0.500     1.554    
                         clock uncertainty            0.035     1.589    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.772    ram/ram_dp_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.114    





