<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/avr/radio/rf230bb/atmega256rfr2_registermap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_1ed71db00ef0668cf5968d3e34ae9a07.html">avr</a></li><li class="navelem"><a class="el" href="dir_840ace1f728cdff504480dc27c2798a4.html">radio</a></li><li class="navelem"><a class="el" href="dir_c48fe8ba58a0b0b9d7c654f5c37d8688.html">rf230bb</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">atmega256rfr2_registermap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="atmega256rfr2__registermap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*   Copyright (c) 2008, Swedish Institute of Computer Science</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   * Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   * Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     the documentation and/or other materials provided with the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">     distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   * Neither the name of the copyright holders nor the names of</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">     from this software without specific prior written permission.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef PHY256RFR2_REGISTERMAP_EXTERNAL_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PHY256RFR2_REGISTERMAP_EXTERNAL_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* RF230 register access is through SPI which transfers 8 bits address/8 bits data.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * ATmega128rfa1 registers are defined in I/O space, e.g. in gcc /include/avr/iom128rfa1.h</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * A typical definition is #define TRX_STATUS _SFR_MEM8(0x141)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Registers can be read with a macro, but the args for subregisters don&#39;t expand properly so the actual address</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * is used with explicit _SFR_MEM8 in the subregister read/write routines.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a3ef224e06f9b07c132b98daeb089f9ae">   44</a></span>&#160;<span class="preprocessor">#define RG_TRX_STATUS         TRX_STATUS</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#abb9dcc6f85b1154d76645b5de64d4835">   45</a></span>&#160;<span class="preprocessor">#define SR_TRX_STATUS         0x141, 0x1f, 0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a8d912618842812f37fc46356eff73c93">   46</a></span>&#160;<span class="preprocessor">#define SR_TRX_CMD            0x142, 0x1f, 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a7409e5c14a25cd3d6735b2e8c711eb64">   47</a></span>&#160;<span class="preprocessor">#define STATE_TRANSITION      (31)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a34ec89db5926c2c2348dbc587629a9e8">   48</a></span>&#160;<span class="preprocessor">#define SR_TX_PWR             0x145, 0x0f, 0</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ac1888aaec44899f2a3d7856b757533e8">   49</a></span>&#160;<span class="preprocessor">#define RG_VERSION_NUM        VERSION_NUM</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a3514dae6641c832c5223c74151544f17">   50</a></span>&#160;<span class="preprocessor">#define RG_MAN_ID_0           MAN_ID_0</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a905b648376932649f2af990f20a03df6">   51</a></span>&#160;<span class="preprocessor">#define RG_IRQ_MASK           IRQ_MASK</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a1c29b8561f46d5949033e45c4a0ddcd1">   52</a></span>&#160;<span class="preprocessor">#define SR_MAX_FRAME_RETRIES  0x16C, 0xf0, 4</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a53420a51ab0ad2e5b108d5cbbdf6f3b6">   53</a></span>&#160;<span class="preprocessor">#define SR_TX_AUTO_CRC_ON     0x144, 0x20, 5</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a4692d9ea2770ff145d1c35c513cbf1d6">   54</a></span>&#160;<span class="preprocessor">#define SR_TRAC_STATUS        0x142, 0xe0, 5</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a4b9bff87f5d63f845e3fad83286624db">   55</a></span>&#160;<span class="preprocessor">#define SR_CHANNEL            0x148, 0x1f, 0</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a5f1683f4ba650a0737bf0a4cce54da51">   56</a></span>&#160;<span class="preprocessor">#define SR_CCA_MODE           0x148, 0x60, 5</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ae6e0a8254e3c2dadc1b727c43d204d1f">   57</a></span>&#160;<span class="preprocessor">#define SR_CCA_REQUEST        0x148, 0x80, 7</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a7e9a100296620bd87365a5355e3ff28d">   58</a></span>&#160;<span class="preprocessor">#define RG_PAN_ID_0           PAN_ID_0</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a30cf03f218f9c36554315f737abbedd5">   59</a></span>&#160;<span class="preprocessor">#define RG_PAN_ID_1           PAN_ID_1</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a7eb78713946ea45d4b96dea4fdfd635b">   60</a></span>&#160;<span class="preprocessor">#define RG_SHORT_ADDR_0       SHORT_ADDR_0</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#aa60598fa1041cdf9caa245cc9fbd52cd">   61</a></span>&#160;<span class="preprocessor">#define RG_SHORT_ADDR_1       SHORT_ADDR_1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a15e749d4ff747c1066a644142088c354">   62</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_0        IEEE_ADDR_0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a1446d842abbb6236c0cc6e81aa55afd5">   63</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_1        IEEE_ADDR_1</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#addc18e32ea6a4e7090d003a065325a07">   64</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_2        IEEE_ADDR_2</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a4363d1043e3ca7fd103c8671a7bb816c">   65</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_3        IEEE_ADDR_3</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a0af60fe759f1fb20a5fd1f1a6485ef55">   66</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_4        IEEE_ADDR_4</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a51e16dcb63978ac7f2da04f1d22f64d5">   67</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_5        IEEE_ADDR_5</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a7a08fe5c18ce6b6aab8258e60437dbbd">   68</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_6        IEEE_ADDR_6</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#afc4833334492f3f1ca57d51f96a4a925">   69</a></span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_7        IEEE_ADDR_7</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//#define SR_ED_LEVEL           0x147, 0xff, 0</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a4caa8e52e3f9ad2217864df65fdfd501">   71</a></span>&#160;<span class="preprocessor">#define RG_PHY_ED_LEVEL       PHY_ED_LEVEL</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#af72185a3c627bf76403dc38f3c356a26">   72</a></span>&#160;<span class="preprocessor">#define RG_RX_SYN             RX_SYN</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ae4a0fbc6bd43fdcb0272429f5b6edb86">   73</a></span>&#160;<span class="preprocessor">#define SR_RSSI               0x146, 0x1f, 0</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a80bd45c004ff677a0295b38070f38cb0">   74</a></span>&#160;<span class="preprocessor">#define SR_RX_CRC_VALID       0x146, 0x80, 7</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#aeb841f0895cf111a33a767939edee8d4">   75</a></span>&#160;<span class="preprocessor">#define SR_RX_SYN             0x155, 0xff, 0</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a27763ebe26f72add6a329f29865ce5dc">   76</a></span>&#160;<span class="preprocessor">#define SR_TRX_RPC            0x156, 0xff, 0</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#adbe1ed7d49971670923e0cc1884d338e">   77</a></span>&#160;<span class="preprocessor">#define SR_XAH_CTRL_1         0x157, 0xf5, 2</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ad0563f355d208198921545ec804038eb">   78</a></span>&#160;<span class="preprocessor">#define SR_PLL_CF_START       0x15a, 0x80, 7</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a9403a03b192bcd225d457872e7738a2e">   79</a></span>&#160;<span class="preprocessor">#define SR_PLL_DCU_START      0x15b, 0x80, 7</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a90d23d615a36396e2d4ce50fc1126a60">   80</a></span>&#160;<span class="preprocessor">#define SR_MAX_CSMA_RETRIES   0x16c, 0x0e, 1</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a27a2452254bf5ec820d5f60254cc5c80">   81</a></span>&#160;<span class="preprocessor">#define RG_CSMA_BE            CSMA_BE</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a0be03a19a6b1cf46a550cd0a5dc1b55b">   82</a></span>&#160;<span class="preprocessor">#define RG_CSMA_SEED_0        CSMA_SEED_0</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ad1d60be2e5a79f872e2da65ff35dd90a">   83</a></span>&#160;<span class="preprocessor">#define RG_PHY_RSSI           PHY_RSSI</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//#define SR_CCA_CS_THRES       0x149, 0xf0, 4</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a5d49fade58407955545f861fc65078b9">   85</a></span>&#160;<span class="preprocessor">#define SR_CCA_ED_THRES        0x149, 0x0f, 0</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a339adcb56a6dcbb09439a33ea694a34a">   86</a></span>&#160;<span class="preprocessor">#define SR_CCA_DONE            0x141, 0x80, 7</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a538dc968f58c078b4e29d4d70d793354">   87</a></span>&#160;<span class="preprocessor">#define SR_CCA_STATUS          0x141, 0x40, 6</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a924acfc6524e3b4273f0d94b4b502382">   88</a></span>&#160;<span class="preprocessor">#define SR_AACK_SET_PD         0x16e, 0x20, 5</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a241aa49cdb91c3abad40cc050e10b144">   89</a></span>&#160;<span class="preprocessor">#define SR_CSMA_SEED_1         0x16e, 0x10, 4</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* RF230 register assignments, for reference */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//#define HAVE_REGISTER_MAP (1)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span><span class="comment">//#define RG_TRX_STATUS                    (0x01)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_DONE                  0x01, 0x80, 7</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_STATUS                0x01, 0x40, 6</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//#define SR_reserved_01_3             0x01, 0x20, 5</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TRX_STATUS                0x01, 0x1f, 0</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span><span class="comment">//#define P_ON                     (0)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a9486d08d26658473840dd55ef9d59783">  106</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define BUSY_RX                  (1)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a9cbdb413702bfd45c35773bee53c4cd3">  108</a></span>&#160;<span class="preprocessor">#define BUSY_TX                  (2)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a359db88bcffa6b39bdb64ec00ec3a1ae">  110</a></span>&#160;<span class="preprocessor">#define RX_ON                    (6)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ad9aff3d987888b9d1bcb9fc12d2c996e">  112</a></span>&#160;<span class="preprocessor">#define TRX_OFF                  (8)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a77a32ac338596fe95ea09d7603d7c295">  114</a></span>&#160;<span class="preprocessor">#define PLL_ON                   (9)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//#define SLEEP                    (15)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#ab128af01291fb016509cce7df4de6233">  118</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define BUSY_RX_AACK             (17)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a4480cfa57a0f162471e351fce3ce72da">  120</a></span>&#160;<span class="preprocessor">#define BUSY_TX_ARET             (18)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#afddeaef97c7252f303f60355d79bf04c">  122</a></span>&#160;<span class="preprocessor">#define RX_AACK_ON               (22)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a0d659f730692556a1b5e68f54c8ae015">  124</a></span>&#160;<span class="preprocessor">#define TX_ARET_ON               (25)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//#define RX_ON_NOCLK              (28)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span><span class="comment">//#define RX_AACK_ON_NOCLK         (29)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span><span class="comment">//#define BUSY_RX_AACK_NOCLK       (30)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span><span class="comment">//#define STATE_TRANSITION         (31)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//#define RG_TRX_STATE                     (0x02)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TRAC_STATUS               0x02, 0xe0, 5</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TRX_CMD                   0x02, 0x1f, 0</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_NOP                  (0)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_TX_START             (2)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="atmega256rfr2__registermap_8h.html#a8ecc63755abb125691b00426cba7fe41">  145</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define CMD_FORCE_TRX_OFF        (3)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//#define CMD_RX_ON                (6)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_TRX_OFF              (8)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_PLL_ON               (9)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_RX_AACK_ON           (22)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_TX_ARET_ON           (25)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span><span class="comment">//#define RG_TRX_CTRL_0                    (0x03)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span><span class="comment">//#define RG_TRX_CTRL_1                    (0x04)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAD_IO                    0x03, 0xc0, 6</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAD_IO_CLKM               0x03, 0x30, 4</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_2mA                 (0)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_4mA                 (1)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_6mA                 (2)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_8mA                 (3)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CLKM_SHA_SEL              0x03, 0x08, 3</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CLKM_CTRL                 0x03, 0x07, 0</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_no_clock            (0)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_1MHz                (1)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_2MHz                (2)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_4MHz                (3)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_8MHz                (4)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_16MHz               (5)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_TX_PWR                    (0x05)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TX_AUTO_CRC_ON            0x05, 0x80, 7</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//#define SR_reserved_05_2             0x05, 0x70, 4</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TX_PWR                    0x05, 0x0f, 0</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_RSSI                      (0x06)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//#define SR_reserved_06_1             0x06, 0xe0, 5</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span><span class="comment">//#define SR_RSSI                      0x06, 0x1f, 0</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_ED_LEVEL                  (0x07)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span><span class="comment">//#define SR_ED_LEVEL                  0x07, 0xff, 0</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_CC_CCA                    (0x08)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_REQUEST               0x08, 0x80, 7</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_MODE                  0x08, 0x60, 5</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CHANNEL                   0x08, 0x1f, 0</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CCA_THRES                     (0x09)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_CS_THRES              0x09, 0xf0, 4</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_ED_THRES              0x09, 0x0f, 0</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IRQ_MASK                      (0x0e)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_MASK                  0x0e, 0xff, 0</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IRQ_STATUS                    (0x0f)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_7_BAT_LOW             0x0f, 0x80, 7</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_6_TRX_UR              0x0f, 0x40, 6</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_5                     0x0f, 0x20, 5</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_4                     0x0f, 0x10, 4</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_3_TRX_END             0x0f, 0x08, 3</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_2_RX_START            0x0f, 0x04, 2</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_1_PLL_UNLOCK          0x0f, 0x02, 1</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IRQ_0_PLL_LOCK            0x0f, 0x01, 0</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span><span class="comment">//#define RG_VREG_CTRL                     (0x10)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span><span class="comment">//#define SR_AVREG_EXT                 0x10, 0x80, 7</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span><span class="comment">//#define SR_AVDD_OK                   0x10, 0x40, 6</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span><span class="comment">//#define SR_AVREG_TRIM                0x10, 0x30, 4</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_80V              (0)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_75V              (1)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_84V              (2)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_88V              (3)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span><span class="comment">//#define SR_DVREG_EXT                 0x10, 0x08, 3</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span><span class="comment">//#define SR_DVDD_OK                   0x10, 0x04, 2</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span><span class="comment">//#define SR_DVREG_TRIM                0x10, 0x03, 0</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_80V              (0)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_75V              (1)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_84V              (2)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_88V              (3)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span><span class="comment">//#define RG_BATMON                        (0x11)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//#define SR_reserved_11_1             0x11, 0xc0, 6</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span><span class="comment">//#define SR_BATMON_OK                 0x11, 0x20, 5</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span><span class="comment">//#define SR_BATMON_HR                 0x11, 0x10, 4</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span><span class="comment">//#define SR_BATMON_VTH                0x11, 0x0f, 0</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span><span class="comment">//#define RG_XOSC_CTRL                     (0x12)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span><span class="comment">//#define RG_RX_SYN                        0x15</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span><span class="comment">//#define RG_XAH_CTRL_1                      0x17</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span><span class="comment">//#define SR_XTAL_MODE                 0x12, 0xf0, 4</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span><span class="comment">//#define SR_XTAL_TRIM                 0x12, 0x0f, 0</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span><span class="comment">//#define RG_FTN_CTRL                      (0x18)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span><span class="comment">//#define SR_FTN_START                 0x18, 0x80, 7</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//#define SR_reserved_18_2             0x18, 0x40, 6</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span><span class="comment">//#define SR_FTNV                      0x18, 0x3f, 0</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PLL_CF                        (0x1a)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_CF_START              0x1a, 0x80, 7</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//#define SR_reserved_1a_2             0x1a, 0x70, 4</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_CF                    0x1a, 0x0f, 0</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PLL_DCU                       (0x1b)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_DCU_START             0x1b, 0x80, 7</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//#define SR_reserved_1b_2             0x1b, 0x40, 6</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_DCUW                  0x1b, 0x3f, 0</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PART_NUM                      (0x1c)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PART_NUM                  0x1c, 0xff, 0</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span><span class="comment">//#define RF230                    (2)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span><span class="comment">//#define RG_VERSION_NUM                   (0x1d)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span><span class="comment">//#define SR_VERSION_NUM               0x1d, 0xff, 0</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span><span class="comment">//#define RG_MAN_ID_0                      (0x1e)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAN_ID_0                  0x1e, 0xff, 0</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span><span class="comment">//#define RG_MAN_ID_1                      (0x1f)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAN_ID_1                  0x1f, 0xff, 0</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span><span class="comment">//#define RG_SHORT_ADDR_0                  (0x20)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span><span class="comment">//#define SR_SHORT_ADDR_0              0x20, 0xff, 0</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span><span class="comment">//#define RG_SHORT_ADDR_1                  (0x21)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span><span class="comment">//#define SR_SHORT_ADDR_1              0x21, 0xff, 0</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PAN_ID_0                      (0x22)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAN_ID_0                  0x22, 0xff, 0</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PAN_ID_1                      (0x23)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAN_ID_1                  0x23, 0xff, 0</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_0                   (0x24)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_0               0x24, 0xff, 0</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_1                   (0x25)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_1               0x25, 0xff, 0</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_2                   (0x26)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_2               0x26, 0xff, 0</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_3                   (0x27)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_3               0x27, 0xff, 0</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_4                   (0x28)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_4               0x28, 0xff, 0</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_5                   (0x29)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_5               0x29, 0xff, 0</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_6                   (0x2a)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_6               0x2a, 0xff, 0</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_7                   (0x2b)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_7               0x2b, 0xff, 0</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span><span class="comment">//#define RG_XAH_CTRL_0                     (0x2c)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAX_FRAME_RETRIES         0x2c, 0xf0, 4</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAX_CSMA_RETRIES          0x2c, 0x0e, 1</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//#define SR_reserved_2c_3             0x2c, 0x01, 0</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CSMA_SEED_0                   (0x2d)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CSMA_SEED_0               0x2d, 0xff, 0</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CSMA_SEED_1                   (0x2e)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CSMA_BE                      0x2f</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MIN_BE                    0x2e, 0xc0, 6</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//#define SR_reserved_2e_2             0x2e, 0x30, 4</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span><span class="comment">//#define SR_I_AM_COORD                0x2e, 0x08, 3</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CSMA_SEED_1               0x2e, 0x07, 0</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PHY256RFR2y_REGISTERMAP_EXTERNAL_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:51 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
