[["Performance issues in correlated branch prediction schemes.", ["Nicholas C. Gloy", "Michael D. Smith", "Cliff Young"], "https://doi.org/10.1109/MICRO.1995.476808", 12], ["Dynamic path-based branch correlation.", ["Ravi Nair"], "https://doi.org/10.1109/MICRO.1995.476809", 9], ["The predictability of branches in libraries.", ["Brad Calder", "Dirk Grunwald", "Amitabh Srivastava"], "https://doi.org/10.1109/MICRO.1995.476810", 11], ["The performance impact of incomplete bypassing in processor pipelines.", ["Pritpal S. Ahuja", "Douglas W. Clark", "Anne Rogers"], "https://doi.org/10.1109/MICRO.1995.476811", 10], ["Efficient instruction scheduling using finite state automata.", ["Vasanth Bala", "Norman Rubin"], "https://doi.org/10.1109/MICRO.1995.476812", 11], ["Critical path reduction for scalar programs.", ["Michael S. Schlansker", "Vinod Kathail"], "https://doi.org/10.1109/MICRO.1995.476813", 13], ["A limit study of local memory requirements using value reuse profiles.", ["Andrew S. Huang", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1995.476814", 11], ["Zero-cycle loads: microarchitecture support for reducing load latency.", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1995.476815", 11], ["A modified approach to data cache management.", ["Gary S. Tyson", "Matthew K. Farrens", "John Matthews", "Andrew R. Pleszkun"], "https://doi.org/10.1109/MICRO.1995.476816", 11], ["Petri net versus modulo scheduling for software pipelining.", ["Vicki H. Allan", "U. R. Shah", "K. M. Reddy"], "https://doi.org/10.1109/MICRO.1995.476817", 6], ["Modulo scheduling with multiple initiation intervals.", ["Nancy J. Warter-Perez", "Noubar Partamian"], "https://doi.org/10.1109/MICRO.1995.476818", 9], ["Spill-free parallel scheduling of basic blocks.", ["B. Natarajan", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1995.476819", 6], ["Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation.", ["Jack W. Davidson", "Sanjay Jinturkar"], "https://doi.org/10.1109/MICRO.1995.476820", 8], ["Self-regulation of workload in the Manchester Data-Flow computer.", ["John R. Gurd", "David F. Snelling"], "https://doi.org/10.1109/MICRO.1995.476821", 11], ["The M-Machine multicomputer.", ["Marco Fillo", "Stephen W. Keckler", "William J. Dally", "Nicholas P. Carter", "Andrew Chang", "Yevgeny Gurevich", "Whay Sing Lee"], "https://doi.org/10.1109/MICRO.1995.476822", 11], ["Region-based compilation: an introduction and motivation.", ["Richard E. Hank", "Wen-mei W. Hwu", "B. Ramakrishna Rau"], "https://doi.org/10.1109/MICRO.1995.476823", 11], ["An experimental study of several cooperative register allocation and instruction scheduling strategies.", ["Cindy Norris", "Lori L. Pollock"], "https://doi.org/10.1109/MICRO.1995.476824", 11], ["Register allocation for predicated code.", ["Alexandre E. Eichenberger", "Edward S. Davidson"], "https://doi.org/10.1109/MICRO.1995.476825", 12], ["Partial resolution in branch target buffers.", ["Barry S. Fagin", "Kathryn Russell"], "https://doi.org/10.1109/MICRO.1995.476826", 6], ["A system level perspective on branch architecture performance.", ["Brad Calder", "Dirk Grunwald", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.1995.476827", 8], ["Dynamic rescheduling: a technique for object code compatibility in VLIW architectures.", ["Thomas M. Conte", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1995.476828", 11], ["Improving CISC instruction decoding performance using a fill unit.", ["Mark Smotherman", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1995.476829", 11], ["SPAID: software prefetching in pointer- and call-intensive environments.", ["Mikko H. Lipasti", "William J. Schmidt", "Steven R. Kunkel", "Robert R. Roediger"], "https://doi.org/10.1109/MICRO.1995.476830", 6], ["An effective programmable prefetch engine for on-chip caches.", ["Tien-Fu Chen"], "https://doi.org/10.1109/MICRO.1995.476831", 6], ["Cache miss heuristics and preloading techniques for general-purpose programs.", ["Toshihiro Ozawa", "Yasunori Kimura", "Shinichiro Nishizaki"], "https://doi.org/10.1109/MICRO.1995.476832", 6], ["Alternative implementations of hybrid branch predictors.", ["Po-Yung Chang", "Eric Hao", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1995.476833", 6], ["Control flow prediction with tree-like subgraphs for superscalar processors.", ["Simonjit Dutta", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1995.476834", 6], ["The role of adaptivity in two-level adaptive branch prediction.", ["Stuart Sechrest", "Chih-Chieh Lee", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1995.476835", 6], ["Design of storage hierarchy in multithreaded architectures.", ["Lucas Roh", "Walid A. Najjar"], "https://doi.org/10.1109/MICRO.1995.476836", 8], ["An investigation of the performance of various instruction-issue buffer topologies.", ["Stephan Jourdan", "Pascal Sainrat", "Daniel Litaize"], "https://doi.org/10.1109/MICRO.1995.476837", 6], ["Decoupling integer execution in superscalar processors.", ["Subbarao Palacharla", "James E. Smith"], "https://doi.org/10.1109/MICRO.1995.476838", 6], ["Exploiting short-lived variables in superscalar processors.", ["Luis A. Lozano", "Guang R. Gao"], "https://doi.org/10.1109/MICRO.1995.476839", 11], ["Partitioned register file for TTAs.", ["Johan Janssen", "Henk Corporaal"], "https://doi.org/10.1109/MICRO.1995.476840", 10], ["Disjoint eager execution: an optimal form of speculative execution.", ["Augustus K. Uht", "Vijay Sindagi", "Kelley Hall"], "https://doi.org/10.1109/MICRO.1995.476841", 13], ["Unrolling-based optimizations for modulo scheduling.", ["Daniel M. Lavery", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1995.476842", 11], ["Stage scheduling: a technique to reduce the register requirements of a modulo schedule.", ["Alexandre E. Eichenberger", "Edward S. Davidson"], "https://doi.org/10.1109/MICRO.1995.476843", 12], ["Hypernode reduction modulo scheduling.", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1995.476844", 11]]