(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (StartBool_4 Bool) (StartBool_3 Bool) (Start_13 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_14 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (StartBool_2 Bool) (Start_5 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (StartBool_1 Bool) (Start_11 (_ BitVec 8)) (Start_12 (_ BitVec 8)) (Start_4 (_ BitVec 8)))
  ((Start (_ BitVec 8) (x (bvadd Start_1 Start_2) (bvmul Start_2 Start) (bvudiv Start_2 Start)))
   (StartBool Bool (true (and StartBool_2 StartBool_2) (or StartBool_3 StartBool_2) (bvult Start_14 Start_13)))
   (StartBool_4 Bool (false true (not StartBool)))
   (StartBool_3 Bool (false true (not StartBool_2) (and StartBool_3 StartBool) (or StartBool_3 StartBool_4) (bvult Start_4 Start_14)))
   (Start_13 (_ BitVec 8) (x #b00000001 #b00000000 (bvneg Start_5) (bvor Start_14 Start_5) (bvmul Start_9 Start_10) (bvudiv Start_11 Start_5) (bvurem Start_14 Start_14) (bvshl Start_6 Start_14) (bvlshr Start_3 Start_10) (ite StartBool_1 Start_8 Start_5)))
   (Start_3 (_ BitVec 8) (x (bvnot Start_1) (bvand Start_8 Start_12) (bvadd Start_8 Start_4) (bvmul Start_1 Start_11) (bvudiv Start Start_5) (bvshl Start_9 Start_7) (ite StartBool Start_11 Start_10)))
   (Start_8 (_ BitVec 8) (#b00000001 (bvadd Start_7 Start_7) (bvurem Start Start_4) (bvshl Start_5 Start_4) (ite StartBool_2 Start_6 Start_6)))
   (Start_2 (_ BitVec 8) (#b00000001 #b00000000 (bvnot Start_3) (bvor Start_2 Start_4) (bvmul Start_2 Start_2) (bvshl Start_1 Start) (bvlshr Start_2 Start_5) (ite StartBool_1 Start_5 Start_4)))
   (Start_6 (_ BitVec 8) (x #b00000001 (bvnot Start) (bvneg Start_1) (bvor Start_6 Start_2) (bvmul Start_6 Start_7) (bvudiv Start Start_3) (ite StartBool_1 Start_4 Start_7)))
   (Start_7 (_ BitVec 8) (y #b00000001 (bvor Start_8 Start_9) (bvmul Start_8 Start_3) (bvudiv Start_8 Start_2) (bvshl Start_4 Start_9) (bvlshr Start Start) (ite StartBool Start_2 Start_2)))
   (Start_14 (_ BitVec 8) (#b10100101 x y #b00000001 #b00000000 (bvnot Start_9) (bvand Start_10 Start_12) (bvor Start_10 Start_11) (bvadd Start_1 Start_12) (bvudiv Start_2 Start_4)))
   (Start_9 (_ BitVec 8) (#b00000001 y (bvmul Start_3 Start) (bvurem Start_7 Start_7) (bvshl Start_3 Start_9) (bvlshr Start_4 Start) (ite StartBool_1 Start_2 Start_7)))
   (StartBool_2 Bool (false (not StartBool) (or StartBool_1 StartBool_1) (bvult Start_4 Start)))
   (Start_5 (_ BitVec 8) (#b00000000 #b10100101 (bvnot Start_1) (bvneg Start_5) (bvmul Start_4 Start_2) (bvudiv Start_10 Start_5) (bvshl Start_1 Start_8) (ite StartBool Start_5 Start_6)))
   (Start_1 (_ BitVec 8) (#b00000000 (bvnot Start_2) (bvmul Start_1 Start_10) (bvshl Start_4 Start_6) (ite StartBool Start_13 Start_4)))
   (Start_10 (_ BitVec 8) (#b00000001 (bvnot Start_7) (bvand Start_3 Start) (bvor Start_2 Start_10) (bvadd Start_10 Start_5) (bvshl Start_9 Start_6) (ite StartBool_1 Start_11 Start_1)))
   (StartBool_1 Bool (false (and StartBool StartBool) (bvult Start_6 Start_1)))
   (Start_11 (_ BitVec 8) (#b00000000 (bvnot Start_2) (bvneg Start_10) (bvor Start_1 Start_11) (bvadd Start_6 Start_11) (bvmul Start_8 Start_5) (bvudiv Start_9 Start_9) (bvurem Start_3 Start) (bvshl Start_1 Start_5) (bvlshr Start_10 Start_1) (ite StartBool_2 Start_12 Start_10)))
   (Start_12 (_ BitVec 8) (x (bvudiv Start_4 Start_11) (bvlshr Start_11 Start_10)))
   (Start_4 (_ BitVec 8) (x (bvand Start_1 Start_5) (bvshl Start_12 Start_3) (bvlshr Start_2 Start_12) (ite StartBool_2 Start_9 Start_7)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvneg (bvshl (bvnot (bvlshr y x)) x))))

(check-synth)
