// Seed: 3940661233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd75,
    parameter id_17 = 32'd7,
    parameter id_3  = 32'd74
) (
    input tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    input wor _id_3,
    output tri1 id_4,
    input wor id_5
    , id_19,
    output wire id_6,
    output tri0 id_7,
    input tri id_8,
    input wand id_9
    , id_20,
    output wand id_10,
    output logic id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri _id_14,
    input uwire id_15,
    output wand id_16,
    output uwire _id_17
);
  assign id_20 = -1'b0;
  initial
    @(*) begin : LABEL_0
      $clog2(58);
      ;
      id_11 <= id_12;
    end
  logic [id_17  -  id_14 : ~  id_3] id_21;
  ;
  bit id_22;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_19,
      id_19,
      id_21
  );
  parameter id_23 = -1;
  assign id_16 = 1;
  always begin : LABEL_1
    id_22 = id_8;
  end
endmodule
