// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low

    wire[0:3, out // Sets[0:3]
}

module ia(input p,
    output P
);        

module ia2(input [7:0] p,
    output P
); 



module adder(input h,
    input [C:0] in,
    output out,
    output carry
); 

module ia3(input [7:0] in,
    output P
); 

endmodule
