<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Jan 29 01:20:55 2018</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2015.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1412921</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174134878_174134879_210597870_604</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexu</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku060</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffva1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>2de88b9babda5c9c86343686aef4ce7a</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>2b304ec01c2e48f88062e4dc3e16c2f0</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>17</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 14.04.2 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-5930K CPU @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1200.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>33.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=91</TD>
   <TD>constraintsetcount=4</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=9</TD>
   <TD>totalimplruns=9</TD>
   <TD>core_container=false</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=19</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce=12</TD>
    <TD>bufg_gt=13</TD>
    <TD>bufg_gt_sync=6</TD>
    <TD>carry8=5002</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=2030</TD>
    <TD>fdpe=473</TD>
    <TD>fdre=150991</TD>
    <TD>fdse=1167</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo18e2=1</TD>
    <TD>fifo36e2=94</TD>
    <TD>gnd=1528</TD>
    <TD>gthe3_channel=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_common=6</TD>
    <TD>ibuf=3</TD>
    <TD>ibufds=1</TD>
    <TD>ibufds_gte3=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>iobuf=3</TD>
    <TD>ldce=65536</TD>
    <TD>lut1=36421</TD>
    <TD>lut2=15222</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=17729</TD>
    <TD>lut4=8859</TD>
    <TD>lut5=8532</TD>
    <TD>lut6=36465</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme3_adv=2</TD>
    <TD>muxf7=4449</TD>
    <TD>muxf8=162</TD>
    <TD>obuf=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_1=1</TD>
    <TD>ram32m16=320</TD>
    <TD>ram64m8=68</TD>
    <TD>ram64x1d=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2=51</TD>
    <TD>ramb36e2=227</TD>
    <TD>srl16e=9381</TD>
    <TD>srlc32e=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>sysmone1=1</TD>
    <TD>vcc=1199</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce=12</TD>
    <TD>bufg_gt=13</TD>
    <TD>bufg_gt_sync=6</TD>
    <TD>carry8=5002</TD>
</TR><TR ALIGN='LEFT'>    <TD>diffinbuf=1</TD>
    <TD>fdce=2030</TD>
    <TD>fdpe=473</TD>
    <TD>fdre=150991</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=1167</TD>
    <TD>fifo18e2=1</TD>
    <TD>fifo36e2=94</TD>
    <TD>gnd=1528</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_channel=24</TD>
    <TD>gthe3_common=6</TD>
    <TD>ibufctrl=7</TD>
    <TD>ibufds_gte3=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_analog=1</TD>
    <TD>inbuf=6</TD>
    <TD>ldce=65536</TD>
    <TD>lut1=36421</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=15222</TD>
    <TD>lut3=17729</TD>
    <TD>lut4=8859</TD>
    <TD>lut5=8532</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=36465</TD>
    <TD>mmcme3_adv=2</TD>
    <TD>muxf7=4449</TD>
    <TD>muxf8=162</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=9</TD>
    <TD>obuft=3</TD>
    <TD>pcie_3_1=1</TD>
    <TD>ramb18e2=51</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=227</TD>
    <TD>ramd32=4480</TD>
    <TD>ramd64e=560</TD>
    <TD>rams32=640</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=9381</TD>
    <TD>srlc32e=10</TD>
    <TD>sysmone1=1</TD>
    <TD>vcc=1199</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=149596</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=9391</TD>
    <TD>bram_ports_augmented=38</TD>
    <TD>bram_ports_newly_gated=356</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=502</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_3_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=2</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipversion=8.3</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_xdevicefamily=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_elaboration_dir=./</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_axi_slave_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_bram_block=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=4</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_algorithm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_type=1</TD>
    <TD>c_load_init_file=0</TD>
    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_init_file=blk_mem_gen_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_default_data=0</TD>
    <TD>c_has_rsta=0</TD>
    <TD>c_rst_priority_a=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_regcea=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=0</TD>
    <TD>c_wea_width=1</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_width_a=640</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=640</TD>
    <TD>c_write_depth_a=512</TD>
    <TD>c_read_depth_a=512</TD>
    <TD>c_addra_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_initb_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_enb=1</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_use_byte_web=0</TD>
    <TD>c_web_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_b=640</TD>
    <TD>c_read_width_b=640</TD>
    <TD>c_write_depth_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_b=512</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_has_mem_output_regs_a=1</TD>
    <TD>c_has_mem_output_regs_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_a=0</TD>
    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_en_ecc_pipe=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_common_clk=0</TD>
    <TD>c_disable_warn_bhv_coll=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_sleep_pin=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_deepsleep_pin=0</TD>
    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_safety_ckt=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_36k_bram=18</TD>
    <TD>c_count_18k_bram=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     104.427856 mW</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_0_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=10</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=13.0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_count_width=9</TD>
    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=144</TD>
    <TD>c_dout_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_width=144</TD>
    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_full_flags_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=0</TD>
    <TD>c_has_srst=1</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=6</TD>
    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=4</TD>
    <TD>c_mif_file_name=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=5</TD>
    <TD>c_prog_empty_thresh_negate_val=6</TD>
    <TD>c_prog_empty_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val=511</TD>
    <TD>c_prog_full_thresh_negate_val=510</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=512</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=9</TD>
    <TD>c_underflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=9</TD>
    <TD>c_wr_depth=512</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=9</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_safety_ckt=0</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_0_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=7</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=13.0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_count_width=6</TD>
    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=128</TD>
    <TD>c_dout_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_width=128</TD>
    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_full_flags_rst_val=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=1</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=0</TD>
    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=2</TD>
    <TD>c_mif_file_name=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=0</TD>
    <TD>c_preload_regs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type=512x72</TD>
    <TD>c_prog_empty_thresh_assert_val=4</TD>
    <TD>c_prog_empty_thresh_negate_val=5</TD>
    <TD>c_prog_empty_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val=31</TD>
    <TD>c_prog_full_thresh_negate_val=30</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=32</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=5</TD>
    <TD>c_underflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=1</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=6</TD>
    <TD>c_wr_depth=32</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=5</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_safety_ckt=0</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_0_1/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=8</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=13.0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_count_width=10</TD>
    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=128</TD>
    <TD>c_dout_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_width=128</TD>
    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_full_flags_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=0</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=1</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=0</TD>
    <TD>c_preload_regs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type=1kx36</TD>
    <TD>c_prog_empty_thresh_assert_val=4</TD>
    <TD>c_prog_empty_thresh_negate_val=5</TD>
    <TD>c_prog_empty_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val=1023</TD>
    <TD>c_prog_full_thresh_negate_val=1022</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=1024</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=10</TD>
    <TD>c_underflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=1</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=10</TD>
    <TD>c_wr_depth=1024</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=10</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_safety_ckt=0</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_0_1/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=8</TD>
    <TD>core_container=false</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=13.0</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_count_width=10</TD>
    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=128</TD>
    <TD>c_dout_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_width=128</TD>
    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_full_flags_rst_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rd_rst=0</TD>
    <TD>c_has_rst=0</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=1</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=0</TD>
    <TD>c_preload_regs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type=1kx36</TD>
    <TD>c_prog_empty_thresh_assert_val=4</TD>
    <TD>c_prog_empty_thresh_negate_val=5</TD>
    <TD>c_prog_empty_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val=1023</TD>
    <TD>c_prog_full_thresh_negate_val=1022</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=1024</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=10</TD>
    <TD>c_underflow_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=1</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_power_saving_mode=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_ack_low=0</TD>
    <TD>c_wr_data_count_width=10</TD>
    <TD>c_wr_depth=1024</TD>
    <TD>c_wr_freq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width=10</TD>
    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_safety_ckt=0</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gtwizard_ultrascale_0_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipversion=1.6</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpll_vco_frequency=2578.125</TD>
    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=187.5</TD>
    <TD>c_gt_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev=17</TD>
    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=0</TD>
    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_rx_user_clocking=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=0</TD>
    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_max_level=4</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_cc_k=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_m_enable=0</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=0</TD>
    <TD>c_rx_comma_p_val=0101111100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_data_decoding=0</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=40</TD>
    <TD>c_rx_line_rate=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_master_channel_idx=108</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=375.0000000</TD>
    <TD>c_rx_outclk_source=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_pll_type=0</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=150</TD>
    <TD>c_rx_slide_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=80</TD>
    <TD>c_rx_usrclk_frequency=375.0000000</TD>
    <TD>c_rx_usrclk2_frequency=187.5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_total_num_channels=8</TD>
    <TD>c_total_num_commons=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_commons_example=0</TD>
    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=0</TD>
    <TD>c_txprogdiv_freq_val=375</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffbypass_mode=0</TD>
    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_enable=1</TD>
    <TD>c_tx_int_data_width=40</TD>
    <TD>c_tx_line_rate=15</TD>
    <TD>c_tx_master_channel_idx=108</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_bufg_gt_div=1</TD>
    <TD>c_tx_outclk_frequency=375.0000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_refclk_frequency=150</TD>
    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=2</TD>
    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=80</TD>
    <TD>c_tx_usrclk_frequency=375.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_usrclk2_frequency=187.5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gtwizard_ultrascale_l3_0_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipversion=1.6</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000</TD>
    <TD>c_common_scaling_factor=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpll_vco_frequency=2578.125</TD>
    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=187.5</TD>
    <TD>c_gt_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev=17</TD>
    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=0</TD>
    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_rx_user_clocking=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=0</TD>
    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_max_level=4</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_cc_k=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_m_enable=0</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=0</TD>
    <TD>c_rx_comma_p_val=0101111100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_data_decoding=0</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=40</TD>
    <TD>c_rx_line_rate=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_master_channel_idx=19</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=375.0000000</TD>
    <TD>c_rx_outclk_source=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_pll_type=0</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=150</TD>
    <TD>c_rx_slide_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=80</TD>
    <TD>c_rx_usrclk_frequency=375.0000000</TD>
    <TD>c_rx_usrclk2_frequency=187.5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_total_num_channels=8</TD>
    <TD>c_total_num_commons=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_commons_example=0</TD>
    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=0</TD>
    <TD>c_txprogdiv_freq_val=375</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffbypass_mode=0</TD>
    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_enable=1</TD>
    <TD>c_tx_int_data_width=40</TD>
    <TD>c_tx_line_rate=15</TD>
    <TD>c_tx_master_channel_idx=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_bufg_gt_div=1</TD>
    <TD>c_tx_outclk_frequency=375.0000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_refclk_frequency=150</TD>
    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=2</TD>
    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=80</TD>
    <TD>c_tx_usrclk_frequency=375.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_usrclk2_frequency=187.5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie3_ultrascale_0_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipversion=1.5</TD>
    <TD>x_ipcorerevision=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_cpll_vco_frequency=2000.0</TD>
    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=100</TD>
    <TD>c_gt_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_rev=17</TD>
    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_reset_controller=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=1</TD>
    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_tx_buffer_bypass_controller=1</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_max_level=4</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=1</TD>
    <TD>c_rx_cc_k=00000001</TD>
    <TD>c_rx_cc_len_seq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_num_seq=1</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000011100</TD>
    <TD>c_rx_comma_m_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=20</TD>
    <TD>c_rx_line_rate=8</TD>
    <TD>c_rx_master_channel_idx=103</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=400.0000000</TD>
    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=100</TD>
    <TD>c_rx_slide_mode=2</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_data_width=16</TD>
    <TD>c_rx_usrclk_frequency=400.0000000</TD>
    <TD>c_rx_usrclk2_frequency=400.0000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_total_num_channels=8</TD>
    <TD>c_total_num_commons=2</TD>
    <TD>c_total_num_commons_example=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=1</TD>
    <TD>c_txprogdiv_freq_source=2</TD>
    <TD>c_txprogdiv_freq_val=400</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=20</TD>
    <TD>c_tx_line_rate=8</TD>
    <TD>c_tx_master_channel_idx=103</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=400.0000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=1</TD>
    <TD>c_tx_refclk_frequency=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=16</TD>
    <TD>c_tx_usrclk_frequency=400.0000000</TD>
    <TD>c_tx_usrclk2_frequency=400.0000000</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie3_ultrascale_0_pcie3_uscale_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>core_container=NA</TD>
    <TD>x_ipproduct=Vivado 2015.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie3_ultrascale</TD>
    <TD>x_ipversion=4.1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>pl_link_cap_max_link_speed=2</TD>
    <TD>pl_link_cap_max_link_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_clk_freq=3</TD>
    <TD>core_clk_freq=1</TD>
    <TD>pll_type=2</TD>
    <TD>pf0_link_cap_aspm_support=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_width=128</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>pcie_link_speed=3</TD>
    <TD>keep_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>ari_cap_enable=FALSE</TD>
    <TD>pf0_ari_cap_next_func=0x00</TD>
    <TD>axisten_if_cc_alignment_mode=FALSE</TD>
    <TD>axisten_if_cq_alignment_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rc_alignment_mode=FALSE</TD>
    <TD>axisten_if_rc_straddle=FALSE</TD>
    <TD>axisten_if_rq_alignment_mode=FALSE</TD>
    <TD>axisten_if_enable_msg_route=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_rx_msg_intfc=FALSE</TD>
    <TD>pf0_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf0_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x150</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ari_cap_nextptr=0x000</TD>
    <TD>vf0_ari_cap_nextptr=0x000</TD>
    <TD>vf1_ari_cap_nextptr=0x000</TD>
    <TD>vf2_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_ari_cap_nextptr=0x000</TD>
    <TD>vf4_ari_cap_nextptr=0x000</TD>
    <TD>vf5_ari_cap_nextptr=0x000</TD>
    <TD>pf0_bar0_aperture_size=0x0D</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar0_control=0x4</TD>
    <TD>pf0_bar1_aperture_size=0x00</TD>
    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x0D</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar2_control=0x4</TD>
    <TD>pf0_bar3_aperture_size=0x00</TD>
    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x0D</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar4_control=0x4</TD>
    <TD>pf0_bar5_aperture_size=0x00</TD>
    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_capability_pointer=0x80</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_class_code=0x058000</TD>
    <TD>pf0_vendor_id=0x19DE</TD>
    <TD>pf0_device_id=0x0510</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_ltr_support=FALSE</TD>
    <TD>pf0_dev_cap2_obff_support=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
    <TD>pf0_dev_cap_ext_tag_supported=FALSE</TD>
    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0x2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_nextptr=0x000</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation2=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation6=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation2=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation6=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf0_dsn_cap_nextptr=0x000</TD>
    <TD>pf0_expansion_rom_aperture_size=0x00</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_interrupt_pin=0x1</TD>
    <TD>pf0_link_status_slot_clock_config=TRUE</TD>
    <TD>pf0_ltr_cap_nextptr=0x000</TD>
    <TD>pf0_msix_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_pba_bir=0</TD>
    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_table_size=0x000</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_msi_cap_nextptr=0xC0</TD>
    <TD>pf0_pb_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_nextptr=0x90</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_rbar_cap_enable=FALSE</TD>
    <TD>pf0_rbar_cap_nextptr=0x000</TD>
    <TD>pf0_rbar_cap_size0=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_size1=0x00000</TD>
    <TD>pf0_rbar_cap_size2=0x00000</TD>
    <TD>pf1_rbar_cap_size0=0x00000</TD>
    <TD>pf1_rbar_cap_size1=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_size2=0x00000</TD>
    <TD>pf0_revision_id=0x05</TD>
    <TD>pf0_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar0_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar1_control=0x0</TD>
    <TD>pf0_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar3_control=0x0</TD>
    <TD>pf0_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar5_control=0x0</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
    <TD>pf0_sriov_cap_ver=0x0</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_vendor_id=0x19DE</TD>
    <TD>pf0_subsystem_id=0x2060</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_nextptr=0x000</TD>
    <TD>vf0_tphr_cap_nextptr=0x000</TD>
    <TD>vf1_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_nextptr=0x000</TD>
    <TD>vf3_tphr_cap_nextptr=0x000</TD>
    <TD>vf4_tphr_cap_nextptr=0x000</TD>
    <TD>vf5_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf1_tphr_cap_st_table_size=0x000</TD>
    <TD>pf1_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf0_tphr_cap_st_table_size=0x000</TD>
    <TD>vf0_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf1_tphr_cap_st_table_size=0x000</TD>
    <TD>vf1_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf2_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf2_tphr_cap_st_table_size=0x000</TD>
    <TD>vf2_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf3_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf3_tphr_cap_st_table_size=0x000</TD>
    <TD>vf3_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf4_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf4_tphr_cap_st_table_size=0x000</TD>
    <TD>vf4_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf5_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf5_tphr_cap_st_table_size=0x000</TD>
    <TD>vf5_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>pf1_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf1_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf2_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf3_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf3_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf4_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf5_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf5_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_secondary_pcie_cap_nextptr=0x000</TD>
    <TD>mcap_cap_nextptr=0x000</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
    <TD>spare_word1=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf1_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
    <TD>pf1_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar0_aperture_size=0x00</TD>
    <TD>pf1_bar0_control=0x0</TD>
    <TD>pf1_bar1_aperture_size=0x00</TD>
    <TD>pf1_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar2_aperture_size=0x00</TD>
    <TD>pf1_bar2_control=0x0</TD>
    <TD>pf1_bar3_aperture_size=0x00</TD>
    <TD>pf1_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar4_aperture_size=0x00</TD>
    <TD>pf1_bar4_control=0x0</TD>
    <TD>pf1_bar5_aperture_size=0x00</TD>
    <TD>pf1_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_capability_pointer=0x80</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_device_id=0x8011</TD>
    <TD>pf1_dev_cap_max_payload_size=0x2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_nextptr=0x000</TD>
    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0x00</TD>
    <TD>pf1_expansion_rom_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_interrupt_pin=0x0</TD>
    <TD>pf1_msix_cap_nextptr=0x00</TD>
    <TD>pf1_msix_cap_pba_bir=0</TD>
    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_bir=0</TD>
    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_size=0x000</TD>
    <TD>pf1_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msi_cap_nextptr=0x00</TD>
    <TD>pf1_pb_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x00</TD>
    <TD>pf1_rbar_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_nextptr=0x000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar0_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar1_control=0x0</TD>
    <TD>pf1_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar3_control=0x0</TD>
    <TD>pf1_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar5_control=0x0</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf1_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x0</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
    <TD>pf1_sriov_func_dep_link=0x0001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_tphr_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>en_msi_per_vec_masking=FALSE</TD>
    <TD>sriov_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_ch=0x00</TD>
    <TD>tl_credits_npd=0x028</TD>
    <TD>tl_credits_nph=0x20</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_pd=0x198</TD>
    <TD>tl_credits_ph=0x20</TD>
    <TD>tl_extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_pf_enable_reg=0x0</TD>
    <TD>vf0_capability_pointer=0x80</TD>
    <TD>vf0_msix_cap_pba_bir=0</TD>
    <TD>vf0_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_msix_cap_table_bir=0</TD>
    <TD>vf0_msix_cap_table_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_size=0x000</TD>
    <TD>vf0_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_pm_cap_nextptr=0x00</TD>
    <TD>vf1_msix_cap_pba_bir=0</TD>
    <TD>vf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_table_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_size=0x000</TD>
    <TD>vf1_msi_cap_multimsgcap=0</TD>
    <TD>vf1_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_pba_bir=0</TD>
    <TD>vf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_bir=0</TD>
    <TD>vf2_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_table_size=0x000</TD>
    <TD>vf2_msi_cap_multimsgcap=0</TD>
    <TD>vf2_pm_cap_nextptr=0x00</TD>
    <TD>vf3_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_bir=0</TD>
    <TD>vf3_msix_cap_table_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msi_cap_multimsgcap=0</TD>
    <TD>vf3_pm_cap_nextptr=0x00</TD>
    <TD>vf4_msix_cap_pba_bir=0</TD>
    <TD>vf4_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_msix_cap_table_bir=0</TD>
    <TD>vf4_msix_cap_table_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_size=0x000</TD>
    <TD>vf4_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_pm_cap_nextptr=0x00</TD>
    <TD>vf5_msix_cap_pba_bir=0</TD>
    <TD>vf5_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_table_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_size=0x000</TD>
    <TD>vf5_msi_cap_multimsgcap=0</TD>
    <TD>vf5_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>completion_space=16KB</TD>
    <TD>gen_x0y0_xdc=1</TD>
    <TD>gen_x0y1_xdc=0</TD>
    <TD>gen_x0y2_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y3_xdc=0</TD>
    <TD>gen_x0y4_xdc=0</TD>
    <TD>gen_x0y5_xdc=0</TD>
    <TD>xlnx_ref_board=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_blk_locn=0</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
    <TD>pcie_use_mode=2.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_fast_config=NONE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>pl_interface=FALSE</TD>
    <TD>pcie_configuration=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_status_if=TRUE</TD>
    <TD>tx_fc_if=TRUE</TD>
    <TD>cfg_ext_if=TRUE</TD>
    <TD>cfg_fc_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>per_func_status_if=TRUE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>rcv_msg_if=TRUE</TD>
    <TD>cfg_tx_msg_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_ctl_if=TRUE</TD>
    <TD>msi_en=TRUE</TD>
    <TD>msix_en=FALSE</TD>
    <TD>pcie3_drp=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dis_gt_wizard=FALSE</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>shared_logic=1</TD>
    <TD>dedicate_perst=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>sys_reset_polarity=0</TD>
    <TD>mcap_enablement=NONE</TD>
    <TD>phy_lp_txpreset=4</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_gt_selection=FALSE</TD>
    <TD>select_quad=GTH_Quad_224</TD>
    <TD>silicon_revision=Production</TD>
    <TD>dev_port_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rx_detect=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xcku060-ffva1156-2-e</TD>
    <TD>package=ffva1156</TD>
    <TD>speedgrade=-2</TD>
    <TD>version=2015.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=lin64</TD>
    <TD>temp_grade=extended</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=67.510002</TD>
    <TD>pct_inputs_defined=12</TD>
    <TD>user_junc_temp=44.4 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.4</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=2.4 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=1.9 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=44.4 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>toggle_rate=False</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>read_saif=False</TD>
    <TD>on-chip_power=13.809664</TD>
    <TD>dynamic=12.800392</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=1.4</TD>
    <TD>thetasa=2.4 (C/W)</TD>
    <TD>thetajb=1.9 (C/W)</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.840358</TD>
    <TD>logic=1.241202</TD>
    <TD>signals=2.197248</TD>
    <TD>bram=1.410082</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.202944</TD>
    <TD>i/o=0.008570</TD>
    <TD>gth=6.734546</TD>
    <TD>sysmon=0.000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>=0.165440</TD>
    <TD>devstatic=1.009271</TD>
    <TD>vccint_voltage=0.950000</TD>
    <TD>vccint_total_current=7.397909</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_dynamic_current=6.997829</TD>
    <TD>vccint_static_current=0.400080</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.240337</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_dynamic_current=0.112470</TD>
    <TD>vccaux_static_current=0.127866</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_io_total_current=0.084822</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_dynamic_current=0.003551</TD>
    <TD>vccaux_io_static_current=0.081271</TD>
    <TD>vccint_io_voltage=0.950000</TD>
    <TD>vccint_io_total_current=0.034389</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_dynamic_current=0.001434</TD>
    <TD>vccint_io_static_current=0.032955</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.000495</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_dynamic_current=0.000453</TD>
    <TD>vcco18_static_current=0.000043</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vccbram_voltage=0.950000</TD>
    <TD>vccbram_total_current=0.083133</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_dynamic_current=0.037998</TD>
    <TD>vccbram_static_current=0.045135</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=4.140960</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_dynamic_current=4.075111</TD>
    <TD>mgtavcc_static_current=0.065849</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=1.477451</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_dynamic_current=1.404452</TD>
    <TD>mgtavtt_static_current=0.072999</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtvccaux_total_current=0.080603</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_dynamic_current=0.080493</TD>
    <TD>mgtvccaux_static_current=0.000111</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.013800</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.013800</TD>
    <TD>mgtyvccaux_voltage=1.800000</TD>
    <TD>mgtyvccaux_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_dynamic_current=0.000000</TD>
    <TD>mgtyvccaux_static_current=0.000000</TD>
    <TD>mgtyavcc_voltage=1.000000</TD>
    <TD>mgtyavcc_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_dynamic_current=0.000000</TD>
    <TD>mgtyavcc_static_current=0.000000</TD>
    <TD>mgtyavtt_voltage=1.200000</TD>
    <TD>mgtyavtt_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_dynamic_current=0.000000</TD>
    <TD>mgtyavtt_static_current=0.000000</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=Low</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_device_models=Medium</TD>
    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=146361</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>ldce_used=65536</TD>
    <TD>ldce_functional_category=Register</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_used=36146</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut1_used=33399</TD>
    <TD>lut1_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=17697</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut2_used=15178</TD>
    <TD>lut2_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_used=9381</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>lut4_used=8967</TD>
    <TD>lut4_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_used=8309</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>carry8_used=4970</TD>
    <TD>carry8_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_used=4447</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>ramd32_used=4382</TD>
    <TD>ramd32_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_used=1852</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdse_used=1149</TD>
    <TD>fdse_functional_category=Register</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_used=626</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>ramd64e_used=560</TD>
    <TD>ramd64e_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_used=234</TD>
    <TD>fdpe_functional_category=Register</TD>
    <TD>ramb36e2_used=201</TD>
    <TD>ramb36e2_functional_category=Block Ram</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=162</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>fifo36e2_used=94</TD>
    <TD>fifo36e2_functional_category=Block Ram</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2_used=50</TD>
    <TD>ramb18e2_functional_category=Block Ram</TD>
    <TD>gthe3_channel_used=24</TD>
    <TD>gthe3_channel_functional_category=Advanced</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_gt_used=13</TD>
    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>srlc32e_used=10</TD>
    <TD>srlc32e_functional_category=CLB</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_used=9</TD>
    <TD>obuf_functional_category=I/O</TD>
    <TD>bufgce_used=8</TD>
    <TD>bufgce_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_used=7</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>inbuf_used=6</TD>
    <TD>inbuf_functional_category=I/O</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_common_used=6</TD>
    <TD>gthe3_common_functional_category=Advanced</TD>
    <TD>bufg_gt_sync_used=6</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft_used=3</TD>
    <TD>obuft_functional_category=I/O</TD>
    <TD>ibufds_gte3_used=3</TD>
    <TD>ibufds_gte3_functional_category=Advanced</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme3_adv_used=2</TD>
    <TD>mmcme3_adv_functional_category=Clock</TD>
    <TD>sysmone1_used=1</TD>
    <TD>sysmone1_functional_category=Advanced</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_1_used=1</TD>
    <TD>pcie_3_1_functional_category=Advanced</TD>
    <TD>ibuf_analog_used=1</TD>
    <TD>ibuf_analog_functional_category=I/O</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo18e2_used=1</TD>
    <TD>fifo18e2_functional_category=Block Ram</TD>
    <TD>diffinbuf_used=1</TD>
    <TD>diffinbuf_functional_category=I/O</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>pod12_dci=0</TD>
    <TD>pod10_dci=0</TD>
    <TD>pod10=0</TD>
    <TD>diff_pod12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod10_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_pod12=0</TD>
    <TD>diff_pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_12=0</TD>
    <TD>sub_lvds=0</TD>
    <TD>slvs_400_25=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>analog=0</TD>
    <TD>lvds=1</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>mini_lvds_25=0</TD>
    <TD>tmds_33=0</TD>
    <TD>rsds_25=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos33=0</TD>
    <TD>lvdci_15=0</TD>
    <TD>pod12=0</TD>
    <TD>lvttl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos15=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_dci=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>diff_hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=121404</TD>
    <TD>ff=215132</TD>
    <TD>bram36=295</TD>
    <TD>bram18=51</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=1490</TD>
    <TD>dsp=0</TD>
    <TD>iob=18</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=21</TD>
    <TD>pll=0</TD>
    <TD>bufr=0</TD>
    <TD>nets=448888</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=361999</TD>
    <TD>pins=2097088</TD>
    <TD>bogomips=6996</TD>
    <TD>high_fanout_nets=288</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=8</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=0</TD>
    <TD>estimated_expansions=1938990720</TD>
    <TD>actual_expansions=116776581</TD>
    <TD>router_runtime=305.060000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xcku060-ffva1156-2-e</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=Pico_Toplevel</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-link_dcps=default::[not_specified]</TD>
    <TD>-rtl_load_constraints=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:04:53s</TD>
    <TD>memory_peak=3058.176MB</TD>
    <TD>memory_gain=2142.699MB</TD>
    <TD>hls_ip=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
