$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module u_sc_n_dffrs_shifter_TB.u_Vn_dffrs_shifter $end
  $scope module n_dffrs_shifter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % din $end
   $var wire 1 & qout $end
   $scope module u_dffrs[0] $end
    $var wire 1 # clk $end
    $var wire 1 $ r $end
    $var wire 1 * s $end
    $var wire 1 % d $end
    $var wire 1 ' q $end
   $upscope $end
   $scope module u_dffrs[1] $end
    $var wire 1 # clk $end
    $var wire 1 $ r $end
    $var wire 1 * s $end
    $var wire 1 ' d $end
    $var wire 1 ( q $end
   $upscope $end
   $scope module u_dffrs[2] $end
    $var wire 1 # clk $end
    $var wire 1 $ r $end
    $var wire 1 * s $end
    $var wire 1 ( d $end
    $var wire 1 ) q $end
   $upscope $end
   $scope module u_dffrs[3] $end
    $var wire 1 # clk $end
    $var wire 1 $ r $end
    $var wire 1 * s $end
    $var wire 1 ) d $end
    $var wire 1 & q $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
1*
#50000
1#
#100000
0#
#150000
1#
1$
#200000
0#
#250000
1#
1%
#300000
0#
#350000
1#
1'
#400000
0#
#450000
1#
1(
#500000
0#
#550000
1#
1)
#600000
0#
#650000
1#
1&
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
