// Seed: 985829336
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7
);
  logic id_8;
  uwire id_9;
  type_25 id_10 (
      .id_0(id_9[1]),
      .id_1(id_1),
      .id_2(id_3)
  );
  logic id_11;
  logic id_12, id_13;
  logic id_14 = id_1;
  logic id_15 = 1'h0;
  assign id_8 = id_14;
  logic id_16;
  type_31(
      (1), id_2
  );
  logic id_17;
  logic id_18;
endmodule
module module_1 (
    input id_0,
    output logic id_1
);
  assign id_5 = id_4[1] ? 1'b0 : 1'b0;
  logic id_8 = id_3;
endmodule
