suggesting that either temperature gradient or 
working temperature my not sufficient to induce 
thermomigration. 
英文關鍵詞： thermomigration, flip chip, Pb-free, reliability 
 
英文摘要 
In this study, we investigated the phenomenon of thermomigration in Pb-free flip chip solder joints at an 
ambient temperature of 125°C and 150 °C.  A combination of sufficiently high temperature gradients and 
working temperatures was necessary to trigger thermomigration. As a result, we observed mass protrusion on 
the chip side (hot end), indicating that Sn atoms moved to the hot end at ambient temperature of 150 °C. The 
vacancy flux played a dominant role during thermomigration in Pb-free solder bumps; voids formation on the 
substrate side (cold end). The indented markers also moved to the substrate side- that is, in the same direction 
of the vacancy flux. , indicating that the latter played a dominant role during the thermomigration process.  
The molar heat of transport (Q*) of the Sn atoms was 3.38 kJ/mol. On the other hand, no thermomigration 
was observed at ambient temperature of 125°C, suggesting that either temperature gradient or working 
temperature my not sufficient to induce thermomigration.  
 
中文摘要 
  在此研究中，為了即時觀測熱遷移對覆晶銲錫接點之影響，我們在覆晶銲錫 96.5Sn-3Ag-0.5Cu 及
Sn99.3-Cu0.7接點於不同的環境溫度125℃及150℃下分別通電0.45 A(其電流密度為1.4x104 A/cm2)。
藉由通電產生焦耳熱(Joule heating)使覆晶銲錫接點內建立溫度梯度。由於 Si 晶片具有導熱良好的
特性，溫度梯度也在未通電的 bump 建立，因此可藉觀察其鄰近未通電之 bump 來探討熱遷移之影響。
我們發現熱遷移要產生，必須具備足夠的溫度梯度及環境溫度。因此在本研究中，熱遷移僅發生在環
境溫度為 150 度的條件下。熱遷移後，在晶片端(熱端)有質量累積，基板端(冷端)有孔洞形成，這表
示 Sn 原子的通量是從基板端(冷端)往晶片端(熱端)，意即在受一溫度梯度下，Sn 原子會傾向往熱端
移動，並且在基板端留下長條狀的孔洞，此結果暗示著空孔的通量在熱遷移扮演著一個主宰的角色。
此外，奈米壓痕硬度機所製作 diffusion markers 移動方向也朝向基板端，此結果也顯示 markers 移
動方向與 vacancy flux 同向。Finite element analysis 軟體在本研究中也被使用來模擬在不同熱遷
移條件下的銲錫接點的溫度梯度及試片工作溫度。Sn的Q* (Heat of transport)經計算為3.38 kJ/mol。
除此之外，當環境溫度為 125 ℃時，並無觀察到任何明顯的熱遷移現象，這可能歸咎於溫度梯度或是
環境溫度不足所導致。 
 
成果發表 
本計畫的部分研究成果已攥寫成 paper，並已被 Journal of applied physics 接受，目前正 schedule 
to be published. 此報告結尾將附上 paper 的 proof 版本。 
 
 
 
之外，當環境溫度為 125 ℃時，並無觀察到任何明顯的熱遷移現象，這可能歸咎於溫度梯度或是環境
溫度不足所導致。 
 
實驗步驟 
  在本研究中， 覆晶銲錫 96.5Sn-3Ag-0.5Cu 及 Sn99.3-Cu0.7 接點被使用來來研究熱遷移現象。圖
一顯示本研究中所使用之覆晶銲錫接點結構圖，銲錫球直徑大小約為 100μm，contact opening 約為
90μm，在晶片端之 Al connection 的 Under-bump metallization (UBM)共有濺鍍三層鍍層，分別為：
Ti  (0.3 μm)、Ni(V)  (0.3 μm)、Cu  (0.7 μm)， ；在基板端之 Cu bond-pad 上，surface finish
則為為無電鍍 Ni(P) (5 μm)與浸鍍 Au  (0.05 μm)。 
 
 
圖一 本研究所使用之覆晶銲錫接點結構圖。 
 
  當電流通過導線時，joule heating 被產生。由於晶片端的 Al connection 具有較小的截面積與
較長的長度，因此晶片端的鋁導線所產生的 Joule heating 比基板端的 Cu bond-pad 來得嚴重，所以
當電流通過銲錫接點時，晶片端的 Al connection 之溫度會比基板端的 Cu bond-pad 高。再者，Si 晶
片是一個良好的熱導體，故當溫度梯度被建立在銲錫接點的同時，溫度梯度也在未通電的 bumps 建立，
因此可藉由鄰近未通電的 bump 來觀察熱遷移之現象，如此便可單純地研究銲錫接點內的熱遷移而無須
考慮電遷移之效應。 
 
  本研究中是藉由通電在一對 bumps 上建立溫度梯度，即時觀察未通電之鄰近 bumps 來在熱遷移作
用下的微結構變化和破壞機制的觀測。為了研究不同的 joule heating 及環境溫度的效應，兩種電路
設計被採用，如圖二與圖三所示。圖二為電路設計一，通電於 bump No.1 以及 bump No.4，然後研究
bump No.2 與 bump No.3 之熱遷移。圖三為電路設計二，即是通電於 bump No.6 與 bump No.7，藉此可
以觀察其鄰近未通電之 bump No.5 以及 bump No.8 之熱遷移。比較電路一與電路二，電路一中的電流
走過較長的導線，因此會產生較多的 joule heating 
 
結果與討論 
 Sn96.5-Ag3-Cu0.5 覆晶銲錫接點 
  圖四是bump No.2在 150℃下經過0、2、26及 62小時熱遷移的微結構變化(通電0.45 A於 bump No.1
與 bump No.4，condition #1)。在圖四(c)，經過 26 小時熱遷移後，bump No.2 可以發現右上角有微
微的質量凸起，而在基板端可以看到細微的小孔洞，我們推測這是因為銲錫接點的晶片端之溫度比基
板端高而 Sn atoms 會受熱遷移往熱端移動，使得有一基板端往晶片端之 Sn 通量產生，導致晶片端(熱
端)有質量凸起而基板端(冷端)有孔洞形成，而此現象會隨著熱遷移時間增加而更趨明顯，如圖四(d)
所示。圖五為 Bump No.2 在經過熱遷移 62 小時後之矽晶片端與基板端放大圖，從(a)圖可明顯看到 mass
的累積，而在圖(b)觀察到靠近基板端的區域有長條狀的孔洞形成於 Cu-Ni-Sn 三元化合物中。此長條
狀的 voids 形成可能與空孔 propagation 是沿著垂直溫度梯度的方向所致，抑或是此試片中的 surface 
finish 含有少許含量的 P，進而改變 IMC 的結構與表面能，導致空孔形狀為長條型。先前已有文獻發
現共晶錫鉛與無鉛銲錫在 216℃熱處理後發現長條狀的空孔形成在 Ni3P IMC 中 [8]。 
 
圖四 Bump No.2 在 150℃下經過熱遷移(a)0 小時、(b)2 小時、(c)26 小時以及(d)62 小時後之橫截面
SEM 影像。 
 
圖七 Bump No.3 在 150℃(condition #1)下經過熱遷移(a)0 小時、(b)2 小時、(c)26 小時以及(d)62
小時後之橫截面 SEM 影像。 
 
 
圖八 Bump No.3 在經過熱遷移 62 小時後之 SEM 放大影像，(a)為晶片端、(b)為基板端。 
 
  。 
 
  為了研究環境溫度對熱遷移的影響，在電路一設計下，把環境溫度降為 125℃(condition #2)。
由於 condition #2 及 condition #1 的電路設計相同，表示在給予相同電流的狀況下，兩種試片皆會
產生相同的焦耳熱。然而即使通電(通熱)時間延長至 341 小時，銲錫球表面仍未觀察到熱遷移所造成
的型態或微結構改變或破壞，如圖十一所示，根據此實驗結果可以得知若要使熱遷移發生的話，除了
足夠的溫度梯度外，試片的工作溫度則必須大於一臨界溫度，根據目前實驗，此臨界溫度之值介於 150.3
℃與 175.9℃之間。再者，由吾人先前的覆晶錫鉛銲錫接點之熱遷移研究也顯示，熱遷移傾向於接近
銲錫熔點時發生 [6]。 
 
圖十一 Bump No.2在 125℃下(condition #2)經過熱遷移後之橫截面SEM影像。即使熱遷移341小時，
仍無明顯之微結構變化。 
 
  為了研究 joule heating 對熱遷移的影響， 我們同樣把一對銲錫接點在 150℃的環境溫度下，在
電路二的設計(condition #3)通予與 condition #1 相同的電流密度來進行比較。如圖十二所示，銲錫
表面亦無發現有任何明顯熱遷移之現象，此乃因為電子流在電路二設計時所經過之 Al interconnect
的路徑較少，造成的 Joule heating 較同樣 150℃下的電路設計一小，導致環境溫度雖達到 150℃如此
高溫，但是 Joule heating 效應不夠強烈，無法產生足夠的溫度梯度，仍不足以觸發熱遷移。 
十三與圖十五以及本實驗研究之成果(圖四、圖十二)，可以發現若要使熱遷移發生，必須有一足夠大
之溫度梯度。 
  綜合 finite element analysis 以及本實驗之結果，可以得到一個結論：熱遷移的觸發與否存在
一臨界溫度以及溫度梯度。而此熱遷移臨界溫度也已在深入研究中。 
 
 
圖十三 在150℃、0.45 A時使用Finite element analysis去模擬熱遷移之condition #１與bump No.2
的溫度分布。 
 
 
圖十四 在 125℃、0.45 A時使用Finite element analysis去模擬熱遷移之 condition #2與 bump No.2
的溫度分布。 
 
量 JTM為 2.42 × 1013 atoms/cm2-s。然後再將此值帶入公式(2) 
( * / ) ( )D Q N TJ C
kT T x
∂
= −
∂                     (2) 
Ｑ＊為 heat of transport、Ｃ為濃度、Ｄ為擴散係數、Ｎ為亞佛加厥常數、kT 為熱能。 
 
依據 finite element analysis 的模擬結果(如圖十二)顯示:在 condition #1 的條件下，bump No.2
的溫度差為 2.3℃及 bump 中的最高溫度為 175.9℃，因此可以假設溫度梯度為 230℃/cm、溫度約為 176
℃，DSn是擴散係數為 2.43 × 10-7 cm2/s，將以上參數帶入公式(2)可以得到 Q*Sn為 3.38 kJ/mol，相比
於 Q*Pb = -25.3 kJ/mol[6]，可以得知 Sn 原子的 heat of transport 是小於 Pb 原子一個 order，這暗
示 Pb 原子在相同的溫度梯度下比 Sn 原子具有更高的熱遷移驅動力，且 Sn 原子與 Pb 原子受溫度梯度
影響下產生熱遷移的方向不同。符號之正負差異代表原子熱遷移方向之不同，正號代表原子受熱遷移
往熱端移動，負號代表原子受熱遷移往冷端移動。 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖十六 在 condition #1 下，diffusion markers 熱遷移距離隨時間變化關係圖。前兩小時具有較大
的 diffusion marker 移動的位移可能歸咎第一次的加熱時的 thermal expansion and relaxation 現
象。 
 
 Sn99.3-Cu0.７覆晶銲錫接點 
  根據 96.5Sn-3Ag-0.5Cu 熱遷移的實驗條件，我們研究 Sn99.3-Cu0.7 覆晶銲錫接點在 150℃、0.45 
A、通電電路一(condition #1)時的熱遷移效應。由圖十七可以看出當材料改為 Sn99.3-Cu0.7 覆晶銲
錫接點時，也可觀察到熱遷移效應。 
 
  在 condition #1 時，bump No.4 因為較靠近通電之 bump No.5，造成 bump No.4 的右上方以及在
bump 的上方靠近晶片端區域也有質量凸出，而在 bump No.4 的左下角可以看到有一個孔洞形成以及靠
近基板端區域有明顯的質量消耗，而且有長條狀之微結構，估計隨著熱遷移時間增加也會有長條狀孔
洞在基板端形成，此情況同 Sn96.5-Ag3-Cu0.5 覆晶銲錫接點。在 bump No.4 內，不僅受到一垂直溫度
梯度影響而且還受到一水平溫度梯度之影響，使得有斜向之熱遷移產生，又因為在 bump 與 bump 之間
有 underfill 存在，使得熱容易累積不易消散，所以在水平方向上之溫度差較小，貢獻之熱遷移效應
也較小。 
0
0.2
0.4
0.6
0.8
1
1.2
0 10 20 30 40 50 60 70
Time (hr)
A
v
er
a
ge
 
di
st
a
n
ce
 
o
f m
a
rk
er
 
(µ
m
)
 
圖二十 共晶錫銅 bump 在 150℃下之時效處理(a)0 小時、(b)500 小時。 
 
 
圖二十一 共晶錫銅 bump 在 150℃下之時效處理 500 小時後所擠出之 hillocks 
 
  同時我們也觀察到在熱遷移 bump 的晶界處有長條狀的孔洞形成，如圖二十二，然而在 150℃下熱
處理 500 小時的試片卻無發現此現象，推測晶界處所產生的長條狀孔洞與熱遷移有關，但其詳細的原
因還有待日後深入研究。 
 
 
圖二十二 共晶錫銅 bump 在 grain boundary 的地方也看到 rectangular voids 的產生。 
 
AUTHOR QUERY FORM
Journal: J. Appl. Phys.
Article Number: 097124JAP
Please provide your responses and any corrections by
annotating this PDF and uploading it to AIP’s eProof
website as detailed in the Welcome email.
Dear Author,
Below are the queries associated with your article; please answer all of these queries before sending the proof back to AIP.
Author please indicate the correct color processing option from the list below:
1. Author, please confirm Figure number(s) that should appear as color in print. Please know that any associated mandatory
fees will apply for figures printed in color.
2. Author, please confirm Figure number(s) that should appear as color online only, there will be no fees applied.
3. Author, your paper currently does not include any color figures for online or print. If color is needed please indicate which
figures it should be applied to and whether it is color in print or online.
Location in
article
Query / Remark: click on the Q link to navigate
to the appropriate spot in the proof. There, insert your comments as a PDF annotation.
AQ1 According to the reference list, ref. 7 should be “Ye et al.” Please confirm which is correct and change in either the text or reference
list.
AQ2 Refs. 1 and 12 contain identical information. Please check and provide the correct reference or delete the duplicate reference. If the
duplicate is deleted, renumber the reference list as needed and update all citations in the text.
Thank you for your assistance.
PROOF COPY [JR11-2976] 097124JAP
88 B. Experimental setup and characterization
89 For in situ sample preparation, the sample was first pol-
90 ished down to the half of solder bumps left. This set of sam-
91 ples enabled in situ observation to be performed on the
92 polished surface during electromigration and thermomigra-
93 tion. Next, an area array of 5 6 of markers was indented on
94 a cross-sectioned solder joint surface using a Berkovich dia-
95 mond pyramid tip.
96 Samples were placed in a furnace at the testing tempera-
97 ture and connected to a direct current (DC) source. Constant
98 current was applied by the current source, and the voltage
99 changeover time was recorded using a multimeter connected
100 to a computer for data acquisition. The three test conditions
101 are summarized in Table I. Two ambient temperatures (125
102 and 150 C) were chosen, and a DC current of 0.45 A was
103 applied through one pair of bumps. The average current den-
104 sity at the contact opening was 1.4 104 A/cm2, based on
105 the applied DC current divided by the area of the contact
106 opening. Current stressing was stopped for surface and
107 marker displacement examination, then restarted in the same
108 sample, at different periods of time.
109 Figure 1 displays the two kinds of setup of the experi-
110 ments used to understand joule heating effect. Among the 12
111 solder bumps, only one pair of solder bumps on the periphery
112 of the Si surface was current-stressed. The arrows depict the
113 electron flow direction (from left to right—opposite to the
114 number of bumps). Electrons entered the left solder bump
115 from the bond-pad on the substrate and exited the bump
116 from its upper right corner; they entered the Al interconnect
117 on the top of the bump. Because of the unique bump (sol-
118 der)-to-line (Al) configuration, current crowding occurred in
119the transition from the bump to the line. The electrons then
120flowed along the Al line and entered another stressed solder
121bump from its upper left corner; again, current crowding
122occurred.
123Other un-stressed solder bumps were included here to
124reveal the joule heating effect. Although the un-stressed sol-
125der bumps carried no applied electric current, they did
126undergo heating, due to heat transfer from the stressed
127bumps. If we ignore the transistors, the major heat source in
128the test structure presented in Fig. 1 was the Al interconnect
129on the top side connecting the two solder bumps. Comparing
130the two setups in Fig. 1, electrons traveled further on the Al
131interconnect in the first setup than in the second one, thereby
132providing greater joule heating. Because joule heating from
133the bond-pads on the substrate side was much less than that
134from the Al, a temperature gradient was generated in the sol-
135der bumps during the electromigration test. This temperature
136gradient was transferred to the un-stressed bumps because Si
137chips are very good heat conductors. If the temperature dif-
138ference was just 10 C across a solder bump having a height
139of 100 lm, the gradient would be 1000 C/cm, sufficient to
140cause thermomigration in the solder joint.6 The unique fea-
141ture of un-stressed bumps is that they display thermomigra-
142tion, but not electromigration. In the pair of stressed bumps
143that experienced current stressing, however, electromigration
144was accompanied by thermomigration.
145The in situ microstructural changes and composition
146redistributions of the cross-sectioned solder bumps were
147observed using scanning electron microscopy (SEM) and
148energy dispersive x ray analysis (EDX), respectively. The
149marker displacements driven by thermomigration at different
150locations were determined by measuring (from SEM images)
151the distance from the marker center to the reference line at
152the top of the Al line.
153III. RESULTS AND DISCUSSION
154A. Thermomigration in Pb-free flip chip solder joints
155Figure 2 displays the evolution of the microstructure of
156solder joint No. 2 at an ambient temperature of 150 C after
157thermomigration for 0, 2, 26, and 62 h (conditions #1). Com-
158pared with the as-received sample in Fig. 2(a), Fig. 2(c)
159reveals that a mass protrusion appeared in the upper-right-
160hand corner after 26 h. This region is adjacent to the stressed
161bump, suggesting that Sn atoms were pushed to the hotter
162side. Void formation was also evident on the substrate side.
163Moreover, the protrusion on the chip side was significantly
164larger after 62 h of thermomigration [Fig. 2(d)], with some
165markers in the upper region missing because of mass protru-
166sion. To provide a clearer view of the microstructures after
TABLE I. Experimental condition and simulation results.
Condition Current (A) Oven T (C) Circuit design Computed package
max. temp (C)
Computed max. temp gradient
in the bumps (C)
1 0.45 150 No. 1 175.9 2.3
2 0.45 125 No. 1 150.3 2
3 0.45 150 No. 2 161.3 0.6
FIG. 1. (Color online) (a) Schematic representation of experimental setup
No. 1: 12 solder bumps with one pair of solder bumps (Nos. 1 and 4) under
current stressing. (b) Schematic representation of experimental setup No. 2:
12 solder bumps with one pair of solder bumps (Nos. 6 and 7) under current
stressing.
J_ID: JAP DOI: 10.1063/1.3671404 Date: 9-December-11 Stage: Page: 2 Total Pages: 10
ID: sarathyo Time: 19:21 I Path: //xinchnasjn/AIP/3b2/JAP#/Vol00000/113937/APPFile/AI-JAP#113937
000000-2 F.-Y. Ouyang and C.-L. Kao J. Appl. Phys. 110, 000000 (2011)
PROOF COPY [JR11-2976] 097124JAP
192 much closer to the joule heating source; therefore, the mass
193 migrated laterally from right to left. Furthermore, a hot spot
194 existed at the entrance of the Al interconnect on bump
195 No. 4.12 Therefore, it was possible that a temperature gradient
196 was also constructed laterally from the left-hand side (high
197 temperature) to the right-hand side of the Al interconnect.
198 Figure 3(c) presents a higher magnification image of the
199 voids on the substrate side of bump No. 2 after 62 h. The
200voids were formed on the Cu-Ni-Sn ternary compounds. The
201shape of each void was rectangular, presumably because the
202voids propagated along the vertical temperature gradient.
203Determining the detailed mechanisms of void formation and
204propagation will, however, require further study. We used
205the higher magnification SEM images to measure the dis-
206placement of the markers, which we found had moved to the
207substrate side, implying that atoms had moved to the hot side
208and vacancies had moved to the cold side, causing voids to
209form on the substrate side. Furthermore, we used marker dis-
210placements to measure the flux of vacancies; the marker dis-
211placement was in reasonable agreement with the volume of
212the voids, consistent with the notion that vacancy flux was
213responsible for the markers’ motion.
214In eutectic SnPb solder joints, Pb and Sn atoms move in
215opposite directions during electromigration. At temperatures
216above 100 C, Pb atoms move in the same direction as elec-
217trons, but Sn atoms move in the opposite direction, suggest-
218ing that the effective charge of the Sn atoms during
219electromigration is opposite that of the Pb atoms—an unrea-
220sonable proposition. We found that, in pure-Sn or Pb-free
221solders, the Sn atoms moved in the same direction as elec-
222trons, evidenced by the growth of Sn hillocks and whiskers
223at the anode.13–20 Thus, the effective charge of the Sn atoms
224during electromigration was negative, suggesting that the
225reason why Sn atoms appeared to move in the opposite direc-
226tion from the Pb atoms in eutectic SnPb solder was because
227of the reverse flow of Sn atoms due to the larger flux of Pb
228atoms. On the other hand, in previous studies of thermomi-
229gration in eutectic SnPb solder joints, we found that Pb
230atoms moved to the cold end and Sn atoms to the hot end. If
231a similar concept of reverse flow occurs during electromigra-
232tion as that for thermomigration, Sn atoms should move to
233the cold end in Pb-free solder bumps. To our surprise, how-
234ever, we observed the Sn atoms to move to the hot end.
235Here, we suggest a possible reason why the Sn atoms
236moved to the hot side. First, Ag atoms moved to the cold
237side through interstitial diffusion under a temperature gradi-
238ent, as evidenced by the EDX data in Fig. 3(d). These Ag
239atoms produced a compressive stress in the cold side, in turn
240pushing the Sn atoms to the hot side. When the Sn atoms
FIG. 4. (Color online) Cross-sectional SEM images of solder bump No. 3
after in situ thermomigration under conditions #1 for (a) 0, (b) 2, (c) 26, and
(d) 62 h.
FIG. 5. (Color online) Enlarged cross-sectional SEM images of bump No. 3
on the (a) chip side and (b) substrate side after thermomigration for 62 h
under conditions #1.
J_ID: JAP DOI: 10.1063/1.3671404 Date: 9-December-11 Stage: Page: 4 Total Pages: 10
ID: sarathyo Time: 19:21 I Path: //xinchnasjn/AIP/3b2/JAP#/Vol00000/113937/APPFile/AI-JAP#113937
000000-4 F.-Y. Ouyang and C.-L. Kao J. Appl. Phys. 110, 000000 (2011)
PROOF COPY [JR11-2976] 097124JAP
311 constituent components of the flip-chip sample and the
312 boundary conditions have been outlined previously.4 Fig. 8
313 displays the simulated temperature distributions of the sam-
314 ple and solder bumps under each set of conditions. Because
315 the temperature of the Si layer was higher than that of the
316 substrate, the Al interconnect was the major heat source. A
317 temperature gradient was established in the solder bumps
318 during the electromigration test because the joule heating
319 from the bond-pads on the substrate side was much less than
320 that from the Al. Table II summarizes the computed temper-
321 ature gradients established on the 12 bumps under the three
322 sets of conditions. The maximum temperature gradient (DT)
323 across the solder bump under conditions #1 was at least three
324 times greater than that under conditions #3. Figure 9 displays
325 the simulated temperature distributions of bump No. 2 under
326 conditions #1 (0.45 A/150 C) and #2 (0.45 A/125 C). As
327 indicated in Fig. 9(a), the highest temperature obtained under
328 conditions #1 was 175.1 C near the chip side, with a lowest
329 temperature of 172.8 C on the substrate side, generating a
330 temperature gradient of 2.3 C. Because bump No. 2 exhib-
331 ited the largest temperature gradient among the 12 bumps, it
332 should have experienced the most obvious thermomigration
333 effect. Our experimental observation in Fig. 2 was that the
334 most serious thermomigration-induced damage was indeed
335 that for bump No. 2. Although the simulated temperature
336 gradient of bump No. 2 under conditions #2 was 2.0 C [Fig.
337 10(b)], quite similar to that generated under conditions #1,
338 we observed no thermomigration-induced damage in Fig. 6.
339 It would be interesting to determine why thermomigration
340 occurred only under conditions #1 and not under conditions
341 #2, even though both conditions featured a similar tempera-
342 ture gradient.
343 Electrons traveled further on the Al interconnect in the
344 first setup than in the third one, thereby providing more joule
345 heating. The maximum temperature of the sample under
346conditions #1 was the highest (175.9 C), indicating that joule
347heating had increased the temperature by 25.9 C (i.e.,
348175.9–150 C). Because the eutectic temperature of 96.5Sn-
3493Ag-0.5Cu is 223 C, a very high homologous temperature of
350(175.9þ 273)/(223þ 273)¼ 0.9 Tm existed during the tests,
351where Tm is the melting point of the eutectic 96.5Sn-3Ag-
3520.5Cu. At such a high homologous temperature, we would
353expect rapid atomic diffusion. A high homologous tempera-
354ture would also result in serious joule heating. On the other
355hand, the temperature increase due to joule heating on the
356shorter Al interconnect under conditions #3, which provided
357the same stress conditions as those under conditions #1, was
358only 11.3 C. Based on the results in Figs. 2 and 7, we con-
359clude that thermomigration-induced microstructural change
360occurred only for the longer Al interconnects. Presumably, a
361critical temperature existed between 161.3 and 175.9 C to
362trigger thermomigration. Thus, the temperature difference of
36314.6 C between the samples under conditions #1 and #3
364might explain why thermomigration occurred on the longer Al
365interconnects under a current density of 1.4 104 A/cm2 only
366at an ambient temperature of 150 C. Moreover, comparing
367the same stressed path of the longer Al interconnect for differ-
368ent ambient temperatures under conditions #1 and #2, the
369maximum temperature of the sample under conditions #2 was
37025 C lower than that under conditions #1. Because current
371passed through the same length of the Al interconnect for both
372sets of conditions, the joule heating produced should have
373been identical. We observed no significant microstructural
374change, however, in the un-powered bumps under conditions
375#2 after 341 h of thermomigration. Again, this situation might
376be due to the current-induced joule heating at 125 C being
377insufficient to raise the temperature close to the critical tem-
378perature; as a result, thermomigration did not occur. Conse-
379quently, the maximum temperature of the solder joint plays an
380important role affecting thermomigration.
FIG. 7. (Color online) Cross-sectional
SEM images of the un-powered solder
bump No. 8 after thermomigration under
conditions #3 for (a) 0, (b) 85, (c) 248,
and (d) 457 h.
J_ID: JAP DOI: 10.1063/1.3671404 Date: 9-December-11 Stage: Page: 6 Total Pages: 10
ID: sarathyo Time: 19:22 I Path: //xinchnasjn/AIP/3b2/JAP#/Vol00000/113937/APPFile/AI-JAP#113937
000000-6 F.-Y. Ouyang and C.-L. Kao J. Appl. Phys. 110, 000000 (2011)
PROOF COPY [JR11-2976] 097124JAP
401 (DX) versus time, as plotted in Fig. 10. The average displace-
402 ment occurring from 2 to 62 h was quite linear. The large
403 marker motion during the first 2 h might have been due to
404 thermal expansion and relaxation upon first heating. The
405 total volume of atomic transportation can be obtained from
406 the product of the width and the cross section of the solder
407 joint. Therefore, we calculated the net atomic flux of Sn due
408 to thermomigration using the equation
JTM ¼ ðADXÞq=MN
At
; (2)
409where DX is the average displacement of the marker, A is the
410cross section of the solder (12,100 lm2), q is the density of
41196.4Sn-3.6Ag (7.42 g/cm3), M is the molecular weight of
41296.4Sn-3.6Ag (118.32 g/mol), and t is the operation time for
413thermomigration (26 h). Accordingly, we obtained a value of
414JTM of 2.42 1013 atoms/cm2/s. From our simulation data in
415Figs. 8 and 9, we can assume a temperature gradient of 230
416K/cm, a temperature of 176 C, and a diffusivity (DSn) of
4172.43 107 cm2/s for lattice diffusion of Sn atoms at
418176 C.23 Substituting these values into Eq. (1), we obtained
419a molar heat of transport (Q*Sn) of 3.38 kJ/mol, which is
420quite similar to the molar heat of transport reported previ-
421ously.10,24 Compared with the reported8 molar heat of trans-
422port of Pb atoms in a eutectic solder bump (–25.3 kJ/mol),
423the absolute value for Sn atoms is one order of magnitude
424smaller.
425IV. CONCLUSION
426In this study, we observed the thermomigration in
42796.5Sn-3Ag-0.5Cu flip chip solder joints in situ at ambient
428temperatures of 125 and 150 C. A combination of suffi-
429ciently high temperature gradients and working temperatures
430was necessary to trigger thermomigration. As a result, we
431observed thermomigration of Sn atoms only at 150 C. The
432vacancy flux played a dominant role during thermomigration
433in Pb-free solder bumps; voids formed on the cold end and
434Sn atoms moved to the hot end. The indented markers also
435moved to the substrate side—that is, in the same direction as
436the vacancy flux. The calculated molar heat of transport of
437Sn atoms was 3.38 kJ/mol.
438ACKNOWLEDGMENTS
439F.Y.O. thanks the National Science Council of Taiwan,
440R.O.C., for financial support under contract No. NSC99-
4412218-E-007-022. We thank Professor K. N. Tu (University
442of California, Los Angeles) for helpful discussions and Dr.
443Yi-Shao Lai (Advanced Semiconductor Engineering) for
444supplying samples.
445
4461S. H. Chin, T. L. Shao, C. Chen, D. J. Yao, and C.Y. Hsu, Appl. Phys.
447Lett. 88, 022110 (2006).
4482S. W. Liang, Y. W. Chang, and C. Chen, Appl. Phys. Lett. 88, 172108
449(2006).
4503Y.-S. Lai and C.-L. Kao, Microelectron. Reliab. 46(8), 1357 (2006).
4514Y.-S. Lai and C.-L. Kao, J. Electron. Mater. 35(5), 972 (2006).
4525K. N. Tu, Microelectron. Reliab. 51(3), 517 (2010).
4536A. T. Huang, A. M. Gusak, K. N. Tu, and Y.-S. Lai, Appl. Phys. Lett. 88,
454141911 (2006).
4557H. Ye, C. Basaran, and D. C. Hopkins, Appl. Phys. Lett. 82, 1045
456(2003).
4578F.-Y. Ouyang, K. N. Tu, Y.-S. Lai, and A. M. Gusak, Appl. Phys. Lett. 89,
458221906 (2006).
4599H. Y. Hsiao, C. Chen, and K. N. Tu, Appl. Phys. Lett. 93, 122103
460(2008).
46110H. Y. Hsiao and C. Chen, Appl. Phys. Lett. 94, 092107 (2009).
46211X. Gu and Y. C. Chan, J. Appl. Phys. 105, 093537 (2009).
46312S. H. Chiu, T. L. Shao, C. Chen, D. J. Yao, and C. Y. Hsu, Appl. Phys.
464Lett. 88, 022110 (2006). AQ2
46513T. Y. Lee, K. N. Tu, and D. R. Frear, J. Appl. Phys. 90, 4502 (2001).
FIG. 9. (Color online) Temperature distributions of bump No. 2 under con-
ditions (a) #1 and (b) #2.
FIG. 10. (Color online) Average displacement of markers in line 2 of bump
No. 2 under conditions #1 plotted with respect to thermomigration time.
J_ID: JAP DOI: 10.1063/1.3671404 Date: 9-December-11 Stage: Page: 8 Total Pages: 10
ID: sarathyo Time: 19:22 I Path: //xinchnasjn/AIP/3b2/JAP#/Vol00000/113937/APPFile/AI-JAP#113937
000000-8 F.-Y. Ouyang and C.-L. Kao J. Appl. Phys. 110, 000000 (2011)
參加美國加州聖地牙哥2011年國際材料年會會議報告 
 
國立清華大學工程與系統科學系 歐陽汎怡教授 
 
美國冶金及材料國際材料年會會議(The Mineral, Metals & Materials 
Society, 140th Annual meeting and Exhibition )於美國加州聖地牙哥( San 
Diego)的會議中心(San Diego convention center)二月二十七日開幕，全程共
計五日，主辦者為美國礦物，金屬和材料學會（TMS）的專業組織，會議內容非
常多元化，總共有七十三大類，包括輕金屬，電子，磁性和光子材料,結構材料
的製程，結構與分析等的基礎研究與應用。參與的人員來自世界各地，有學術界
學校教授，業界研發人員與工程師冶金，材料工程師，科學家，研究人員及學生
等，與會人員來自 70 多個國家，分布在六大洲，如美、德、法、日、加、英、
瑞士、芬蘭、丹麥、荷蘭等國，其中以美國最多，歐洲其次，亞洲第三。亞洲參
加國以日本、韓國及中華民國為主，我國參與人數至少有 40 人以上，分布在北
中南大學，在 Pb-free solder and other materials for emerging interconnect 
and package technologies 及 phase stability, phase transformations, and 
reactive phase formation in electronic materials 這領域，除筆者外尚有
台灣大學教授高振宏教授，清華大學陳信文教授與杜正恭教授，交通大學陳冠能
教授，成功大學林光榮教授，中央大學劉正毓與吳子嘉教授，中興大學陳志銘教
授， 東華大學宋桭銘教授，台灣科技大學顏怡文教授等，我國學生參與這兩大
orientation effet on long term reliability),從工業及學術角度看三維立體
封裝及 TSV (3D package technology and TSV from an industry and academic 
point of view), 報告人士皆是無鉛銲錫領域的知名人士，如布朗大學(Brown 
University)的 Eric Chason 教授，德州儀器的 Keujn Zhang 博士，英特爾公司
的 Fay Hua 博士，NASA 國家實驗室的 Jong-ook Suh 博士，密西根州立大學的
Thomas R. Bieler 教授 及 Research in motion 的 Laura Turbini 教授等。其
中我對 Prof, Bieler 所給的 microstructural evolution, recrystallization 
and fracture during thermomechanical cycling in Pb-free solder 最感興
趣，他們利用超微小光束(micro beam)同步輻射 x-ray 的方法去即時觀測在冷熱
溫度循環交替下無鉛銲錫的微結構變化，並提出一套解釋(受應力的影響而使晶
體在結晶)。在這次會議上，聽到了許多用 micro beam 同步輻射做的實驗，覺
得都非常有學術上的價值，美國的 micro beam 同步輻射做的實驗大多是在國家
實驗室所進行，然而很可惜的是，目前台灣仍然沒有如此小的 beam size 的同步
輻射來進行非常微觀尺度的觀察，導致再用同步輻射分析應力的研究上仍然落後
美國一大截，台灣預計在 2014 年才會完成建立及啟用 micro beam 同步輻射的設
施。此外，Dr. Keith Swetman from Nihon superior 所講授的 talk 也很有教
育意義，他詳細的述說無鉛銲錫的趨勢及演變，如第一代的無鉛銲錫主要是要降
低銲錫的熔點及增加機械性質，第二代的無鉛銲錫添加了一些元素去微調銲錫的
組成使其達到共晶成分(eutectic)並有效的抑制介金屬化合物的成長等等。 
高效能的複雜性及疊堆之精準性，保持連接線寬尺寸在容許範圍內，並有效反映
出任何的疊對誤差，才能讓良率達到電子業工業生產出貨之需求，進而有辦法大
量生產。此次會議中，來自 TI 的 Dr. Kejun Zheng 談論了三維立體封裝在未來
半導體產業的趨勢及對於 TSV 銅和銅之間鍵結的方法，如微小銲錫球鍵結(micro 
soldering bump), TLPB, 直接鍵結(direct Cu-cu bonding), 混合鍵結(hybrid 
bonding),低溫鍵結(low T bonding),奈米鍵結(nano bonding) 等，並分述各方
法的優劣，他個人認為微小銲錫球鍵結 and TLPB 仍是目前最適合使用在工業界
上的技術。再者，來自 Seoul National university 的 Prof. Young-Chang Joo
也分享了在三維立體封裝中的機械和電方面的考靠度問題(mechanical and 
electrical reliability issues)，三維立體封裝中不均勻的熱漲冷縮也會對晶
片群本身以及之間的鍵結產生很大的熱應力累積，對產品之長期可靠性有不良的
影響。像是他預測將會有 50MPa 的殘留應力(residual stress)在 TSV 附近的區
域及銅原子的污染會擴散至擴散屏蔽層而導致元件失效(device failure)。 
在三維立體封裝中，當晶片堆疊了四至五層，微處理器數目增加了，功
率增加了，堆疊的晶片具有嚴重的散熱問題，晶片群增加了好幾倍熱量的產生，
卻局限於比以往更加緻密狹小的空間，無法以傳統平面晶片的方法，靠著散熱片，
TIM 材料或是風扇來進行散熱，就算表面成功散熱，中心部分的晶片溫度仍無法
有效降低，造成裡外相當大的溫度落差，散熱和可靠性將是最大需要克服的技
術瓶頸且急需深入了解其破壞機制。因此，Dr. Fay Hua from 英特爾公司(Intel 
的記憶體整合成單一顆晶片組，進而達到小面積，低成本與低耗電，
已成為智慧型手機中不可或缺的配備。未來應用領域將會十分寬廣。根
據市調機構估計，全球智慧型手機市場規模將從 2009 年的 1.7 億
支成長到 2013 年的 15 億支。再加上一些行動裝置如 MID、PND、可
攜式遊戲機，都有機會採用 MCP，因此 MCP 的規模將快速成長。許
多公司也對 3D IC 市場做了許多的預估;如 NXP 預測 2012 年 3D IC 就會真實呈
現在市場上 ; iSuppli預估到 2014年三維晶片市場總值約有173億美金 ; Yole
甚至預估到 2015 年，封裝測試、電子自動化設計工具及熱管理技術會發展成熟
且有 25%的記憶體會由 3D IC 所設計。台灣作為全球半導體產業鏈最為完整的國
家，從 IC 設計、製造、封裝、測試等產業環環相扣，對於此一重點勢必得掌握
先機，投入鉅大的金額與人力參與研發，加強研究以維持台灣在封測產業優勢。 
在會議中，也遇見了很多在電子封裝界的高手，如來 Cisco system 的 Dr 
Tae-Kyu Lee, UC-Berkerly 的 Prof. John Morris, IBM corporation 的 Dr. Sung 
Kang，Michigan state university 的 Prof. Andrew Lee 等 。本人這次也很榮
幸的擔任海報(Poster session)的評審之一，評論 poster 內容與他們如何報告
他們的結果，在評論的過程中，也學習到許多新的實驗技巧，如之前本實驗室一
直在準備EBSD試片上有困難，在poster session與其他實驗室的人員互相討論，
也得到了不少新知。本次會議中雖給予會議手冊及光碟各一份，但是內容僅僅具
有演講內容的摘要，並未具有詳細的實驗步驟、內容及成果。因此現場聽專家們
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：歐陽汎怡 計畫編號：99-2218-E-007-022- 
計畫名稱：熱遷移對無鉛覆晶銲錫之可靠度影響研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 2 100% 
篇 
兩 篇 IUMRS ICA 
2011 會議論文，
此兩篇論文也於
IUMRS IC 給 予
oral 
presentations 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 2 2 50% 
一 篇 已 發 表 於
Journal of 
Applied Physics 
110, 083716 
(2011). 本 計 畫
研 究 成 果 已 被
Journal of 
applied physics
接受 
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
國外 
參與計畫人力 碩士生 0 0 100% 人次  
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 ■未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 ■無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
本計畫的部分研究成果已攥寫成 paper，並已被 Journal of applied physics 接受，目
前正 schedule to be published. 結案報告結尾將附上 paper 的 proof 版本。 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
在追求輕、薄、短、小、高整合度以及高效能的需求下，PCB 板上的空間就更顯得寸土寸
金，如何有效增加 PCB 板使用空間更是當前熱門的議題，於是一種創新且更有效利用空間
的嶄新技術便由此誕生：將晶片堆疊，進行三維空間的整合，使其多種不同功能的晶片集
合於一身，這種垂直整合方式即是 3D IC，3DIC 技術為目前全球半導體廠積極研發的技術
之一，而台灣的台積電與日月光大廠也紛紛投入大量的人力於此技術的研發。在目前經濟
不景氣及裁員或無薪假的聲浪中，台積電和日月光各部門的 hiring 紛紛 close，僅 3D IC 
部門仍大量的招募人才，足見 3D IC 在半導體產業的重要。 
   
   在 2D IC 中，用來連接晶片與基板的銲錫接點，其尺寸約為 100μm 左右；而 3D IC 所
使用的則是 micro-bump，其尺寸更是縮小至 20μm 以下，可以預期在相同的電流需求下，
當電流通過 3D IC 銲錫接點時所產生的 Joule heating 效應會比 2D IC 銲錫接點來得更加
嚴重，使得 3D IC 試片之工作溫度會比 2D IC 來得高，又因為將晶片堆疊，晶片群產生了
好幾倍的熱量而且累積在比以往更加狹小緊密的空間之內，無法像傳統平面晶片一樣藉由
散熱片或是風扇來進行散熱，就算是晶片堆疊的表面或是側邊成功散熱，但中心部分的晶
片溫度仍無法有效降低，導致有一溫度梯度產生。在以往的研究中可以發現，溫度梯度是
熱遷移非常重要的因素之一，當溫度梯度≥000℃/cm 時，原子就會產生熱遷移[4,7]，特
別是在3D IC中的micro-bump，若假設micro-bump之直徑約為10μm時，即表示micro-bump
