// Seed: 3490782455
module module_0 (
    input  tri   id_0,
    output wor   id_1,
    input  uwire id_2
);
  wor  id_4 = 1;
  wire id_5;
  assign module_1.id_5 = 0;
  id_6(
      .id_0(id_1), .id_1((id_2)), .id_2(id_2), .id_3(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
    , id_7,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
  assign id_7[1] = 1'b0;
endmodule
