\doxysubsubsection{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}
\hypertarget{group__Configuration__section__for__CMSIS}{}\label{group__Configuration__section__for__CMSIS}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~1U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gaddbae1a1b57539f398eb5546a17de8f6}{\+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group__Configuration__section__for__CMSIS_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~0U
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__Configuration__section__for__CMSIS_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group__Configuration__section__for__CMSIS_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~1U}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core Revision r0p1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Configuration__section__for__CMSIS_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group__Configuration__section__for__CMSIS_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~0U}

FPU not present ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448}\label{group__Configuration__section__for__CMSIS_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1U}

M4 provides an MPU ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00204}{204}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460}\label{group__Configuration__section__for__CMSIS_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4U}

STM32\+WLxx uses 4 Bits for the Priority Levels 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Configuration__section__for__CMSIS_gab58771b4ec03f9bdddc84770f7c95c68}\label{group__Configuration__section__for__CMSIS_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0U}

Set to 1 if different Sys\+Tick Config is used ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{group__Configuration__section__for__CMSIS_gaddbae1a1b57539f398eb5546a17de8f6}\label{group__Configuration__section__for__CMSIS_gaddbae1a1b57539f398eb5546a17de8f6} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_VTOR\_PRESENT@{\_\_VTOR\_PRESENT}}
\index{\_\_VTOR\_PRESENT@{\_\_VTOR\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_VTOR\_PRESENT}{\_\_VTOR\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT~1U}

Vector Table Register supported ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

