{'InputSignalEdge': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['InputSignalEdgeDet']],
                     'DLines': ['21:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f12a6295dd0>]},
 'InputSignalEdgeDet': {'CDeps': [[[]]],
                        'CLines': [[None]],
                        'Clocked': True,
                        'DDeps': [['InputSignalEdgeDet', 'InputSignal']],
                        'DLines': ['12:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62f1190>]},
 'Lag': {'CDeps': [[[]]],
         'CLines': [[None]],
         'Clocked': True,
         'DDeps': [['InputSignalEdge', 'OutputSignal']],
         'DLines': ['27:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62ed1d0>]},
 'Lead': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['InputSignalEdge', 'OutputSignal']],
          'DLines': ['28:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a6641890>]}}
