--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Nov 17 20:56:25 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     PWM
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \P1/keysamplerpulse]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P1/keystore_i0  (from \P1/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P1/keystore_i1  (to \P1/keysamplerpulse +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \P1/keystore_i0 to \P1/keystore_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \P1/keystore_i0 to \P1/keystore_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P1/keystore_i0 (from \P1/keysamplerpulse)
Route         2   e 1.198                                  \P1/keystore[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P1/keystore_i1  (from \P1/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P1/keystore_i2  (to \P1/keysamplerpulse +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \P1/keystore_i1 to \P1/keystore_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \P1/keystore_i1 to \P1/keystore_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P1/keystore_i1 (from \P1/keysamplerpulse)
Route         2   e 1.198                                  \P1/keystore[1]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets key_menu1]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             menu_state_98  (from key_menu1 +)
   Destination:    FD1S3AX    D              menu_state_98  (to key_menu1 +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path menu_state_98 to menu_state_98 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: menu_state_98 to menu_state_98

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              menu_state_98 (from key_menu1)
Route         4   e 1.398                                  menu_state_c
LUT4        ---     0.493              A to Z              menu_state_I_0_1_lut
Route         1   e 0.941                                  menu_state_N_170
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.

Report: 3.436 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \P2/keysamplerpulse]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P2/keystore_i0  (from \P2/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P2/keystore_i1  (to \P2/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P2/keystore_i0 to \P2/keystore_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P2/keystore_i0 to \P2/keystore_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P2/keystore_i0 (from \P2/keysamplerpulse)
Route         3   e 1.315                                  \P2/keystore[0]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P2/keystore_i1  (from \P2/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P2/keystore_i2  (to \P2/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P2/keystore_i1 to \P2/keystore_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P2/keystore_i1 to \P2/keystore_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P2/keystore_i1 (from \P2/keysamplerpulse)
Route         3   e 1.315                                  \P2/keystore[1]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.

Report: 1.919 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk0]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.077ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             direction_95  (from clk0 +)
   Destination:    FD1P3IX    CD             direction_95  (to clk0 +)

   Delay:                   3.763ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      3.763ns data_path direction_95 to direction_95 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.077ns

 Path Details: direction_95 to direction_95

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              direction_95 (from clk0)
Route        20   e 1.885                                  direction
LUT4        ---     0.493              A to Z              i287_2_lut_3_lut
Route         1   e 0.941                                  n1235
                  --------
                    3.763  (24.9% logic, 75.1% route), 2 logic levels.


Passed:  The following path meets requirements by 1.077ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             direction_95  (from clk0 +)
   Destination:    FD1P3IX    D              direction_95  (to clk0 +)

   Delay:                   3.763ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      3.763ns data_path direction_95 to direction_95 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.077ns

 Path Details: direction_95 to direction_95

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              direction_95 (from clk0)
Route        20   e 1.885                                  direction
LUT4        ---     0.493              A to Z              i624_2_lut_3_lut
Route         1   e 0.941                                  direction_N_180
                  --------
                    3.763  (24.9% logic, 75.1% route), 2 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pulse_out_96  (from clk0 +)
   Destination:    FD1S3AX    D              display_97  (to clk0 -)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path pulse_out_96 to display_97 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: pulse_out_96 to display_97

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pulse_out_96 (from clk0)
Route         2   e 1.198                                  pulse_out_c
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 3.923 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \P3/keysamplerpulse]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P3/keystore_i0  (from \P3/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P3/keystore_i1  (to \P3/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P3/keystore_i0 to \P3/keystore_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P3/keystore_i0 to \P3/keystore_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P3/keystore_i0 (from \P3/keysamplerpulse)
Route         3   e 1.315                                  \P3/keystore[0]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P3/keystore_i1  (from \P3/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P3/keystore_i2  (to \P3/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P3/keystore_i1 to \P3/keystore_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P3/keystore_i1 to \P3/keystore_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P3/keystore_i1 (from \P3/keysamplerpulse)
Route         3   e 1.315                                  \P3/keystore[1]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.

Report: 1.919 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.973ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cycle_pulse_271__i1  (from clk_c +)
   Destination:    FD1P3AX    D              cnt1_i0_i4  (to clk_c +)

   Delay:                  14.813ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     14.813ns data_path cycle_pulse_271__i1 to cnt1_i0_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.973ns

 Path Details: cycle_pulse_271__i1 to cnt1_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cycle_pulse_271__i1 (from clk_c)
Route        47   e 2.119                                  cycle[12]
LUT4        ---     0.493              B to Z              i709_2_lut_rep_34
Route         4   e 1.340                                  n2554
A1_TO_FCO   ---     0.827           C[2] to COUT           sub_117_add_2_7
Route         1   e 0.020                                  n2127
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_9
Route         1   e 0.020                                  n2128
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_11
Route         1   e 0.020                                  n2129
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_13
Route         1   e 0.020                                  n2130
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_15
Route         1   e 0.020                                  n2131
FCI_TO_F    ---     0.598            CIN to S[2]           sub_117_add_2_17
Route         3   e 1.603                                  cnt1_16__N_77[18]
A1_TO_FCO   ---     0.827           A[2] to COUT           sub_232_add_2_17
Route         1   e 0.020                                  n2223
FCI_TO_F    ---     0.598            CIN to S[2]           sub_232_add_2_19
Route         2   e 1.486                                  cnt1_16__N_76
LUT4        ---     0.493              A to Z              cnt1_16__I_1_2_lut_rep_15
Route        13   e 1.803                                  n2535
LUT4        ---     0.493              C to Z              cnt1_16__I_0_105_i5_4_lut
Route         1   e 0.941                                  cnt1_16__N_1[4]
                  --------
                   14.813  (36.5% logic, 63.5% route), 12 logic levels.


Error:  The following path violates requirements by 9.973ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cycle_pulse_271__i1  (from clk_c +)
   Destination:    FD1P3AX    D              cnt1_i0_i4  (to clk_c +)

   Delay:                  14.813ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     14.813ns data_path cycle_pulse_271__i1 to cnt1_i0_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.973ns

 Path Details: cycle_pulse_271__i1 to cnt1_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cycle_pulse_271__i1 (from clk_c)
Route        47   e 2.119                                  cycle[12]
LUT4        ---     0.493              B to Z              i709_2_lut_rep_34
Route         4   e 1.340                                  n2554
A1_TO_FCO   ---     0.827           C[2] to COUT           sub_117_add_2_7
Route         1   e 0.020                                  n2127
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_9
Route         1   e 0.020                                  n2128
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_11
Route         1   e 0.020                                  n2129
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_13
Route         1   e 0.020                                  n2130
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_15
Route         1   e 0.020                                  n2131
FCI_TO_F    ---     0.598            CIN to S[2]           sub_117_add_2_17
Route         3   e 1.603                                  cnt1_16__N_77[18]
A1_TO_FCO   ---     0.827           A[2] to COUT           sub_232_add_2_17
Route         1   e 0.020                                  n2223
FCI_TO_F    ---     0.598            CIN to S[2]           sub_232_add_2_19
Route         2   e 1.486                                  cnt1_16__N_76
LUT4        ---     0.493              A to Z              cnt1_16__I_1_2_lut_rep_15
Route        13   e 1.803                                  n2535
LUT4        ---     0.493              C to Z              cnt1_16__I_0_105_i5_4_lut
Route         1   e 0.941                                  cnt1_16__N_1[4]
                  --------
                   14.813  (36.5% logic, 63.5% route), 12 logic levels.


Error:  The following path violates requirements by 9.973ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cycle_pulse_271__i1  (from clk_c +)
   Destination:    FD1P3AX    D              cnt1_i0_i5  (to clk_c +)

   Delay:                  14.813ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     14.813ns data_path cycle_pulse_271__i1 to cnt1_i0_i5 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.973ns

 Path Details: cycle_pulse_271__i1 to cnt1_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cycle_pulse_271__i1 (from clk_c)
Route        47   e 2.119                                  cycle[12]
LUT4        ---     0.493              B to Z              i709_2_lut_rep_34
Route         4   e 1.340                                  n2554
A1_TO_FCO   ---     0.827           C[2] to COUT           sub_117_add_2_7
Route         1   e 0.020                                  n2127
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_9
Route         1   e 0.020                                  n2128
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_11
Route         1   e 0.020                                  n2129
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_13
Route         1   e 0.020                                  n2130
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_117_add_2_15
Route         1   e 0.020                                  n2131
FCI_TO_F    ---     0.598            CIN to S[2]           sub_117_add_2_17
Route         3   e 1.603                                  cnt1_16__N_77[18]
A1_TO_FCO   ---     0.827           A[2] to COUT           sub_232_add_2_17
Route         1   e 0.020                                  n2223
FCI_TO_F    ---     0.598            CIN to S[2]           sub_232_add_2_19
Route         2   e 1.486                                  cnt1_16__N_76
LUT4        ---     0.493              A to Z              cnt1_16__I_1_2_lut_rep_15
Route        13   e 1.803                                  n2535
LUT4        ---     0.493              C to Z              cnt1_16__I_0_105_i6_4_lut
Route         1   e 0.941                                  cnt1_16__N_1[5]
                  --------
                   14.813  (36.5% logic, 63.5% route), 12 logic levels.

Warning: 14.973 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \P1/keysamplerpulse]     |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets key_menu1]               |     5.000 ns|     3.436 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \P2/keysamplerpulse]     |     5.000 ns|     1.919 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk0]                    |     5.000 ns|     3.923 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \P3/keysamplerpulse]     |     5.000 ns|     1.919 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    14.973 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cnt2_16__N_146                          |      20|    3402|     83.06%
                                        |        |        |
n2170                                   |       1|    3402|     83.06%
                                        |        |        |
n2228                                   |       1|    3290|     80.32%
                                        |        |        |
n2227                                   |       1|    3104|     75.78%
                                        |        |        |
n2229                                   |       1|    3090|     75.44%
                                        |        |        |
n2169                                   |       1|    2784|     67.97%
                                        |        |        |
n2263                                   |       1|    2588|     63.18%
                                        |        |        |
n2226                                   |       1|    2558|     62.45%
                                        |        |        |
n2230                                   |       1|    2532|     61.82%
                                        |        |        |
n2262                                   |       1|    2436|     59.47%
                                        |        |        |
n2264                                   |       1|    2187|     53.39%
                                        |        |        |
n2168                                   |       1|    2178|     53.17%
                                        |        |        |
cycle[12]                               |      47|    2131|     52.03%
                                        |        |        |
cycle_pulse[0]                          |      40|    1789|     43.68%
                                        |        |        |
n2265                                   |       1|    1619|     39.53%
                                        |        |        |
n2167                                   |       1|    1572|     38.38%
                                        |        |        |
n2231                                   |       1|    1558|     38.04%
                                        |        |        |
n2225                                   |       1|    1554|     37.94%
                                        |        |        |
n2261                                   |       1|    1294|     31.59%
                                        |        |        |
n2266                                   |       1|    1013|     24.73%
                                        |        |        |
n2166                                   |       1|     984|     24.02%
                                        |        |        |
n75                                     |       1|     811|     19.80%
                                        |        |        |
n1493                                   |       1|     811|     19.80%
                                        |        |        |
n74                                     |       1|     747|     18.24%
                                        |        |        |
n1491                                   |       1|     747|     18.24%
                                        |        |        |
cnt1_16__N_76                           |       2|     694|     16.94%
                                        |        |        |
n2127                                   |       1|     694|     16.94%
                                        |        |        |
n2535                                   |      13|     694|     16.94%
                                        |        |        |
n2223                                   |       1|     668|     16.31%
                                        |        |        |
n2128                                   |       1|     642|     15.67%
                                        |        |        |
n2129                                   |       1|     590|     14.40%
                                        |        |        |
n77                                     |       1|     544|     13.28%
                                        |        |        |
n1497                                   |       1|     544|     13.28%
                                        |        |        |
n2130                                   |       1|     538|     13.13%
                                        |        |        |
cnt1_16__N_77[18]                       |       3|     486|     11.87%
                                        |        |        |
n2131                                   |       1|     486|     11.87%
                                        |        |        |
n2165                                   |       1|     466|     11.38%
                                        |        |        |
n76                                     |       1|     430|     10.50%
                                        |        |        |
n1495                                   |       1|     430|     10.50%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 33808839

Constraints cover  55445 paths, 549 nets, and 1193 connections (88.5% coverage)


Peak memory: 90775552 bytes, TRCE: 9502720 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
