add r0, r0, r0 
mvn r1, r2 
orr r3, r0, r1 
and r2, r3, #1 
mvn r0, r2 
