// Seed: 3092630474
module module_0 #(
    parameter id_1 = 32'd51
);
  wire _id_1, id_2[-1 : id_1];
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always if (-1 / 1) id_1 <= -1;
  always id_1 <= 1;
  logic [7:0] id_3;
  assign id_1 = 1;
  logic id_4;
  always_ff @(posedge id_3) $signed(52);
  ;
endmodule : SymbolIdentifier
