// Seed: 69943474
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply1 id_2,
    id_7,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  tri  id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_8 = 1;
  tri id_12, id_13;
  assign {1} = 1;
  assign module_1.id_4 = 0;
  id_14(
      .id_0(-1'b0),
      .id_1(id_11),
      .id_2(id_2 == id_8),
      .id_3((id_9)),
      .id_4(""),
      .id_5(id_13 == id_2 * id_0),
      .id_6(id_9),
      .id_7(id_12),
      .id_8(-1),
      .id_9(id_13 * id_2),
      .id_10(1 == -1),
      .id_11(id_13),
      .id_12(({-1{1}})),
      .id_13(id_8),
      .id_14(-1),
      .id_15(id_8),
      .id_16(id_11),
      .id_17(-1'h0),
      .id_18(id_12),
      .id_19(-1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    id_7,
    input supply0 id_1,
    output tri0 id_2,
    output logic id_3,
    input wand id_4,
    input wire id_5
);
  always id_3 <= -1'd0 !=? -1;
  assign id_2 = id_1;
  assign id_2 = -1'b0;
  wire id_8;
  assign id_3 = 1 & id_7;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_0,
      id_1,
      id_4,
      id_4
  );
  wire id_9;
endmodule
