{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666072933087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666072933087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 14:02:13 2022 " "Processing started: Tue Oct 18 14:02:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666072933087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072933087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072933087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666072933265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666072933265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_ctrl.sv(71) " "Verilog HDL information at oled_ctrl.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666072938588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/oled_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oled_ctrl " "Found entity 1: oled_ctrl" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666072938589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072938589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666072938590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072938590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_tb " "Found entity 1: spi_master_tb" {  } { { "src/spi_master_tb.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666072938591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072938591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666072938593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(13) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(13): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(15) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(15): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(16) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(16): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(18) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(18): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(19) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(19): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(21) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(21): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(22) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(22): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(24) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(24): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(25) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(25): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(26) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(26): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(27) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(27): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(28) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(28): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938593 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_master spi_master.v(23) " "Verilog HDL Parameter Declaration warning at spi_master.v(23): Parameter Declaration in module \"spi_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666072938594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666072938607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_ctrl oled_ctrl:oled_ctrl_m0 " "Elaborating entity \"oled_ctrl\" for hierarchy \"oled_ctrl:oled_ctrl_m0\"" {  } { { "src/top.v" "oled_ctrl_m0" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666072938608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear_x oled_ctrl.sv(37) " "Verilog HDL or VHDL warning at oled_ctrl.sv(37): object \"clear_x\" assigned a value but never read" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666072938609 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(123) " "Verilog HDL assignment warning at oled_ctrl.sv(123): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938610 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(128) " "Verilog HDL assignment warning at oled_ctrl.sv(128): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938610 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(148) " "Verilog HDL assignment warning at oled_ctrl.sv(148): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938611 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(154) " "Verilog HDL assignment warning at oled_ctrl.sv(154): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938611 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(167) " "Verilog HDL assignment warning at oled_ctrl.sv(167): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938611 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(172) " "Verilog HDL assignment warning at oled_ctrl.sv(172): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938611 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(194) " "Verilog HDL assignment warning at oled_ctrl.sv(194): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938612 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(200) " "Verilog HDL assignment warning at oled_ctrl.sv(200): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938612 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_ctrl.sv(213) " "Verilog HDL assignment warning at oled_ctrl.sv(213): truncated value with size 32 to match size of target (1)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938612 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(218) " "Verilog HDL assignment warning at oled_ctrl.sv(218): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/oled_ctrl.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938612 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi_master_m0\"" {  } { { "src/top.v" "spi_master_m0" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666072938632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spi_master.v(26) " "Verilog HDL assignment warning at spi_master.v(26): truncated value with size 32 to match size of target (10)" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938633 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_master.v(59) " "Verilog HDL assignment warning at spi_master.v(59): truncated value with size 32 to match size of target (1)" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938633 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_master.v(63) " "Verilog HDL assignment warning at spi_master.v(63): truncated value with size 32 to match size of target (1)" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938633 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_master.v(65) " "Verilog HDL assignment warning at spi_master.v(65): truncated value with size 32 to match size of target (2)" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938633 "|top|spi_master:spi_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(71) " "Verilog HDL assignment warning at spi_master.v(71): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "E:/EP4CE6F17C8/module/Others/SPI_OLED/src/spi_master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666072938633 "|top|spi_master:spi_master_m0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666072939121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EP4CE6F17C8/module/Others/SPI_OLED/output_files/top.map.smsg " "Generated suppressed messages file E:/EP4CE6F17C8/module/Others/SPI_OLED/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072939516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666072939571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666072939571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666072939595 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666072939595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666072939595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666072939595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666072939602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 14:02:19 2022 " "Processing ended: Tue Oct 18 14:02:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666072939602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666072939602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666072939602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666072939602 ""}
