// Seed: 138582784
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wand id_3;
  not primCall (id_2, id_1);
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
  module_2 modCall_1 (
      id_1,
      id_2
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1
);
  reg  id_3;
  wire id_4;
  initial if (1) id_3 <= id_0 && id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout tri0 id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  input wire id_1;
  assign id_2 = id_2;
  parameter id_3 = 1;
  assign id_2 = 1'd0;
  logic id_4;
endmodule
