///Register `PWR_CR2` reader
pub struct R(crate::R<PWR_CR2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<PWR_CR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<PWR_CR2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<PWR_CR2_SPEC>) -> Self {
        R(reader)
    }
}
///Register `PWR_CR2` writer
pub struct W(crate::W<PWR_CR2_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<PWR_CR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<PWR_CR2_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<PWR_CR2_SPEC>) -> Self {
        W(writer)
    }
}
///Field `BREN` reader - BREN
pub type BREN_R = crate::BitReader<bool>;
///Field `BREN` writer - BREN
pub type BREN_W<'a, const O: u8> = crate::BitWriter<'a, u32, PWR_CR2_SPEC, bool, O>;
///Field `RREN` reader - RREN
pub type RREN_R = crate::BitReader<bool>;
///Field `RREN` writer - RREN
pub type RREN_W<'a, const O: u8> = crate::BitWriter<'a, u32, PWR_CR2_SPEC, bool, O>;
///Field `MONEN` reader - MONEN
pub type MONEN_R = crate::BitReader<bool>;
///Field `MONEN` writer - MONEN
pub type MONEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, PWR_CR2_SPEC, bool, O>;
///Field `BRRDY` reader - BRRDY
pub type BRRDY_R = crate::BitReader<bool>;
///Field `RRRDY` reader - RRRDY
pub type RRRDY_R = crate::BitReader<bool>;
///Field `VBATL` reader - VBATL
pub type VBATL_R = crate::BitReader<bool>;
///Field `VBATH` reader - VBATH
pub type VBATH_R = crate::BitReader<bool>;
///Field `TEMPL` reader - TEMPL
pub type TEMPL_R = crate::BitReader<bool>;
///Field `TEMPH` reader - TEMPH
pub type TEMPH_R = crate::BitReader<bool>;
impl R {
    ///Bit 0 - BREN
    #[inline(always)]
    pub fn bren(&self) -> BREN_R {
        BREN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - RREN
    #[inline(always)]
    pub fn rren(&self) -> RREN_R {
        RREN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 4 - MONEN
    #[inline(always)]
    pub fn monen(&self) -> MONEN_R {
        MONEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 16 - BRRDY
    #[inline(always)]
    pub fn brrdy(&self) -> BRRDY_R {
        BRRDY_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - RRRDY
    #[inline(always)]
    pub fn rrrdy(&self) -> RRRDY_R {
        RRRDY_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 20 - VBATL
    #[inline(always)]
    pub fn vbatl(&self) -> VBATL_R {
        VBATL_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - VBATH
    #[inline(always)]
    pub fn vbath(&self) -> VBATH_R {
        VBATH_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - TEMPL
    #[inline(always)]
    pub fn templ(&self) -> TEMPL_R {
        TEMPL_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - TEMPH
    #[inline(always)]
    pub fn temph(&self) -> TEMPH_R {
        TEMPH_R::new(((self.bits >> 23) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - BREN
    #[inline(always)]
    #[must_use]
    pub fn bren(&mut self) -> BREN_W<0> {
        BREN_W::new(self)
    }
    ///Bit 1 - RREN
    #[inline(always)]
    #[must_use]
    pub fn rren(&mut self) -> RREN_W<1> {
        RREN_W::new(self)
    }
    ///Bit 4 - MONEN
    #[inline(always)]
    #[must_use]
    pub fn monen(&mut self) -> MONEN_W<4> {
        MONEN_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Not reset by wakeup from Standby mode, Application reset (NRST, IWDG, ...) and VDD POR, but reset only by VSW POR and VSWRST. Access 6 wait states when writing this register. After reset the register is write-protected and the DBP bit in the PWR control register 1 (PWR_CR1) has to be set before it can be written. When DBP is cleared, there is no bus errors generated when writing this register. This register shall not be accessed when the RCC VSWRST register bit in Section10.7.89: RCC Backup Domain Control Register (RCC_BDCR) resets the VSW domain. This register provides Write access security when enabled by TZEN register bit in Section10.7.2: RCC TrustZone Control Register (RCC_TZCR). When security is enabled a non-secure write access generates a bus error. Secure and non-secure read accesses are granted and return the register value. When a system reset occurs during the register write cycle the written data is not guaranteed.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [pwr_cr2](index.html) module
pub struct PWR_CR2_SPEC;
impl crate::RegisterSpec for PWR_CR2_SPEC {
    type Ux = u32;
}
///`read()` method returns [pwr_cr2::R](R) reader structure
impl crate::Readable for PWR_CR2_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [pwr_cr2::W](W) writer structure
impl crate::Writable for PWR_CR2_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets PWR_CR2 to value 0
impl crate::Resettable for PWR_CR2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
