@W: MT530 :"c:\users\curlywei\documents\roc-fpga-old\src_old\hdl\roc_top.vhd":240:2:240:15|Found inferred clock roc_dcm|GLB_inferred_clock which controls 1 sequential elements including Inst_roc_block. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\curlywei\documents\roc-fpga-old\src_old\hdl\roc_top.vhd":240:2:240:15|Found inferred clock roc_dcm|GLA_inferred_clock which controls 1 sequential elements including Inst_roc_block. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\curlywei\Documents\roc-fpga-old\src_old\synthesis\ROC_top_cck.rpt" .
