Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat May 28 14:16:41 2022
| Host         : mlyue running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAC_top_timing_summary_routed.rpt -pb MAC_top_timing_summary_routed.pb -rpx MAC_top_timing_summary_routed.rpx -warn_on_violation
| Design       : MAC_top
| Device       : 7a200t-fbv484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      603         
PDRC-190   Warning           Suboptimally placed synchronized register chain  4           
TIMING-20  Warning           Non-clocked latch                                17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (718)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1148)
5. checking no_input_delay (88)
6. checking no_output_delay (99)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (718)
--------------------------
 There are 138 register/latch pins with no clock driven by root clock pin: mac_rx_fifo_rd_clk (HIGH)

 There are 157 register/latch pins with no clock driven by root clock pin: mac_tx_fifo_wr_clk (HIGH)

 There are 172 register/latch pins with no clock driven by root clock pin: rgmii_rxc (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MAC_tx_ctl_inst/cur_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MAC_tx_ctl_inst/cur_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MAC_tx_ctl_inst/cur_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MAC_tx_ctl_inst/cur_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MAC_tx_ctl_inst/cur_state_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MAC_tx_ctl_inst/mac_tx_fifo_rd_en_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: clock_ctl_inst/mac_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reg_ctl_inst/speed_mode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reg_ctl_inst/speed_mode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reg_ctl_inst/speed_mode_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1148)
---------------------------------------------------
 There are 1148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (88)
-------------------------------
 There are 88 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (99)
--------------------------------
 There are 99 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.034        0.000                      0                  115        0.145        0.000                      0                   71        3.000        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 5.000}        10.000          100.000         
  clk_10M_pll_mac   {0.000 50.000}       100.000         10.000          
  clk_125M_pll_mac  {0.000 4.000}        8.000           125.000         
  clk_25M_pll_mac   {0.000 20.000}       40.000          25.000          
  clkfbout_pll_mac  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_10M_pll_mac        96.575        0.000                      0                   70        0.145        0.000                      0                   70       49.500        0.000                       0                    52  
  clk_125M_pll_mac                                                                                                                                                    6.408        0.000                       0                     2  
  clk_25M_pll_mac        39.034        0.000                      0                    1        0.273        0.000                      0                    1       19.500        0.000                       0                     3  
  clkfbout_pll_mac                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   998.772        0.000                      0                   44                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_10M_pll_mac                     
(none)            clk_125M_pll_mac                    
(none)            clk_25M_pll_mac                     
(none)            clkfbout_pll_mac                    
(none)                              clk_10M_pll_mac   
(none)                              clk_25M_pll_mac   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_pll_mac
  To Clock:  clk_10M_pll_mac

Setup :            0  Failing Endpoints,  Worst Slack       96.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.575ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.977ns (29.139%)  route 2.376ns (70.861%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.708     0.955    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.105     1.060 r  MDIO_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.060    MDIO_inst/p_0_in[1]
    SLICE_X2Y64          FDCE                                         r  MDIO_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.593    98.065    MDIO_inst/MDIO_clk
    SLICE_X2Y64          FDCE                                         r  MDIO_inst/state_reg[1]/C
                         clock pessimism             -0.396    97.669    
                         clock uncertainty           -0.111    97.559    
    SLICE_X2Y64          FDCE (Setup_fdce_C_D)        0.076    97.635    MDIO_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.635    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 96.575    

Slack (MET) :             96.594ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.977ns (29.361%)  route 2.351ns (70.639%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.683     0.930    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I2_O)        0.105     1.035 r  MDIO_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.035    MDIO_inst/p_0_in[5]
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.591    98.063    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[5]/C
                         clock pessimism             -0.356    97.707    
                         clock uncertainty           -0.111    97.597    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.032    97.629    MDIO_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.629    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 96.594    

Slack (MET) :             96.604ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.978ns (29.160%)  route 2.376ns (70.840%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.708     0.955    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.106     1.061 r  MDIO_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.061    MDIO_inst/p_0_in[2]
    SLICE_X2Y64          FDCE                                         r  MDIO_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.593    98.065    MDIO_inst/MDIO_clk
    SLICE_X2Y64          FDCE                                         r  MDIO_inst/state_reg[2]/C
                         clock pessimism             -0.396    97.669    
                         clock uncertainty           -0.111    97.559    
    SLICE_X2Y64          FDCE (Setup_fdce_C_D)        0.106    97.665    MDIO_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.665    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 96.604    

Slack (MET) :             96.617ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.991ns (29.657%)  route 2.351ns (70.343%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.683     0.930    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I2_O)        0.119     1.049 r  MDIO_inst/state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.049    MDIO_inst/p_0_in[6]
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.591    98.063    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[6]/C
                         clock pessimism             -0.356    97.707    
                         clock uncertainty           -0.111    97.597    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.069    97.666    MDIO_inst/state_reg[6]
  -------------------------------------------------------------------
                         required time                         97.666    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 96.617    

Slack (MET) :             96.653ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.977ns (29.911%)  route 2.289ns (70.089%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.622     0.869    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I2_O)        0.105     0.974 r  MDIO_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.974    MDIO_inst/p_0_in[3]
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.591    98.063    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[3]/C
                         clock pessimism             -0.356    97.707    
                         clock uncertainty           -0.111    97.597    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.030    97.627    MDIO_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.627    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 96.653    

Slack (MET) :             96.671ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.998ns (30.359%)  route 2.289ns (69.641%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.622     0.869    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I2_O)        0.126     0.995 r  MDIO_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.995    MDIO_inst/p_0_in[4]
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.591    98.063    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
                         clock pessimism             -0.356    97.707    
                         clock uncertainty           -0.111    97.597    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.069    97.666    MDIO_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         97.666    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 96.671    

Slack (MET) :             96.701ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.800ns (25.664%)  route 2.317ns (74.336%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 r  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          0.870    -1.074    MDIO_inst/state[4]
    SLICE_X3Y64          LUT2 (Prop_lut2_I0_O)        0.242    -0.832 r  MDIO_inst/cnt[4]_i_7/O
                         net (fo=4, routed)           0.485    -0.347    MDIO_inst/cnt[4]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I5_O)        0.105    -0.242 r  MDIO_inst/cnt[3]_i_2/O
                         net (fo=2, routed)           0.675     0.433    MDIO_inst/cnt[3]_i_2_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I0_O)        0.105     0.538 r  MDIO_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.286     0.824    MDIO_inst/cnt[3]
    SLICE_X3Y65          FDCE                                         r  MDIO_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.592    98.064    MDIO_inst/MDIO_clk
    SLICE_X3Y65          FDCE                                         r  MDIO_inst/cnt_reg[3]/C
                         clock pessimism             -0.396    97.668    
                         clock uncertainty           -0.111    97.558    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)       -0.032    97.526    MDIO_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.526    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 96.701    

Slack (MET) :             96.755ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/MDIO_data_tx_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.959ns (30.687%)  route 2.166ns (69.313%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          0.653    -1.292    MDIO_inst/state[4]
    SLICE_X2Y64          LUT4 (Prop_lut4_I1_O)        0.242    -1.050 f  MDIO_inst/cnt[1]_i_2/O
                         net (fo=2, routed)           0.721    -0.329    MDIO_inst/cnt[1]_i_2_n_0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.264    -0.065 r  MDIO_inst/MDIO_data_tx_i_6/O
                         net (fo=1, routed)           0.792     0.727    MDIO_inst/MDIO_data_tx_i_6_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I4_O)        0.105     0.832 r  MDIO_inst/MDIO_data_tx_i_1/O
                         net (fo=1, routed)           0.000     0.832    MDIO_inst/MDIO_data_tx_i_1_n_0
    SLICE_X1Y65          FDCE                                         r  MDIO_inst/MDIO_data_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.592    98.064    MDIO_inst/MDIO_clk
    SLICE_X1Y65          FDCE                                         r  MDIO_inst/MDIO_data_tx_reg/C
                         clock pessimism             -0.396    97.668    
                         clock uncertainty           -0.111    97.558    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)        0.030    97.588    MDIO_inst/MDIO_data_tx_reg
  -------------------------------------------------------------------
                         required time                         97.588    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                 96.755    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.977ns (31.328%)  route 2.142ns (68.672%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 f  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 f  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 r  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.474     0.721    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I2_O)        0.105     0.826 r  MDIO_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.826    MDIO_inst/p_0_in[7]
    SLICE_X7Y65          FDCE                                         r  MDIO_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.591    98.063    MDIO_inst/MDIO_clk
    SLICE_X7Y65          FDCE                                         r  MDIO_inst/state_reg[7]/C
                         clock pessimism             -0.382    97.681    
                         clock uncertainty           -0.111    97.571    
    SLICE_X7Y65          FDCE (Setup_fdce_C_D)        0.030    97.601    MDIO_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         97.601    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.796ns  (required time - arrival time)
  Source:                 MDIO_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_pll_mac rise@100.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.977ns (31.248%)  route 2.150ns (68.752%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 98.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.704    -2.293    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDCE                                         r  MDIO_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.348    -1.945 r  MDIO_inst/state_reg[4]/Q
                         net (fo=14, routed)          1.100    -0.845    MDIO_inst/state[4]
    SLICE_X6Y65          LUT4 (Prop_lut4_I0_O)        0.256    -0.589 r  MDIO_inst/state_inferred__7/i___2/O
                         net (fo=1, routed)           0.568    -0.021    MDIO_inst/state_inferred__7/i___2_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.268     0.247 f  MDIO_inst/state_inferred__7/i___3/O
                         net (fo=8, routed)           0.482     0.729    MDIO_inst/state_inferred__7/i___3_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I0_O)        0.105     0.834 r  MDIO_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.834    MDIO_inst/p_0_in[0]
    SLICE_X5Y65          FDPE                                         r  MDIO_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                    100.000   100.000 r  
    Y11                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807   100.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019   101.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    94.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    96.395    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    96.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.591    98.063    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDPE                                         r  MDIO_inst/state_reg[0]/C
                         clock pessimism             -0.356    97.707    
                         clock uncertainty           -0.111    97.597    
    SLICE_X5Y65          FDPE (Setup_fdpe_C_D)        0.033    97.630    MDIO_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.630    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 96.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 reg_ctl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/rd_PHYreg_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.652%)  route 0.093ns (33.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.723    -0.526    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.385 f  reg_ctl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.093    -0.292    reg_ctl_inst/cnt_reg_n_0_[5]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  reg_ctl_inst/rd_PHYreg_en_i_1/O
                         net (fo=1, routed)           0.000    -0.247    reg_ctl_inst/rd_PHYreg_en_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/rd_PHYreg_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.000    -0.293    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/rd_PHYreg_en_reg/C
                         clock pessimism             -0.220    -0.513    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.121    -0.392    reg_ctl_inst/rd_PHYreg_en_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MDIO_inst/reg_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/phy_reg_reg[5][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.641%)  route 0.137ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.717    -0.532    MDIO_inst/MDIO_clk
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  MDIO_inst/reg_data_reg[8]/Q
                         net (fo=3, routed)           0.137    -0.254    reg_ctl_inst/reg_data[3]
    SLICE_X5Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.990    -0.303    reg_ctl_inst/MDIO_clk
    SLICE_X5Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[5][8]/C
                         clock pessimism             -0.194    -0.497    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.072    -0.425    reg_ctl_inst/phy_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 reg_ctl_inst/phy_reg_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/speed_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.714    -0.535    reg_ctl_inst/MDIO_clk
    SLICE_X5Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  reg_ctl_inst/phy_reg_reg[5][5]/Q
                         net (fo=2, routed)           0.103    -0.291    reg_ctl_inst/phy_reg_reg_n_0_[5][5]
    SLICE_X4Y67          LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  reg_ctl_inst/speed_mode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    reg_ctl_inst/speed_mode[0]_i_1_n_0
    SLICE_X4Y67          FDCE                                         r  reg_ctl_inst/speed_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.990    -0.303    reg_ctl_inst/MDIO_clk
    SLICE_X4Y67          FDCE                                         r  reg_ctl_inst/speed_mode_reg[0]/C
                         clock pessimism             -0.219    -0.522    
    SLICE_X4Y67          FDCE (Hold_fdce_C_D)         0.091    -0.431    reg_ctl_inst/speed_mode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 reg_ctl_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.254ns (79.444%)  route 0.066ns (20.556%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.723    -0.526    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  reg_ctl_inst/cnt_reg[6]/Q
                         net (fo=3, routed)           0.066    -0.297    reg_ctl_inst/cnt_reg_n_0_[6]
    SLICE_X2Y53          MUXF7 (Prop_muxf7_S_O)       0.090    -0.207 r  reg_ctl_inst/cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    reg_ctl_inst/cnt[6]
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.000    -0.293    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[6]/C
                         clock pessimism             -0.233    -0.526    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.134    -0.392    reg_ctl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 reg_ctl_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.106%)  route 0.064ns (21.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.723    -0.526    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.128    -0.398 r  reg_ctl_inst/cnt_reg[4]/Q
                         net (fo=6, routed)           0.064    -0.335    reg_ctl_inst/cnt_reg_n_0_[4]
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.099    -0.236 r  reg_ctl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    reg_ctl_inst/cnt[5]
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.000    -0.293    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[5]/C
                         clock pessimism             -0.233    -0.526    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.434    reg_ctl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MDIO_inst/sw_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.665%)  route 0.136ns (39.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.719    -0.530    MDIO_inst/MDIO_clk
    SLICE_X2Y65          FDCE                                         r  MDIO_inst/sw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  MDIO_inst/sw_en_reg/Q
                         net (fo=8, routed)           0.136    -0.231    MDIO_inst/sw_en_reg_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I2_O)        0.045    -0.186 r  MDIO_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    MDIO_inst/p_0_in[0]
    SLICE_X5Y65          FDPE                                         r  MDIO_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X5Y65          FDPE                                         r  MDIO_inst/state_reg[0]/C
                         clock pessimism             -0.194    -0.495    
    SLICE_X5Y65          FDPE (Hold_fdpe_C_D)         0.092    -0.403    MDIO_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MDIO_inst/reg_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/phy_reg_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.720%)  route 0.182ns (56.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.717    -0.532    MDIO_inst/MDIO_clk
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  MDIO_inst/reg_data_reg[7]/Q
                         net (fo=3, routed)           0.182    -0.210    reg_ctl_inst/reg_data[2]
    SLICE_X6Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.990    -0.303    reg_ctl_inst/MDIO_clk
    SLICE_X6Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[4][7]/C
                         clock pessimism             -0.194    -0.497    
    SLICE_X6Y67          FDCE (Hold_fdce_C_D)         0.063    -0.434    reg_ctl_inst/phy_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MDIO_inst/reg_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/reg_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.612%)  route 0.131ns (41.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.717    -0.532    MDIO_inst/MDIO_clk
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  MDIO_inst/reg_data_reg[7]/Q
                         net (fo=3, routed)           0.131    -0.260    MDIO_inst/reg_data[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.045    -0.215 r  MDIO_inst/reg_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    MDIO_inst/reg_data[7]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[7]/C
                         clock pessimism             -0.231    -0.532    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.092    -0.440    MDIO_inst/reg_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MDIO_inst/reg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_ctl_inst/phy_reg_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.730%)  route 0.189ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.718    -0.531    MDIO_inst/MDIO_clk
    SLICE_X1Y66          FDCE                                         r  MDIO_inst/reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  MDIO_inst/reg_data_reg[5]/Q
                         net (fo=4, routed)           0.189    -0.201    reg_ctl_inst/reg_data[0]
    SLICE_X5Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.990    -0.303    reg_ctl_inst/MDIO_clk
    SLICE_X5Y67          FDCE                                         r  reg_ctl_inst/phy_reg_reg[5][5]/C
                         clock pessimism             -0.194    -0.497    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.070    -0.427    reg_ctl_inst/phy_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 MDIO_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_pll_mac rise@0.000ns - clk_10M_pll_mac rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.677%)  route 0.124ns (37.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.719    -0.530    MDIO_inst/MDIO_clk
    SLICE_X2Y65          FDCE                                         r  MDIO_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  MDIO_inst/cnt_reg[1]/Q
                         net (fo=14, routed)          0.124    -0.242    MDIO_inst/cnt_reg_n_0_[1]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.197 r  MDIO_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    MDIO_inst/cnt[2]
    SLICE_X3Y65          FDCE                                         r  MDIO_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.994    -0.299    MDIO_inst/MDIO_clk
    SLICE_X3Y65          FDCE                                         r  MDIO_inst/cnt_reg[2]/C
                         clock pessimism             -0.218    -0.517    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.091    -0.426    MDIO_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_pll_mac
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y4   clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X2Y65     MDIO_inst/MDIO_data_tx_ctl_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X1Y65     MDIO_inst/MDIO_data_tx_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y64     MDIO_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y65     MDIO_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y65     MDIO_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y65     MDIO_inst/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X3Y65     MDIO_inst/cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X2Y66     MDIO_inst/reg_data_en_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/MDIO_data_tx_ctl_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/MDIO_data_tx_ctl_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X1Y65     MDIO_inst/MDIO_data_tx_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X1Y65     MDIO_inst/MDIO_data_tx_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y64     MDIO_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y64     MDIO_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y65     MDIO_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y65     MDIO_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/MDIO_data_tx_ctl_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/MDIO_data_tx_ctl_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X1Y65     MDIO_inst/MDIO_data_tx_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X1Y65     MDIO_inst/MDIO_data_tx_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y64     MDIO_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y64     MDIO_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X2Y65     MDIO_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y65     MDIO_inst/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X3Y65     MDIO_inst/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_pll_mac
  To Clock:  clk_125M_pll_mac

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_pll_mac
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y7   clock_ctl_inst/pll_mac_inst/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_pll_mac
  To Clock:  clk_25M_pll_mac

Setup :            0  Failing Endpoints,  Worst Slack       39.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.034ns  (required time - arrival time)
  Source:                 clock_ctl_inst/clk_2500K_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_pll_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock_ctl_inst/clk_2500K_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_pll_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_pll_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_pll_mac rise@40.000ns - clk_25M_pll_mac rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.484ns (53.673%)  route 0.418ns (46.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 38.060 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           1.700    -2.297    clock_ctl_inst/clk_25M
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.379    -1.918 f  clock_ctl_inst/clk_2500K_reg/Q
                         net (fo=2, routed)           0.418    -1.500    clock_ctl_inst/clk_2500K
    SLICE_X4Y69          LUT1 (Prop_lut1_I0_O)        0.105    -1.395 r  clock_ctl_inst/clk_2500K_i_1/O
                         net (fo=1, routed)           0.000    -1.395    clock_ctl_inst/p_0_in
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_pll_mac rise edge)
                                                     40.000    40.000 r  
    Y11                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807    40.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    41.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.174    34.651 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.744    36.395    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    36.472 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588    38.060    clock_ctl_inst/clk_25M
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/C
                         clock pessimism             -0.357    37.703    
                         clock uncertainty           -0.095    37.609    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)        0.030    37.639    clock_ctl_inst/clk_2500K_reg
  -------------------------------------------------------------------
                         required time                         37.639    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                 39.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clock_ctl_inst/clk_2500K_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_pll_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock_ctl_inst/clk_2500K_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_pll_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_pll_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_pll_mac rise@0.000ns - clk_25M_pll_mac rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           0.712    -0.537    clock_ctl_inst/clk_25M
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  clock_ctl_inst/clk_2500K_reg/Q
                         net (fo=2, routed)           0.178    -0.219    clock_ctl_inst/clk_2500K
    SLICE_X4Y69          LUT1 (Prop_lut1_I0_O)        0.045    -0.174 r  clock_ctl_inst/clk_2500K_i_1/O
                         net (fo=1, routed)           0.000    -0.174    clock_ctl_inst/p_0_in
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           0.988    -0.305    clock_ctl_inst/clk_25M
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/C
                         clock pessimism             -0.232    -0.537    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.091    -0.446    clock_ctl_inst/clk_2500K_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_pll_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.000      38.408     BUFGCTRL_X0Y5   clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y69     clock_ctl_inst/clk_2500K_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y69     clock_ctl_inst/clk_2500K_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y69     clock_ctl_inst/clk_2500K_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y69     clock_ctl_inst/clk_2500K_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y69     clock_ctl_inst/clk_2500K_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_mac
  To Clock:  clkfbout_pll_mac

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_mac
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6   clock_ctl_inst/pll_mac_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.772ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.772ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.021ns  (logic 0.348ns (34.071%)  route 0.673ns (65.929%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.673     1.021    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X157Y121       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X157Y121       FDRE (Setup_fdre_C_D)       -0.207   999.793    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                998.772    

Slack (MET) :             998.849ns  (required time - arrival time)
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.348ns (35.333%)  route 0.637ns (64.667%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.637     0.985    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y77          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.166   999.834    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.834    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.849    

Slack (MET) :             998.849ns  (required time - arrival time)
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.985ns  (logic 0.348ns (35.333%)  route 0.637ns (64.667%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.637     0.985    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X8Y75          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)       -0.166   999.834    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.834    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                998.849    

Slack (MET) :             998.908ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.253%)  route 0.638ns (62.747%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.638     1.017    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X157Y121       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X157Y121       FDRE (Setup_fdre_C_D)       -0.075   999.925    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                998.908    

Slack (MET) :             998.993ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.839ns  (logic 0.348ns (41.503%)  route 0.491ns (58.497%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y155         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.491     0.839    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y156         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y156         FDRE (Setup_fdre_C_D)       -0.168   999.832    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.832    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                998.993    

Slack (MET) :             999.037ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.751ns  (logic 0.348ns (46.348%)  route 0.403ns (53.652%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.403     0.751    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X157Y116       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X157Y116       FDRE (Setup_fdre_C_D)       -0.212   999.788    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                999.037    

Slack (MET) :             999.039ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.929ns  (logic 0.433ns (46.633%)  route 0.496ns (53.367%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.496     0.929    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X8Y157         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y157         FDRE (Setup_fdre_C_D)       -0.033   999.967    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                999.039    

Slack (MET) :             999.043ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.751ns  (logic 0.348ns (46.352%)  route 0.403ns (53.648%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X155Y121       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.403     0.751    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X153Y122       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X153Y122       FDRE (Setup_fdre_C_D)       -0.206   999.794    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.794    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                999.043    

Slack (MET) :             999.068ns  (required time - arrival time)
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.205%)  route 0.478ns (55.795%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X156Y121       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.478     0.857    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X160Y118       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X160Y118       FDRE (Setup_fdre_C_D)       -0.075   999.925    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                999.068    

Slack (MET) :             999.069ns  (required time - arrival time)
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.766ns  (logic 0.348ns (45.445%)  route 0.418ns (54.555%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.418     0.766    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y75          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)       -0.165   999.835    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.835    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                999.069    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 0.928ns (18.501%)  route 4.090ns (81.499%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           4.090     5.018    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X153Y117       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 0.928ns (19.113%)  route 3.929ns (80.887%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           3.929     4.857    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X152Y123       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.139ns  (logic 0.928ns (29.579%)  route 2.210ns (70.421%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.210     3.139    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X8Y151         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.061ns  (logic 0.928ns (30.331%)  route 2.132ns (69.669%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.132     3.061    tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X1Y63          FDRE                                         r  tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.975ns  (logic 0.928ns (31.206%)  route 2.047ns (68.794%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.047     2.975    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y151         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.871ns  (logic 0.928ns (32.342%)  route 1.942ns (67.658%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.942     2.871    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X4Y68          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.518ns  (logic 0.928ns (36.873%)  route 1.589ns (63.127%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.589     2.518    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X5Y72          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.336ns  (logic 0.379ns (28.360%)  route 0.957ns (71.640%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.957     1.336    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X5Y68          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.210ns  (logic 0.433ns (35.773%)  route 0.777ns (64.227%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y123       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X152Y123       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.777     1.210    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X154Y117       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.866ns  (logic 0.379ns (43.774%)  route 0.487ns (56.226%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y117       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X155Y117       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=54, routed)          0.487     0.866    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X155Y120       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.053     0.194    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y77          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.053     0.194    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y75          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.583%)  route 0.115ns (47.417%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.115     0.243    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X10Y77         FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.506%)  route 0.116ns (47.494%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y120       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X155Y120       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.116     0.244    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X154Y120       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.653%)  route 0.104ns (42.347%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y119       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X155Y119       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.104     0.245    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X155Y118       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.185%)  route 0.106ns (42.815%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y119       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X155Y119       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.106     0.247    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X155Y118       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.440%)  route 0.109ns (43.560%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X155Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.109     0.250    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X153Y122       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.148ns (58.410%)  route 0.105ns (41.590%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.105     0.253    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X9Y156         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X8Y77          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.114     0.255    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X8Y75          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1229 Endpoints
Min Delay          1229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/mac_clk_reg/G
                            (positive level-sensitive latch)
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 2.973ns (28.688%)  route 7.391ns (71.312%))
  Logic Levels:           3  (BUFG=1 LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          LDCE                         0.000     0.000 r  clock_ctl_inst/mac_clk_reg/G
    SLICE_X5Y71          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  clock_ctl_inst/mac_clk_reg/Q
                         net (fo=1, routed)           4.620     5.084    rgmii_txc_OBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.165 r  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=137, routed)         2.771     7.936    rgmii_txc_OBUF_BUFG
    AA10                 OBUF (Prop_obuf_I_O)         2.428    10.365 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    10.365    rgmii_txc
    AA10                                                              r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mac_rx_fifo_underflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 2.822ns (28.686%)  route 7.014ns (71.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/C
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg/Q
                         net (fo=1, routed)           7.014     7.447    mac_rx_fifo_underflow_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.389     9.836 r  mac_rx_fifo_underflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.836    mac_rx_fifo_underflow
    T14                                                               r  mac_rx_fifo_underflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 1.318ns (14.842%)  route 7.564ns (85.158%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.549     7.478    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X154Y121       LUT3 (Prop_lut3_I1_O)        0.125     7.603 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.544     8.148    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X156Y121       LUT2 (Prop_lut2_I1_O)        0.264     8.412 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_1/O
                         net (fo=1, routed)           0.471     8.883    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X8Y24         RAMB36E1                                     r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 1.034ns (12.612%)  route 7.167ns (87.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.700     8.201    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X151Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 1.034ns (12.612%)  route 7.167ns (87.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.700     8.201    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X151Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 1.034ns (12.612%)  route 7.167ns (87.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.700     8.201    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X151Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 1.034ns (12.612%)  route 7.167ns (87.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.700     8.201    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X151Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 1.034ns (12.836%)  route 7.024ns (87.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.558     8.058    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X150Y119       FDSE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 1.034ns (12.836%)  route 7.024ns (87.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.558     8.058    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X150Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mac_rx_fifo_rd_en
                            (input port)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 1.034ns (12.836%)  route 7.024ns (87.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  mac_rx_fifo_rd_en (IN)
                         net (fo=0)                   0.000     0.000    mac_rx_fifo_rd_en
    AA16                 IBUF (Prop_ibuf_I_O)         0.929     0.929 r  mac_rx_fifo_rd_en_IBUF_inst/O
                         net (fo=6, routed)           6.466     7.396    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X153Y121       LUT2 (Prop_lut2_I0_O)        0.105     7.501 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc1.count_d1[8]_i_1/O
                         net (fo=27, routed)          0.558     8.058    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X150Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.052     0.180    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X9Y152         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.052     0.180    tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y61          FDRE                                         r  tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y117       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
    SLICE_X156Y117       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.058     0.186    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X156Y117       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE                         0.000     0.000 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.058     0.186    tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X4Y71          FDRE                                         r  tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.196    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X9Y156         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X7Y151         FDRE                                         r  rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y116       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X157Y116       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.196    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X157Y116       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y119       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X155Y119       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.196    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X155Y119       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X157Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.196    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X157Y121       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y121       FDRE                         0.000     0.000 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X157Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.196    rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X157Y121       FDRE                                         r  rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_10M_pll_mac
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_10M_pll_mac'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.576ns  (logic 1.422ns (39.761%)  route 2.154ns (60.239%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac fall edge)
                                                     50.000    50.000 f  
    Y11                                               0.000    50.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    50.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424    50.424 f  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    50.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    47.907 f  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    48.678    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    48.707 f  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.383    50.090    mdc_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.393    51.483 f  mdc_OBUF_inst/O
                         net (fo=0)                   0.000    51.483    mdc
    V10                                                               f  mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDIO_inst/MDIO_data_tx_ctl_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.500ns  (logic 2.917ns (64.828%)  route 1.583ns (35.172%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.018    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.926    -5.908 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.830    -4.078    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.997 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.705    -2.292    MDIO_inst/MDIO_clk
    SLICE_X2Y65          FDPE                                         r  MDIO_inst/MDIO_data_tx_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDPE (Prop_fdpe_C_Q)         0.398    -1.894 f  MDIO_inst/MDIO_data_tx_ctl_reg/Q
                         net (fo=2, routed)           1.583    -0.311    MDIO_data_IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.519     2.209 r  MDIO_data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.209    MDIO_data
    U16                                                               r  MDIO_data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ctl_inst/speed_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_ctl_inst/mac_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.231ns (35.030%)  route 0.428ns (64.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.990    -0.303    reg_ctl_inst/MDIO_clk
    SLICE_X4Y67          FDCE                                         r  reg_ctl_inst/speed_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.175    -0.128 r  reg_ctl_inst/speed_mode_reg[1]/Q
                         net (fo=3, routed)           0.428     0.300    clock_ctl_inst/speed_mode[1]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.056     0.356 r  clock_ctl_inst/mac_clk__0/O
                         net (fo=1, routed)           0.000     0.356    clock_ctl_inst/mac_clk__0_n_0
    SLICE_X5Y71          LDCE                                         r  clock_ctl_inst/mac_clk_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_ctl_inst/speed_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_ctl_inst/mac_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.709ns  (logic 0.388ns (54.693%)  route 0.321ns (45.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.590    -1.938    reg_ctl_inst/MDIO_clk
    SLICE_X4Y67          FDCE                                         r  reg_ctl_inst/speed_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.304    -1.634 r  reg_ctl_inst/speed_mode_reg[2]/Q
                         net (fo=3, routed)           0.321    -1.312    clock_ctl_inst/speed_mode[2]
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.084    -1.228 r  clock_ctl_inst/mac_clk__0/O
                         net (fo=1, routed)           0.000    -1.228    clock_ctl_inst/mac_clk__0_n_0
    SLICE_X5Y71          LDCE                                         r  clock_ctl_inst/mac_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_10M_pll_mac'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.231ns (43.789%)  route 1.580ns (56.211%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.867    -0.382    mdc_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.205     0.823 r  mdc_OBUF_inst/O
                         net (fo=0)                   0.000     0.823    mdc
    V10                                                               r  mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDIO_inst/MDIO_data_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MDIO_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.559ns  (logic 1.272ns (81.623%)  route 0.286ns (18.377%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.663    -1.988 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.713    -1.275    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.719    -0.530    MDIO_inst/MDIO_clk
    SLICE_X1Y65          FDCE                                         r  MDIO_inst/MDIO_data_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  MDIO_inst/MDIO_data_tx_reg/Q
                         net (fo=2, routed)           0.286    -0.103    MDIO_data_IOBUF_inst/I
    U16                  OBUFT (Prop_obuft_I_O)       1.131     1.028 r  MDIO_data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.028    MDIO_data
    U16                                                               r  MDIO_data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125M_pll_mac
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_125M_pll_mac'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_ctl_inst/mac_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 0.085ns (4.233%)  route 1.923ns (95.767%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_pll_mac fall edge)
                                                      4.000     4.000 f  
    Y11                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     4.424 f  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998     1.907 f  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.678    clock_ctl_inst/pll_mac_inst/inst/clk_125M_pll_mac
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.707 f  clock_ctl_inst/pll_mac_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.152     3.859    clock_ctl_inst/clk_125M
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.056     3.915 f  clock_ctl_inst/mac_clk__0/O
                         net (fo=1, routed)           0.000     3.915    clock_ctl_inst/mac_clk__0_n_0
    SLICE_X5Y71          LDCE                                         f  clock_ctl_inst/mac_clk_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_125M_pll_mac'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_ctl_inst/mac_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.767ns  (logic 0.161ns (4.273%)  route 3.606ns (95.727%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_125M_pll_mac
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.862    -1.665    clock_ctl_inst/clk_125M
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.084    -1.581 r  clock_ctl_inst/mac_clk__0/O
                         net (fo=1, routed)           0.000    -1.581    clock_ctl_inst/mac_clk__0_n_0
    SLICE_X5Y71          LDCE                                         r  clock_ctl_inst/mac_clk_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25M_pll_mac
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_25M_pll_mac'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock_ctl_inst/mac_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 0.085ns (4.019%)  route 2.030ns (95.981%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_pll_mac fall edge)
                                                     20.000    20.000 f  
    Y11                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424    20.424 f  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    17.907 f  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    18.678    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    18.707 f  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           1.259    19.966    clock_ctl_inst/clk_25M
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.056    20.022 f  clock_ctl_inst/mac_clk__0/O
                         net (fo=1, routed)           0.000    20.022    clock_ctl_inst/mac_clk__0_n_0
    SLICE_X5Y71          LDCE                                         f  clock_ctl_inst/mac_clk_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_25M_pll_mac'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clock_ctl_inst/mac_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.931ns  (logic 0.161ns (4.095%)  route 3.770ns (95.905%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           2.026    -1.501    clock_ctl_inst/clk_25M
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.084    -1.417 r  clock_ctl_inst/mac_clk__0/O
                         net (fo=1, routed)           0.000    -1.417    clock_ctl_inst/mac_clk__0_n_0
    SLICE_X5Y71          LDCE                                         r  clock_ctl_inst/mac_clk_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_mac
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_mac'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 0.029ns (1.652%)  route 1.727ns (98.348%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_mac fall edge)
                                                      5.000     5.000 f  
    Y11                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     5.424 f  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.998     2.907 f  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771     3.678    clock_ctl_inst/pll_mac_inst/inst/clkfbout_pll_mac
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.707 f  clock_ctl_inst/pll_mac_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.956     4.663    clock_ctl_inst/pll_mac_inst/inst/clkfbout_buf_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_mac'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.077ns (2.269%)  route 3.316ns (97.731%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clkfbout_pll_mac
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.572    -1.956    clock_ctl_inst/pll_mac_inst/inst/clkfbout_buf_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_10M_pll_mac

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X2Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X3Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X2Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X3Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X3Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X3Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X3Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X2Y53          FDCE                                         f  reg_ctl_inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            reg_ctl_inst/rd_PHYreg_en_reg/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.033ns (17.880%)  route 4.746ns (82.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         2.360     5.780    reg_ctl_inst/phy_reg_reg[5][5]_0
    SLICE_X2Y53          FDCE                                         f  reg_ctl_inst/rd_PHYreg_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.598    -1.930    reg_ctl_inst/MDIO_clk
    SLICE_X2Y53          FDCE                                         r  reg_ctl_inst/rd_PHYreg_en_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            MDIO_inst/MDIO_data_tx_ctl_reg/PRE
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 1.033ns (23.245%)  route 3.412ns (76.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         1.026     4.446    MDIO_inst/MDIO_data_tx_reg_0
    SLICE_X2Y65          FDPE                                         f  MDIO_inst/MDIO_data_tx_ctl_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.592    -1.936    MDIO_inst/MDIO_clk
    SLICE_X2Y65          FDPE                                         r  MDIO_inst/MDIO_data_tx_ctl_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            MDIO_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 1.033ns (23.245%)  route 3.412ns (76.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         1.026     4.446    MDIO_inst/MDIO_data_tx_reg_0
    SLICE_X2Y65          FDCE                                         f  MDIO_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.592    -1.936    MDIO_inst/MDIO_clk
    SLICE_X2Y65          FDCE                                         r  MDIO_inst/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MDIO_data
                            (input port)
  Destination:            MDIO_inst/reg_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.270ns (29.485%)  route 0.647ns (70.515%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  MDIO_data (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_data_IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  MDIO_data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.634    MDIO_inst/MDIO_data_IBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  MDIO_inst/reg_data[11]_i_2/O
                         net (fo=6, routed)           0.193     0.872    MDIO_inst/p_15_in[15]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.045     0.917 r  MDIO_inst/reg_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.917    MDIO_inst/reg_data[11]_i_1_n_0
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[11]/C

Slack:                    inf
  Source:                 MDIO_data
                            (input port)
  Destination:            MDIO_inst/reg_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.270ns (29.453%)  route 0.648ns (70.547%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  MDIO_data (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_data_IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  MDIO_data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.634    MDIO_inst/MDIO_data_IBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  MDIO_inst/reg_data[11]_i_2/O
                         net (fo=6, routed)           0.194     0.873    MDIO_inst/p_15_in[15]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.045     0.918 r  MDIO_inst/reg_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.918    MDIO_inst/reg_data[10]_i_1_n_0
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[10]/C

Slack:                    inf
  Source:                 MDIO_data
                            (input port)
  Destination:            MDIO_inst/reg_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.270ns (26.957%)  route 0.733ns (73.043%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  MDIO_data (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_data_IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  MDIO_data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.634    MDIO_inst/MDIO_data_IBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  MDIO_inst/reg_data[11]_i_2/O
                         net (fo=6, routed)           0.279     0.958    MDIO_inst/p_15_in[15]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.003 r  MDIO_inst/reg_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.003    MDIO_inst/reg_data[8]_i_1_n_0
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X3Y67          FDCE                                         r  MDIO_inst/reg_data_reg[8]/C

Slack:                    inf
  Source:                 MDIO_data
                            (input port)
  Destination:            MDIO_inst/reg_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.270ns (26.300%)  route 0.758ns (73.700%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  MDIO_data (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_data_IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  MDIO_data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.634    MDIO_inst/MDIO_data_IBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  MDIO_inst/reg_data[11]_i_2/O
                         net (fo=6, routed)           0.304     0.983    MDIO_inst/p_15_in[15]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.028 r  MDIO_inst/reg_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.028    MDIO_inst/reg_data[7]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[7]/C

Slack:                    inf
  Source:                 MDIO_data
                            (input port)
  Destination:            MDIO_inst/reg_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.270ns (26.274%)  route 0.759ns (73.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  MDIO_data (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_data_IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  MDIO_data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.634    MDIO_inst/MDIO_data_IBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  MDIO_inst/reg_data[11]_i_2/O
                         net (fo=6, routed)           0.305     0.984    MDIO_inst/p_15_in[15]
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.029 r  MDIO_inst/reg_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.029    MDIO_inst/reg_data[6]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.992    -0.301    MDIO_inst/MDIO_clk
    SLICE_X1Y67          FDCE                                         r  MDIO_inst/reg_data_reg[6]/C

Slack:                    inf
  Source:                 MDIO_data
                            (input port)
  Destination:            MDIO_inst/reg_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.270ns (25.679%)  route 0.782ns (74.321%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  MDIO_data (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_data_IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  MDIO_data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.634    MDIO_inst/MDIO_data_IBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  MDIO_inst/reg_data[11]_i_2/O
                         net (fo=6, routed)           0.329     1.008    MDIO_inst/p_15_in[15]
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  MDIO_inst/reg_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.053    MDIO_inst/reg_data[5]_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  MDIO_inst/reg_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.993    -0.300    MDIO_inst/MDIO_clk
    SLICE_X1Y66          FDCE                                         r  MDIO_inst/reg_data_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            MDIO_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.270ns (16.109%)  route 1.406ns (83.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.172     1.397    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         0.233     1.676    MDIO_inst/MDIO_data_tx_reg_0
    SLICE_X3Y64          FDCE                                         f  MDIO_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.995    -0.298    MDIO_inst/MDIO_clk
    SLICE_X3Y64          FDCE                                         r  MDIO_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            MDIO_inst/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.270ns (16.109%)  route 1.406ns (83.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.172     1.397    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         0.233     1.676    MDIO_inst/MDIO_data_tx_reg_0
    SLICE_X2Y64          FDCE                                         f  MDIO_inst/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.995    -0.298    MDIO_inst/MDIO_clk
    SLICE_X2Y64          FDCE                                         r  MDIO_inst/state_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            MDIO_inst/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.270ns (16.109%)  route 1.406ns (83.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.172     1.397    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         0.233     1.676    MDIO_inst/MDIO_data_tx_reg_0
    SLICE_X2Y64          FDCE                                         f  MDIO_inst/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.995    -0.298    MDIO_inst/MDIO_clk
    SLICE_X2Y64          FDCE                                         r  MDIO_inst/state_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            MDIO_inst/MDIO_data_tx_reg/CLR
                            (removal check against rising-edge clock clk_10M_pll_mac  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.270ns (16.085%)  route 1.408ns (83.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.172     1.397    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         0.236     1.678    MDIO_inst/MDIO_data_tx_reg_0
    SLICE_X1Y65          FDCE                                         f  MDIO_inst/MDIO_data_tx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_10M_pll_mac
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.994    -0.299    MDIO_inst/MDIO_clk
    SLICE_X1Y65          FDCE                                         r  MDIO_inst/MDIO_data_tx_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25M_pll_mac

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            clock_ctl_inst/clk_2500K_reg/CLR
                            (recovery check against rising-edge clock clk_25M_pll_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.033ns (22.168%)  route 3.628ns (77.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.928     0.928 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.386     3.315    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.105     3.420 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         1.242     4.662    clock_ctl_inst/clk_2500K_reg_0
    SLICE_X4Y69          FDCE                                         f  clock_ctl_inst/clk_2500K_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.825    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.174    -5.349 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.744    -3.605    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.528 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           1.588    -1.940    clock_ctl_inst/clk_25M
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            clock_ctl_inst/clk_2500K_reg/CLR
                            (removal check against rising-edge clock clk_25M_pll_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.270ns (13.070%)  route 1.795ns (86.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    Y17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_rst_n_IBUF_inst/O
                         net (fo=8, routed)           1.172     1.397    MAC_tx_ctl_inst/sys_rst_n
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  MAC_tx_ctl_inst/clk_2500K_i_2/O
                         net (fo=104, routed)         0.623     2.065    clock_ctl_inst/clk_2500K_reg_0
    SLICE_X4Y69          FDCE                                         f  clock_ctl_inst/clk_2500K_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_pll_mac rise edge)
                                                      0.000     0.000 r  
    Y11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clock_ctl_inst/pll_mac_inst/inst/sys_clk
    Y11                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clock_ctl_inst/pll_mac_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.905    clock_ctl_inst/pll_mac_inst/inst/sys_clk_pll_mac
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -2.093 r  clock_ctl_inst/pll_mac_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -1.322    clock_ctl_inst/pll_mac_inst/inst/clk_25M_pll_mac
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  clock_ctl_inst/pll_mac_inst/inst/clkout2_buf/O
                         net (fo=2, routed)           0.988    -0.305    clock_ctl_inst/clk_25M
    SLICE_X4Y69          FDCE                                         r  clock_ctl_inst/clk_2500K_reg/C





