rtl/geral/adder.sv
rtl/geral/mux2.sv
rtl/geral/mux3.sv
rtl/fetch/flopr.sv
rtl/fetch/instrucmem.sv
rtl/fetch/fetch_stage.sv
rtl/decode/regfile.sv
rtl/decode/extend.sv
rtl/decode/maindec.sv
rtl/decode/aludec.sv
rtl/decode/controller.sv
rtl/decode/decode_stage.sv
rtl/execute/alu.sv
rtl/execute/execute_stage.sv
rtl/memory/datamemory.sv
rtl/memory/memory_stage.sv
rtl/writeback/writeback_cycle.sv
rtl/hazard_stage.sv
rtl/riscv_core.sv
rtl/riscv_top.sv
tb/testbench_pipeline.sv