<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: Nested Interrupt Vector Table (NVIC)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__nvic__table.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Nested Interrupt Vector Table (NVIC)<div class="ingroups"><a class="el" href="group__syscfg.html">System Configuration</a> &raquo; <a class="el" href="group__product__name.html">MAX3263X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Device specific interrupt request NVIC entries.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab2e6d4fb4cf60f277f48268c53c677dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__table.html#gab2e6d4fb4cf60f277f48268c53c677dd">MXC_IRQ_COUNT</a>&#160;&#160;&#160;(<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1">MXC_IRQ_EXT_COUNT</a> + 16)</td></tr>
<tr class="memdesc:gab2e6d4fb4cf60f277f48268c53c677dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of device IRQs inclusive of core and non-core IRQ vectors.  <a href="#gab2e6d4fb4cf60f277f48268c53c677dd">More...</a><br /></td></tr>
<tr class="separator:gab2e6d4fb4cf60f277f48268c53c677dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a290665547795718032a23c1460da30a3">CLKMAN_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99465d8fdc1184b94da9a60a27c5d0d7">PWRMAN_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae984e74c9d492f00ec9a796c32bc6390">FLC_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4">RTC2_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a110a68a26d4b52fd2c29ce640f2fbdd1">RTC3_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab434211675dd03d20e6e6a3c31d941cb">PMU_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92">AES_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0279ff77876e8bdb57627f7218fd74c8">MAA_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43a34bc2eef0b7b38cb5a664f9729044">WDT0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04ff8274576aaa302e0fbf3c0ca87b0e">WDT0_P_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a418358eff5b35a8f0ade182d379d7be2">WDT1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2f03575d188572ba7c5a9c510d810a2f">WDT1_P_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df">GPIO_P0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db">GPIO_P1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6624f982db6ead480a607d28756788af">GPIO_P2_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a835d251f08442a1faf3fe6a74f95be26">GPIO_P3_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5ac4df5e955851663c7eca08f3c010c5">GPIO_P4_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88692289c4dab7c528736c64f1bb6fcc">GPIO_P5_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9a79055f8d955bb0435c38b8e2d2f276">GPIO_P6_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2">TMR0_1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f">TMR1_1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84">TMR2_1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e">TMR3_1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468">TMR4_1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5">TMR5_1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358">UART3_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a72d320b89bf02d826cb36ee43ef564df">PT_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac4e764339ba3c999a9838729a8508765">I2CM0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf6f27788f1e075c7324475ac4fe0a41">I2CM1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2bacf078f6d9b8b0e8d600f04682ab18">I2CM2_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">I2CS_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2dcf5ff5da1d40f4caa3fbc42a941bf6">SPIM0_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad3ae478cfb10a4ce8f63719430a74f12">SPIM1_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12a278357d018fee28d132629570e3cc">SPIM2_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6090b24da6b08b40da3ef1db433a8836">SPIB_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83956de66cc8df873d095a30c8924c97">OWM_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa42973ea7d4fd89de7bf88dce4ac0a7c">AFE_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c5bb7d572a88857938b2a63d3582859">SPIS_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f8d63a38c101f290bcc82af356d3c94">GPIO_P7_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5e273a34eaac1a4ecc5881688fd2c88">GPIO_P8_IRQn</a>, 
<br />
&#160;&#160;<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1">MXC_IRQ_EXT_COUNT</a>
<br />
 }<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAX3263X Nested Interrupt Vector Table (NVIC).  <a href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab2e6d4fb4cf60f277f48268c53c677dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2e6d4fb4cf60f277f48268c53c677dd">&sect;&nbsp;</a></span>MXC_IRQ_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_IRQ_COUNT&#160;&#160;&#160;(<a class="el" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1">MXC_IRQ_EXT_COUNT</a> + 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga7e1129cd8a196f4284d41db3e82ad5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1129cd8a196f4284d41db3e82ad5c8">&sect;&nbsp;</a></span>IRQn_Type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NVIC Peripheral Entry numbers and Offsets are shown in the table below.</p>
<table class="doxtable">
<tr>
<th align="right">Entry </th><th align="right">Offset </th><th align="left">Peripheral  </th></tr>
<tr>
<td align="right">0x10 </td><td align="right">0x0040 </td><td align="left">CLKMAN </td></tr>
<tr>
<td align="right">0x11 </td><td align="right">0x0044 </td><td align="left">PWRMAN </td></tr>
<tr>
<td align="right">0x12 </td><td align="right">0x0048 </td><td align="left">Flash Controller </td></tr>
<tr>
<td align="right">0x13 </td><td align="right">0x004C </td><td align="left">RTC Counter match with Compare 0 </td></tr>
<tr>
<td align="right">0x14 </td><td align="right">0x0050 </td><td align="left">RTC Counter match with Compare 1 </td></tr>
<tr>
<td align="right">0x15 </td><td align="right">0x0054 </td><td align="left">RTC Prescaler interval compare match </td></tr>
<tr>
<td align="right">0x16 </td><td align="right">0x0058 </td><td align="left">RTC Overflow </td></tr>
<tr>
<td align="right">0x17 </td><td align="right">0x005C </td><td align="left">Peripheral Management Unit (PMU/DMA) </td></tr>
<tr>
<td align="right">0x18 </td><td align="right">0x0060 </td><td align="left">USB </td></tr>
<tr>
<td align="right">0x19 </td><td align="right">0x0064 </td><td align="left">AES </td></tr>
<tr>
<td align="right">0x1A </td><td align="right">0x0068 </td><td align="left">MAA </td></tr>
<tr>
<td align="right">0x1B </td><td align="right">0x006C </td><td align="left">Watchdog 0 timeout </td></tr>
<tr>
<td align="right">0x1C </td><td align="right">0x0070 </td><td align="left">Watchdog 0 pre-window (fed too early) </td></tr>
<tr>
<td align="right">0x1D </td><td align="right">0x0074 </td><td align="left">Watchdog 1 timeout </td></tr>
<tr>
<td align="right">0x1E </td><td align="right">0x0078 </td><td align="left">Watchdog 1 pre-window (fed too early) </td></tr>
<tr>
<td align="right">0x1F </td><td align="right">0x007C </td><td align="left">GPIO Port 0 </td></tr>
<tr>
<td align="right">0x20 </td><td align="right">0x0080 </td><td align="left">GPIO Port 1 </td></tr>
<tr>
<td align="right">0x21 </td><td align="right">0x0084 </td><td align="left">GPIO Port 2 </td></tr>
<tr>
<td align="right">0x22 </td><td align="right">0x0088 </td><td align="left">GPIO Port 3 </td></tr>
<tr>
<td align="right">0x23 </td><td align="right">0x008C </td><td align="left">GPIO Port 4 </td></tr>
<tr>
<td align="right">0x24 </td><td align="right">0x0090 </td><td align="left">GPIO Port 5 </td></tr>
<tr>
<td align="right">0x25 </td><td align="right">0x0094 </td><td align="left">GPIO Port 6 </td></tr>
<tr>
<td align="right">0x26 </td><td align="right">0x0098 </td><td align="left">Timer 0 (32-bit, 16-bit #0) </td></tr>
<tr>
<td align="right">0x27 </td><td align="right">0x009C </td><td align="left">Timer 0 (16-bit #1) </td></tr>
<tr>
<td align="right">0x28 </td><td align="right">0x00A0 </td><td align="left">Timer 1 (32-bit, 16-bit #0) </td></tr>
<tr>
<td align="right">0x29 </td><td align="right">0x00A4 </td><td align="left">Timer 1 (16-bit #1) </td></tr>
<tr>
<td align="right">0x2A </td><td align="right">0x00A8 </td><td align="left">Timer 2 (32-bit, 16-bit #0) </td></tr>
<tr>
<td align="right">0x2B </td><td align="right">0x00AC </td><td align="left">Timer 2 (16-bit #1) </td></tr>
<tr>
<td align="right">0x2C </td><td align="right">0x00B0 </td><td align="left">Timer 3 (32-bit, 16-bit #0) </td></tr>
<tr>
<td align="right">0x2D </td><td align="right">0x00B4 </td><td align="left">Timer 3 (16-bit #1) </td></tr>
<tr>
<td align="right">0x2E </td><td align="right">0x00B8 </td><td align="left">Timer 4 (32-bit, 16-bit #0) </td></tr>
<tr>
<td align="right">0x2F </td><td align="right">0x00BC </td><td align="left">Timer 4 (16-bit #1) </td></tr>
<tr>
<td align="right">0x30 </td><td align="right">0x00C0 </td><td align="left">Timer 5 (32-bit, 16-bit #0) </td></tr>
<tr>
<td align="right">0x31 </td><td align="right">0x00C4 </td><td align="left">Timer 5 (16-bit #1) </td></tr>
<tr>
<td align="right">0x32 </td><td align="right">0x00C8 </td><td align="left">UART 0 </td></tr>
<tr>
<td align="right">0x33 </td><td align="right">0x00CC </td><td align="left">UART 1 </td></tr>
<tr>
<td align="right">0x34 </td><td align="right">0x00D0 </td><td align="left">UART 2 </td></tr>
<tr>
<td align="right">0x35 </td><td align="right">0x00D4 </td><td align="left">UART 3 </td></tr>
<tr>
<td align="right">0x36 </td><td align="right">0x00D8 </td><td align="left">Pulse Trains </td></tr>
<tr>
<td align="right">0x37 </td><td align="right">0x00DC </td><td align="left">I2C Master 0 </td></tr>
<tr>
<td align="right">0x38 </td><td align="right">0x00E0 </td><td align="left">I2C Master 1 </td></tr>
<tr>
<td align="right">0x39 </td><td align="right">0x00E4 </td><td align="left">I2C Master 2 </td></tr>
<tr>
<td align="right">0x3A </td><td align="right">0x00E8 </td><td align="left">I2C Slave </td></tr>
<tr>
<td align="right">0x3B </td><td align="right">0x00EC </td><td align="left">SPI Master 0 </td></tr>
<tr>
<td align="right">0x3C </td><td align="right">0x00F0 </td><td align="left">SPI Master 1 </td></tr>
<tr>
<td align="right">0x3D </td><td align="right">0x00F4 </td><td align="left">SPI Master 2 </td></tr>
<tr>
<td align="right">0x3E </td><td align="right">0x00F8 </td><td align="left">SPI Bridge </td></tr>
<tr>
<td align="right">0x3F </td><td align="right">0x00FC </td><td align="left">1-Wire Master </td></tr>
<tr>
<td align="right">0x40 </td><td align="right">0x0100 </td><td align="left">ADC </td></tr>
<tr>
<td align="right">0x41 </td><td align="right">0x0104 </td><td align="left">SPI Slave </td></tr>
<tr>
<td align="right">0x42 </td><td align="right">0x0108 </td><td align="left">GPIO Port 7 </td></tr>
<tr>
<td align="right">0x43 </td><td align="right">0x010C </td><td align="left">GPIO Port 8 </td></tr>
</table>
<p>Enumeration type of all MAX3263X NVIC entries. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"></a>NonMaskableInt_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : Non-maskable IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"></a>HardFault_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : Hard Fault IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"></a>MemoryManagement_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : Memory Management IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"></a>BusFault_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : Bus Fault IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"></a>UsageFault_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : Usage Fault IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"></a>SVCall_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : SVCall IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"></a>DebugMonitor_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : Debug Monitor IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"></a>PendSV_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : PendSV IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"></a>SysTick_IRQn&#160;</td><td class="fielddoc"><p>ARM Core : SysTick IRQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a290665547795718032a23c1460da30a3"></a>CLKMAN_IRQn&#160;</td><td class="fielddoc"><p>CLKMAN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a99465d8fdc1184b94da9a60a27c5d0d7"></a>PWRMAN_IRQn&#160;</td><td class="fielddoc"><p>PWRMAN. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ae984e74c9d492f00ec9a796c32bc6390"></a>FLC_IRQn&#160;</td><td class="fielddoc"><p>Flash Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de"></a>RTC0_IRQn&#160;</td><td class="fielddoc"><p>RTC Counter match with Compare 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5"></a>RTC1_IRQn&#160;</td><td class="fielddoc"><p>RTC Counter match with Compare 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4"></a>RTC2_IRQn&#160;</td><td class="fielddoc"><p>RTC Prescaler interval compare match. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a110a68a26d4b52fd2c29ce640f2fbdd1"></a>RTC3_IRQn&#160;</td><td class="fielddoc"><p>RTC Overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ab434211675dd03d20e6e6a3c31d941cb"></a>PMU_IRQn&#160;</td><td class="fielddoc"><p>Peripheral Management Unit (PMU/DMA) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692"></a>USB_IRQn&#160;</td><td class="fielddoc"><p>USB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a847dc5472a69022647730f0193930e92"></a>AES_IRQn&#160;</td><td class="fielddoc"><p>AES. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a0279ff77876e8bdb57627f7218fd74c8"></a>MAA_IRQn&#160;</td><td class="fielddoc"><p>MAA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a43a34bc2eef0b7b38cb5a664f9729044"></a>WDT0_IRQn&#160;</td><td class="fielddoc"><p>Watchdog 0 timeout. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a04ff8274576aaa302e0fbf3c0ca87b0e"></a>WDT0_P_IRQn&#160;</td><td class="fielddoc"><p>Watchdog 0 pre-window (fed too early) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a418358eff5b35a8f0ade182d379d7be2"></a>WDT1_IRQn&#160;</td><td class="fielddoc"><p>Watchdog 1 timeout. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2f03575d188572ba7c5a9c510d810a2f"></a>WDT1_P_IRQn&#160;</td><td class="fielddoc"><p>Watchdog 1 pre-window (fed too early) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a65468141f3ed46e3afa6f85e0fb700df"></a>GPIO_P0_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a776e8d1a478f68f21056199503f166db"></a>GPIO_P1_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a6624f982db6ead480a607d28756788af"></a>GPIO_P2_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a835d251f08442a1faf3fe6a74f95be26"></a>GPIO_P3_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a5ac4df5e955851663c7eca08f3c010c5"></a>GPIO_P4_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a88692289c4dab7c528736c64f1bb6fcc"></a>GPIO_P5_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a9a79055f8d955bb0435c38b8e2d2f276"></a>GPIO_P6_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5"></a>TMR0_0_IRQn&#160;</td><td class="fielddoc"><p>Timer 0 (32-bit, 16-bit #0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2"></a>TMR0_1_IRQn&#160;</td><td class="fielddoc"><p>Timer 0 (16-bit #1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627"></a>TMR1_0_IRQn&#160;</td><td class="fielddoc"><p>Timer 1 (32-bit, 16-bit #0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f"></a>TMR1_1_IRQn&#160;</td><td class="fielddoc"><p>Timer 1 (16-bit #1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d"></a>TMR2_0_IRQn&#160;</td><td class="fielddoc"><p>Timer 2 (32-bit, 16-bit #0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84"></a>TMR2_1_IRQn&#160;</td><td class="fielddoc"><p>Timer 2 (16-bit #1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2"></a>TMR3_0_IRQn&#160;</td><td class="fielddoc"><p>Timer 3 (32-bit, 16-bit #0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e"></a>TMR3_1_IRQn&#160;</td><td class="fielddoc"><p>Timer 3 (16-bit #1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf"></a>TMR4_0_IRQn&#160;</td><td class="fielddoc"><p>Timer 4 (32-bit, 16-bit #0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468"></a>TMR4_1_IRQn&#160;</td><td class="fielddoc"><p>Timer 4 (16-bit #1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a"></a>TMR5_0_IRQn&#160;</td><td class="fielddoc"><p>Timer 5 (32-bit, 16-bit #0) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5"></a>TMR5_1_IRQn&#160;</td><td class="fielddoc"><p>Timer 5 (16-bit #1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74"></a>UART0_IRQn&#160;</td><td class="fielddoc"><p>UART 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4"></a>UART1_IRQn&#160;</td><td class="fielddoc"><p>UART 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5"></a>UART2_IRQn&#160;</td><td class="fielddoc"><p>UART 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a11614a227a56dc01859bf803013e6358"></a>UART3_IRQn&#160;</td><td class="fielddoc"><p>UART 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a72d320b89bf02d826cb36ee43ef564df"></a>PT_IRQn&#160;</td><td class="fielddoc"><p>Pulse Trains. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ac4e764339ba3c999a9838729a8508765"></a>I2CM0_IRQn&#160;</td><td class="fielddoc"><p>I2C Master 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aaf6f27788f1e075c7324475ac4fe0a41"></a>I2CM1_IRQn&#160;</td><td class="fielddoc"><p>I2C Master 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2bacf078f6d9b8b0e8d600f04682ab18"></a>I2CM2_IRQn&#160;</td><td class="fielddoc"><p>I2C Master 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17"></a>I2CS_IRQn&#160;</td><td class="fielddoc"><p>I2C Slave. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2dcf5ff5da1d40f4caa3fbc42a941bf6"></a>SPIM0_IRQn&#160;</td><td class="fielddoc"><p>SPI Master 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ad3ae478cfb10a4ce8f63719430a74f12"></a>SPIM1_IRQn&#160;</td><td class="fielddoc"><p>SPI Master 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a12a278357d018fee28d132629570e3cc"></a>SPIM2_IRQn&#160;</td><td class="fielddoc"><p>SPI Master 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a6090b24da6b08b40da3ef1db433a8836"></a>SPIB_IRQn&#160;</td><td class="fielddoc"><p>SPI Bridge. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a83956de66cc8df873d095a30c8924c97"></a>OWM_IRQn&#160;</td><td class="fielddoc"><p>1-Wire Master </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aa42973ea7d4fd89de7bf88dce4ac0a7c"></a>AFE_IRQn&#160;</td><td class="fielddoc"><p>ADC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2c5bb7d572a88857938b2a63d3582859"></a>SPIS_IRQn&#160;</td><td class="fielddoc"><p>SPI Slave. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a4f8d63a38c101f290bcc82af356d3c94"></a>GPIO_P7_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ae5e273a34eaac1a4ecc5881688fd2c88"></a>GPIO_P8_IRQn&#160;</td><td class="fielddoc"><p>GPIO Port 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8adab73fca10dd3dd56f6bc22682782bf1"></a>MXC_IRQ_EXT_COUNT&#160;</td><td class="fielddoc"><p>Total number of non-core IRQ vectors. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
