module partsel_00144(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [3:29] x4;
  wire [26:0] x5;
  wire signed [4:27] x6;
  wire signed [24:6] x7;
  wire [29:2] x8;
  wire signed [30:1] x9;
  wire [28:0] x10;
  wire signed [0:26] x11;
  wire [1:25] x12;
  wire [31:7] x13;
  wire signed [7:26] x14;
  wire [1:31] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [31:4] p0 = 221665101;
  localparam signed [30:7] p1 = 931669130;
  localparam signed [30:6] p2 = 249288554;
  localparam signed [4:30] p3 = 860241615;
  assign x4 = p1;
  assign x5 = p0;
  assign x6 = x5;
  assign x7 = x4[31 + s3 -: 8];
  assign x8 = {2{x0}};
  assign x9 = (ctrl[1] && ctrl[3] || !ctrl[2] ? p2 : p2);
  assign x10 = (ctrl[3] || !ctrl[0] && !ctrl[0] ? (x5[9 +: 2] + {x0, x8}) : p0[16]);
  assign x11 = {p2, (x9 & x1[5 + s3 +: 6])};
  assign x12 = (((p0 | (!ctrl[2] && !ctrl[1] && ctrl[3] ? x6[8] : p2)) + ({p2[15 + s0], {p0[20], (p1[15] + x11)}} & x5[23])) ^ x8[20 -: 2]);
  assign x13 = p0[12 -: 4];
  assign x14 = p0[13 +: 3];
  assign x15 = x10[2 + s3 +: 7];
  assign y0 = {2{{2{(x12[16] | {2{p2[20 + s1 -: 1]}})}}}};
  assign y1 = x6;
  assign y2 = x9[8 +: 2];
  assign y3 = {(({p2, (p3[17 +: 2] - p1[1 + s2 -: 4])} + (p2[11] & (x3[8 +: 4] ^ (p3 + p2[13 +: 2])))) ^ (x2[10] | (ctrl[0] || ctrl[3] && ctrl[3] ? (p1[18 + s3 +: 7] | (p3[14 + s2 +: 5] ^ x12[15 -: 1])) : ((x7[10 + s0] - x8[21 + s1 -: 2]) - p3[8 + s0])))), x10};
endmodule
