# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do SLC3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:59:58 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:59:58 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:59:58 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:59:58 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/SLC3_2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:59:58 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:59:59 on Feb 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:59:59 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:59:59 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:59:59 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:00:00 on Feb 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/MUX16_4to1.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:00 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/MUX16_4to1.sv 
# -- Compiling module MUX16_4to1
# 
# Top level modules:
# 	MUX16_4to1
# End time: 19:00:00 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/MUX16_2to1.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:00 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/MUX16_2to1.sv 
# -- Compiling module MUX16_2to1
# 
# Top level modules:
# 	MUX16_2to1
# End time: 19:00:00 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/Incrementer.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:00 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/Incrementer.sv 
# -- Compiling module Incrementer
# 
# Top level modules:
# 	Incrementer
# End time: 19:00:01 on Feb 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/Reg16.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:01 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/Reg16.sv 
# -- Compiling module Reg16
# 
# Top level modules:
# 	Reg16
# End time: 19:00:01 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/MUX16_BUS.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:01 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/MUX16_BUS.sv 
# -- Compiling module MUX16_BUS
# ** Warning: C:/ece385/SLC3/MUX16_BUS.sv(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	MUX16_BUS
# End time: 19:00:01 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/test_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:01 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/test_memory.sv 
# -- Compiling package SLC3_2
# -- Compiling package test_memory_sv_unit
# -- Importing package SLC3_2
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:00:02 on Feb 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:02 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:00:02 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/top_level.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:02 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 19:00:03 on Feb 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:03 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:00:03 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ece385/SLC3 {C:/ece385/SLC3/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:00:03 on Feb 28,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385/SLC3" C:/ece385/SLC3/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:00:03 on Feb 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "SLC3_run_msim_rtl_verilog.do" 
# Start time: 19:00:04 on Feb 28,2017
# Loading sv_std.std
# Loading work.testbench
# Loading work.top_level
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.MUX16_BUS
# Loading work.Reg16
# Loading work.MUX16_4to1
# Loading work.MUX16_2to1
# Loading work.Incrementer
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# ** Warning: (vsim-3015) C:/ece385/SLC3/datapath.sv(17): [PCDPC] - Port size (16) does not match connection size (32) for port 'MARMUX_bus'. The port definition is at: C:/ece385/SLC3/MUX16_BUS.sv(1).
# 
#         Region: /testbench/processor0/processor1/d0/BUS_MUX
# ** Warning: (vsim-3015) C:/ece385/SLC3/datapath.sv(17): [PCDPC] - Port size (16) does not match connection size (32) for port 'ALU_bus'. The port definition is at: C:/ece385/SLC3/MUX16_BUS.sv(1).
# 
#         Region: /testbench/processor0/processor1/d0/BUS_MUX
# ** Warning: (vsim-3015) C:/ece385/SLC3/datapath.sv(54): [PCDPC] - Port size (16) does not match connection size (32) for port 'IN01'. The port definition is at: C:/ece385/SLC3/MUX16_4to1.sv(1).
# 
#         Region: /testbench/processor0/processor1/d0/MUXPC
# ** Warning: (vsim-3015) C:/ece385/SLC3/datapath.sv(54): [PCDPC] - Port size (16) does not match connection size (32) for port 'IN10'. The port definition is at: C:/ece385/SLC3/MUX16_4to1.sv(1).
# 
#         Region: /testbench/processor0/processor1/d0/MUXPC
# ** Warning: (vsim-3015) C:/ece385/SLC3/datapath.sv(54): [PCDPC] - Port size (16) does not match connection size (32) for port 'IN11'. The port definition is at: C:/ece385/SLC3/MUX16_4to1.sv(1).
# 
#         Region: /testbench/processor0/processor1/d0/MUXPC
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
radix h
# hexadecimal
# End time: 19:03:55 on Feb 28,2017, Elapsed time: 0:03:51
# Errors: 0, Warnings: 5
