v 20130925 2
C 16300 49400 1 0 0 vdd-1.sym
C 16400 48100 1 0 0 gnd-1.sym
N 15100 46600 17500 46600 4
N 15100 46600 15100 49300 4
C 17200 48200 1 0 0 gnd-1.sym
C 18100 47500 1 0 0 vdd-1.sym
N 15100 49300 15900 49300 4
C 14100 49000 1 0 0 in-1.sym
{
T 14100 49300 5 10 0 0 0 0 1
device=INPUT
T 13900 49050 5 10 1 1 0 0 1
refdes=A#
}
C 16900 49700 1 270 0 in-1.sym
{
T 17200 49700 5 10 0 0 270 0 1
device=INPUT
T 16900 49650 5 10 1 1 0 0 1
refdes=C
}
C 14000 46000 1 0 0 in-1.sym
{
T 14000 46300 5 10 0 0 0 0 1
device=INPUT
T 14100 45900 5 10 1 1 0 0 1
refdes=GND
}
C 18900 47400 1 0 1 in-1.sym
{
T 18900 47700 5 10 0 0 0 6 1
device=INPUT
T 18900 47500 5 10 1 1 0 1 1
refdes=Vdd
}
C 17800 48900 1 0 0 out-1.sym
{
T 17800 49200 5 10 0 0 0 0 1
device=OUTPUT
T 18400 49000 5 10 1 1 0 1 1
refdes=Q#
}
C 18700 46900 1 0 0 out-1.sym
{
T 18700 47200 5 10 0 0 0 0 1
device=OUTPUT
T 19100 47200 5 10 1 1 180 0 1
refdes=Co
}
N 14700 49100 15900 49100 4
N 17600 48800 17600 46800 4
N 17600 46800 17900 46800 4
C 13700 46600 1 0 0 in-1.sym
{
T 13700 46900 5 10 0 0 0 0 1
device=INPUT
T 13500 46650 5 10 1 1 0 0 1
refdes=B#
}
C 13700 46400 1 0 0 in-1.sym
{
T 13700 46700 5 10 0 0 0 0 1
device=INPUT
T 13500 46450 5 10 1 1 0 0 1
refdes=N
}
C 15400 48500 1 0 0 vdd-1.sym
C 14400 47100 1 0 0 vdd-1.sym
C 14500 45800 1 0 0 gnd-1.sym
C 15500 47200 1 0 0 gnd-1.sym
C 14100 48800 1 0 0 in-1.sym
{
T 14100 49100 5 10 0 0 0 0 1
device=INPUT
T 13800 48850 5 10 1 1 0 0 1
refdes=OR
}
C 14100 47700 1 0 0 in-1.sym
{
T 14100 48000 5 10 0 0 0 0 1
device=INPUT
T 14250 47850 5 10 1 1 0 0 1
refdes=AND#
}
N 14700 48900 15900 48900 4
N 14700 47800 15300 47800 4
C 19100 46000 1 0 1 2n7002.sym
{
T 19200 46400 5 10 1 1 0 6 1
refdes=M1
T 19000 46800 5 10 0 1 0 6 1
value=2N7002P
T 18600 46600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 17600 46600 5 10 0 1 0 6 1
device=NMOS
}
C 18200 45800 1 0 0 gnd-1.sym
C 19700 46200 1 0 1 in-1.sym
{
T 19700 46500 5 10 0 0 0 6 1
device=INPUT
T 19600 46150 5 10 1 1 0 6 1
refdes=CR
}
C 17300 46200 1 0 0 in-1.sym
{
T 17300 46500 5 10 0 0 0 0 1
device=INPUT
T 17400 46150 5 10 1 1 0 0 1
refdes=CS#
}
N 15200 47100 17700 47100 4
C 17900 46000 1 0 0 2n7002.sym
{
T 17800 46400 5 10 1 1 0 0 1
refdes=M2
T 18000 46800 5 10 0 1 0 0 1
value=2N7002P
T 18400 46600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 19400 46600 5 10 0 1 0 0 1
device=NMOS
}
N 17500 47300 17500 46600 4
C 15900 48400 1 0 0 nand1or3.sym
{
T 16550 48850 5 10 1 1 0 0 1
refdes=X
}
C 15300 47500 1 0 0 nand3.sym
{
T 15600 47950 5 10 1 1 0 0 1
refdes=D
}
N 15200 49100 15200 47100 4
N 15200 48000 15300 48000 4
N 15100 48200 15300 48200 4
N 16100 48000 16100 48700 4
N 16100 48700 16400 48700 4
C 17700 46500 1 0 0 nor1and.sym
{
T 18250 46950 5 10 1 1 0 0 1
refdes=P
}
N 17500 47300 17700 47300 4
N 18700 46100 18300 46100 4
N 18700 46500 18700 47000 4
C 14300 46100 1 0 0 xor.sym
{
T 14500 46700 5 10 1 1 0 0 1
refdes=S
}
C 17000 48500 1 0 0 xor.sym
{
T 17200 49100 5 10 1 1 0 0 1
refdes=E
}
C 17100 49500 1 0 0 vdd-1.sym
