Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.195,0.586
"Bus Turnaround Time (Slow 900mV 85C Model)",5.444,--
"Core (Slow 900mV 85C Model)",0.314,-0.028
"Core Recovery/Removal (Slow 900mV 85C Model)",0.399,0.526
"Read Capture (Slow 900mV 85C Model)",0.15,0.102
"Read Resync (Slow 900mV 85C Model)",2.777,5.34
"Write (Slow 900mV 85C Model)",-0.084,-0.084
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.181,0.643
"Bus Turnaround Time (Slow 900mV 0C Model)",5.47,--
"Core (Slow 900mV 0C Model)",0.481,0.033
"Core Recovery/Removal (Slow 900mV 0C Model)",0.697,0.505
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.817,5.37
"Write (Slow 900mV 0C Model)",-0.053,-0.053
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.136,0.827
"Bus Turnaround Time (Fast 900mV 0C Model)",5.514,--
"Core (Fast 900mV 0C Model)",0.662,0.144
"Core Recovery/Removal (Fast 900mV 0C Model)",2.352,0.274
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.315,5.81
"Write (Fast 900mV 0C Model)",-0.07,-0.07
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
