#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f4f0b0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0000000000fbc5c0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0000000000fbc5f8 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_00000000013c9940 .functor BUFZ 8, L_000000000142e190, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000013c9da0 .functor BUFZ 8, L_000000000142d650, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000013c4550_0 .net *"_s0", 7 0, L_000000000142e190;  1 drivers
v00000000013c4e10_0 .net *"_s10", 7 0, L_000000000142e690;  1 drivers
L_0000000001436aa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013c4730_0 .net *"_s13", 1 0, L_0000000001436aa0;  1 drivers
v00000000013c3790_0 .net *"_s2", 7 0, L_000000000142dab0;  1 drivers
L_0000000001436a58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013c3ab0_0 .net *"_s5", 1 0, L_0000000001436a58;  1 drivers
v00000000013c33d0_0 .net *"_s8", 7 0, L_000000000142d650;  1 drivers
o00000000013ce3a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000000013c47d0_0 .net "addr_a", 5 0, o00000000013ce3a8;  0 drivers
o00000000013ce3d8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000000013c4370_0 .net "addr_b", 5 0, o00000000013ce3d8;  0 drivers
o00000000013ce408 .functor BUFZ 1, C4<z>; HiZ drive
v00000000013c3dd0_0 .net "clk", 0 0, o00000000013ce408;  0 drivers
o00000000013ce438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000013c3510_0 .net "din_a", 7 0, o00000000013ce438;  0 drivers
v00000000013c3970_0 .net "dout_a", 7 0, L_00000000013c9940;  1 drivers
v00000000013c4a50_0 .net "dout_b", 7 0, L_00000000013c9da0;  1 drivers
v00000000013c3830_0 .var "q_addr_a", 5 0;
v00000000013c3b50_0 .var "q_addr_b", 5 0;
v00000000013c3fb0 .array "ram", 0 63, 7 0;
o00000000013ce528 .functor BUFZ 1, C4<z>; HiZ drive
v00000000013c4190_0 .net "we", 0 0, o00000000013ce528;  0 drivers
E_00000000013aa0e0 .event posedge, v00000000013c3dd0_0;
L_000000000142e190 .array/port v00000000013c3fb0, L_000000000142dab0;
L_000000000142dab0 .concat [ 6 2 0 0], v00000000013c3830_0, L_0000000001436a58;
L_000000000142d650 .array/port v00000000013c3fb0, L_000000000142e690;
L_000000000142e690 .concat [ 6 2 0 0], v00000000013c3b50_0, L_0000000001436aa0;
S_0000000000f66f00 .scope module, "testbench" "testbench" 3 7;
 .timescale -9 -12;
v000000000142e910_0 .var "clk", 0 0;
v000000000142dfb0_0 .var "rst", 0 0;
S_0000000000f67090 .scope module, "top" "riscv_top" 3 12, 4 8 0, S_0000000000f66f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0000000000f67220 .param/l "RAM_ADDR_WIDTH" 1 4 22, +C4<00000000000000000000000000010001>;
P_0000000000f67258 .param/l "SIM" 0 4 10, +C4<00000000000000000000000000000001>;
P_0000000000f67290 .param/l "SYS_CLK_FREQ" 1 4 20, +C4<00000101111101011110000100000000>;
P_0000000000f672c8 .param/l "UART_BAUD_RATE" 1 4 21, +C4<00000000000000011100001000000000>;
L_00000000013c92b0 .functor BUFZ 1, v000000000142e910_0, C4<0>, C4<0>, C4<0>;
L_00000000013c9400 .functor NOT 1, L_0000000001493ee0, C4<0>, C4<0>, C4<0>;
L_00000000013c9fd0 .functor OR 1, v000000000142ddd0_0, v000000000142a720_0, C4<0>, C4<0>;
L_0000000000f7ba00 .functor BUFZ 1, L_0000000001493ee0, C4<0>, C4<0>, C4<0>;
L_0000000000f7ba70 .functor BUFZ 8, L_0000000001494b60, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000014374c0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0000000000f7bca0 .functor AND 32, L_0000000001493440, L_00000000014374c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000000000f7b060 .functor BUFZ 1, L_0000000001493b20, C4<0>, C4<0>, C4<0>;
L_0000000000f7ae30 .functor BUFZ 8, L_000000000142d3d0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000142b990_0 .net "EXCLK", 0 0, v000000000142e910_0;  1 drivers
o00000000013cf968 .functor BUFZ 1, C4<z>; HiZ drive
v000000000142cbb0_0 .net "Rx", 0 0, o00000000013cf968;  0 drivers
v000000000142c750_0 .net "Tx", 0 0, L_00000000013c9a20;  1 drivers
L_0000000001436c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000142bad0_0 .net/2u *"_s10", 0 0, L_0000000001436c08;  1 drivers
L_0000000001436c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000142c890_0 .net/2u *"_s12", 0 0, L_0000000001436c50;  1 drivers
v000000000142aa90_0 .net *"_s23", 1 0, L_0000000001492e00;  1 drivers
L_00000000014373a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000000000142bc10_0 .net/2u *"_s24", 1 0, L_00000000014373a0;  1 drivers
v000000000142ba30_0 .net *"_s26", 0 0, L_0000000001492ea0;  1 drivers
L_00000000014373e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000142abd0_0 .net/2u *"_s28", 0 0, L_00000000014373e8;  1 drivers
L_0000000001437430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000142b3f0_0 .net/2u *"_s30", 0 0, L_0000000001437430;  1 drivers
v000000000142ccf0_0 .net *"_s38", 31 0, L_0000000001493440;  1 drivers
L_0000000001437478 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000142b670_0 .net *"_s41", 30 0, L_0000000001437478;  1 drivers
v000000000142b530_0 .net/2u *"_s42", 31 0, L_00000000014374c0;  1 drivers
v000000000142bb70_0 .net *"_s44", 31 0, L_0000000000f7bca0;  1 drivers
v000000000142ab30_0 .net *"_s5", 1 0, L_000000000142e870;  1 drivers
L_0000000001437508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000142cd90_0 .net/2u *"_s50", 0 0, L_0000000001437508;  1 drivers
L_0000000001437550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000142adb0_0 .net/2u *"_s52", 0 0, L_0000000001437550;  1 drivers
v000000000142c4d0_0 .net *"_s56", 31 0, L_0000000001493e40;  1 drivers
L_0000000001437598 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000142b5d0_0 .net *"_s59", 14 0, L_0000000001437598;  1 drivers
L_0000000001436bc0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000000000142b170_0 .net/2u *"_s6", 1 0, L_0000000001436bc0;  1 drivers
v000000000142d1f0_0 .net *"_s8", 0 0, L_000000000142d330;  1 drivers
v000000000142b710_0 .net "btnC", 0 0, v000000000142dfb0_0;  1 drivers
v000000000142ca70_0 .net "clk", 0 0, L_00000000013c92b0;  1 drivers
o00000000013ce6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000142ce30_0 .net "cpu_dbgreg_dout", 31 0, o00000000013ce6d8;  0 drivers
o00000000013ce738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000142bd50_0 .net "cpu_ram_a", 31 0, o00000000013ce738;  0 drivers
v000000000142b7b0_0 .net "cpu_ram_din", 7 0, L_0000000001492fe0;  1 drivers
o00000000013ce798 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000142c610_0 .net "cpu_ram_dout", 7 0, o00000000013ce798;  0 drivers
o00000000013ce7c8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000142bfd0_0 .net "cpu_ram_wr", 0 0, o00000000013ce7c8;  0 drivers
v000000000142ced0_0 .net "cpu_rdy", 0 0, L_0000000001494ac0;  1 drivers
v000000000142b850_0 .net "cpumc_a", 31 0, L_0000000001495240;  1 drivers
v000000000142b030_0 .net "cpumc_din", 7 0, L_0000000001494b60;  1 drivers
v000000000142c7f0_0 .net "cpumc_wr", 0 0, L_0000000001493ee0;  1 drivers
v000000000142cb10_0 .net "hci_active", 0 0, L_0000000001493b20;  1 drivers
v000000000142c070_0 .net "hci_active_out", 0 0, L_0000000001493940;  1 drivers
v000000000142ae50_0 .net "hci_io_din", 7 0, L_0000000000f7ba70;  1 drivers
v000000000142c430_0 .net "hci_io_dout", 7 0, v000000000142a0e0_0;  1 drivers
v000000000142c110_0 .net "hci_io_en", 0 0, L_0000000001493760;  1 drivers
v000000000142aef0_0 .net "hci_io_full", 0 0, L_00000000013ca040;  1 drivers
v000000000142c570_0 .net "hci_io_sel", 2 0, L_00000000014939e0;  1 drivers
v000000000142b8f0_0 .net "hci_io_wr", 0 0, L_0000000000f7ba00;  1 drivers
v000000000142c2f0_0 .net "hci_ram_a", 16 0, v0000000001429a00_0;  1 drivers
v000000000142bdf0_0 .net "hci_ram_din", 7 0, L_0000000000f7ae30;  1 drivers
v000000000142be90_0 .net "hci_ram_dout", 7 0, L_0000000000f7b990;  1 drivers
v000000000142c390_0 .net "hci_ram_wr", 0 0, v0000000001429640_0;  1 drivers
v000000000142cc50_0 .net "led", 0 0, L_0000000000f7b060;  1 drivers
v000000000142b210_0 .net "program_finish", 0 0, v000000000142a720_0;  1 drivers
v000000000142bf30_0 .var "q_hci_io_en", 0 0;
v000000000142cf70_0 .net "ram_a", 16 0, L_000000000142e730;  1 drivers
v000000000142d0b0_0 .net "ram_dout", 7 0, L_000000000142d3d0;  1 drivers
v000000000142d6f0_0 .net "ram_en", 0 0, L_000000000142e050;  1 drivers
v000000000142ddd0_0 .var "rst", 0 0;
v000000000142e5f0_0 .var "rst_delay", 0 0;
E_00000000013a9b60 .event posedge, v000000000142b710_0, v00000000013c4910_0;
L_000000000142e870 .part L_0000000001495240, 16, 2;
L_000000000142d330 .cmp/eq 2, L_000000000142e870, L_0000000001436bc0;
L_000000000142e050 .functor MUXZ 1, L_0000000001436c50, L_0000000001436c08, L_000000000142d330, C4<>;
L_000000000142e730 .part L_0000000001495240, 0, 17;
L_00000000014939e0 .part L_0000000001495240, 0, 3;
L_0000000001492e00 .part L_0000000001495240, 16, 2;
L_0000000001492ea0 .cmp/eq 2, L_0000000001492e00, L_00000000014373a0;
L_0000000001493760 .functor MUXZ 1, L_0000000001437430, L_00000000014373e8, L_0000000001492ea0, C4<>;
L_0000000001493440 .concat [ 1 31 0 0], L_0000000001493940, L_0000000001437478;
L_0000000001493b20 .part L_0000000000f7bca0, 0, 1;
L_0000000001494ac0 .functor MUXZ 1, L_0000000001437550, L_0000000001437508, L_0000000001493b20, C4<>;
L_0000000001493e40 .concat [ 17 15 0 0], v0000000001429a00_0, L_0000000001437598;
L_0000000001495240 .functor MUXZ 32, o00000000013ce738, L_0000000001493e40, L_0000000001493b20, C4<>;
L_0000000001493ee0 .functor MUXZ 1, o00000000013ce7c8, v0000000001429640_0, L_0000000001493b20, C4<>;
L_0000000001494b60 .functor MUXZ 8, o00000000013ce798, L_0000000000f7b990, L_0000000001493b20, C4<>;
L_0000000001492fe0 .functor MUXZ 8, L_000000000142d3d0, v000000000142a0e0_0, v000000000142bf30_0, C4<>;
S_0000000000f78520 .scope module, "cpu0" "cpu" 4 104, 5 4 0, S_0000000000f67090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
v00000000013c4910_0 .net "clk_in", 0 0, L_00000000013c92b0;  alias, 1 drivers
v00000000013c49b0_0 .net "dbgreg_dout", 31 0, o00000000013ce6d8;  alias, 0 drivers
v00000000013c5090_0 .net "io_buffer_full", 0 0, L_00000000013ca040;  alias, 1 drivers
v00000000013c4b90_0 .net "mem_a", 31 0, o00000000013ce738;  alias, 0 drivers
v00000000013c4c30_0 .net "mem_din", 7 0, L_0000000001492fe0;  alias, 1 drivers
v00000000013c4cd0_0 .net "mem_dout", 7 0, o00000000013ce798;  alias, 0 drivers
v00000000013c4050_0 .net "mem_wr", 0 0, o00000000013ce7c8;  alias, 0 drivers
v00000000013c3290_0 .net "rdy_in", 0 0, L_0000000001494ac0;  alias, 1 drivers
v00000000013c35b0_0 .net "rst_in", 0 0, L_00000000013c9fd0;  1 drivers
E_00000000013a9ee0 .event posedge, v00000000013c4910_0;
S_0000000000f786b0 .scope module, "hci0" "hci" 4 121, 6 36 0, S_0000000000f67090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_000000000141e310 .param/l "BAUD_RATE" 0 6 40, +C4<00000000000000011100001000000000>;
P_000000000141e348 .param/l "DBG_UART_PARITY_ERR" 1 6 78, +C4<00000000000000000000000000000000>;
P_000000000141e380 .param/l "DBG_UNKNOWN_OPCODE" 1 6 79, +C4<00000000000000000000000000000001>;
P_000000000141e3b8 .param/l "IO_IN_BUF_WIDTH" 1 6 117, +C4<00000000000000000000000000001010>;
P_000000000141e3f0 .param/l "OP_CPU_REG_RD" 1 6 66, C4<00000001>;
P_000000000141e428 .param/l "OP_CPU_REG_WR" 1 6 67, C4<00000010>;
P_000000000141e460 .param/l "OP_DBG_BRK" 1 6 68, C4<00000011>;
P_000000000141e498 .param/l "OP_DBG_RUN" 1 6 69, C4<00000100>;
P_000000000141e4d0 .param/l "OP_DISABLE" 1 6 75, C4<00001011>;
P_000000000141e508 .param/l "OP_ECHO" 1 6 65, C4<00000000>;
P_000000000141e540 .param/l "OP_IO_IN" 1 6 70, C4<00000101>;
P_000000000141e578 .param/l "OP_MEM_RD" 1 6 73, C4<00001001>;
P_000000000141e5b0 .param/l "OP_MEM_WR" 1 6 74, C4<00001010>;
P_000000000141e5e8 .param/l "OP_QUERY_DBG_BRK" 1 6 71, C4<00000111>;
P_000000000141e620 .param/l "OP_QUERY_ERR_CODE" 1 6 72, C4<00001000>;
P_000000000141e658 .param/l "RAM_ADDR_WIDTH" 0 6 39, +C4<00000000000000000000000000010001>;
P_000000000141e690 .param/l "SYS_CLK_FREQ" 0 6 38, +C4<00000101111101011110000100000000>;
P_000000000141e6c8 .param/l "S_CPU_REG_RD_STG0" 1 6 88, C4<00110>;
P_000000000141e700 .param/l "S_CPU_REG_RD_STG1" 1 6 89, C4<00111>;
P_000000000141e738 .param/l "S_DECODE" 1 6 83, C4<00001>;
P_000000000141e770 .param/l "S_DISABLE" 1 6 95, C4<10000>;
P_000000000141e7a8 .param/l "S_DISABLED" 1 6 82, C4<00000>;
P_000000000141e7e0 .param/l "S_ECHO_STG_0" 1 6 84, C4<00010>;
P_000000000141e818 .param/l "S_ECHO_STG_1" 1 6 85, C4<00011>;
P_000000000141e850 .param/l "S_IO_IN_STG_0" 1 6 86, C4<00100>;
P_000000000141e888 .param/l "S_IO_IN_STG_1" 1 6 87, C4<00101>;
P_000000000141e8c0 .param/l "S_MEM_RD_STG_0" 1 6 91, C4<01001>;
P_000000000141e8f8 .param/l "S_MEM_RD_STG_1" 1 6 92, C4<01010>;
P_000000000141e930 .param/l "S_MEM_WR_STG_0" 1 6 93, C4<01011>;
P_000000000141e968 .param/l "S_MEM_WR_STG_1" 1 6 94, C4<01100>;
P_000000000141e9a0 .param/l "S_QUERY_ERR_CODE" 1 6 90, C4<01000>;
L_00000000013ca040 .functor BUFZ 1, L_0000000000f7bb50, C4<0>, C4<0>, C4<0>;
L_0000000000f7b990 .functor BUFZ 8, L_0000000000f7b680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000001436e00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001428420_0 .net/2u *"_s14", 31 0, L_0000000001436e00;  1 drivers
v0000000001427e80_0 .net *"_s16", 31 0, L_0000000001493a80;  1 drivers
L_0000000001437358 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000014275c0_0 .net/2u *"_s20", 4 0, L_0000000001437358;  1 drivers
v00000000014284c0_0 .net "active", 0 0, L_0000000001493940;  alias, 1 drivers
v0000000001428560_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v00000000014278e0_0 .net "cpu_dbgreg_din", 31 0, o00000000013ce6d8;  alias, 0 drivers
v0000000001427340 .array "cpu_dbgreg_seg", 0 3;
v0000000001427340_0 .net v0000000001427340 0, 7 0, L_00000000014938a0; 1 drivers
v0000000001427340_1 .net v0000000001427340 1, 7 0, L_000000000142dc90; 1 drivers
v0000000001427340_2 .net v0000000001427340 2, 7 0, L_000000000142da10; 1 drivers
v0000000001427340_3 .net v0000000001427340 3, 7 0, L_000000000142e370; 1 drivers
v0000000001427d40_0 .var "d_addr", 16 0;
v00000000014273e0_0 .net "d_cpu_cycle_cnt", 31 0, L_00000000014942a0;  1 drivers
v0000000001428600_0 .var "d_decode_cnt", 2 0;
v0000000001427de0_0 .var "d_err_code", 1 0;
v0000000001428740_0 .var "d_execute_cnt", 16 0;
v0000000001427980_0 .var "d_io_dout", 7 0;
v0000000001428880_0 .var "d_io_in_wr_data", 7 0;
v0000000001428a60_0 .var "d_io_in_wr_en", 0 0;
v0000000001428ba0_0 .var "d_program_finish", 0 0;
v0000000001428c40_0 .var "d_state", 4 0;
v0000000001428ce0_0 .var "d_tx_data", 7 0;
v0000000001427b60_0 .var "d_wr_en", 0 0;
v0000000001427ca0_0 .net "io_din", 7 0, L_0000000000f7ba70;  alias, 1 drivers
v0000000001428e20_0 .net "io_dout", 7 0, v000000000142a0e0_0;  alias, 1 drivers
v0000000001428ec0_0 .net "io_en", 0 0, L_0000000001493760;  alias, 1 drivers
v0000000001428f60_0 .net "io_full", 0 0, L_00000000013ca040;  alias, 1 drivers
v00000000014291e0_0 .net "io_in_empty", 0 0, L_00000000013c9d30;  1 drivers
v000000000142a680_0 .net "io_in_full", 0 0, L_00000000013c98d0;  1 drivers
v0000000001429dc0_0 .net "io_in_rd_data", 7 0, L_00000000013c94e0;  1 drivers
v000000000142a360_0 .var "io_in_rd_en", 0 0;
v0000000001429960_0 .net "io_sel", 2 0, L_00000000014939e0;  alias, 1 drivers
v000000000142a040_0 .net "io_wr", 0 0, L_0000000000f7ba00;  alias, 1 drivers
v0000000001429e60_0 .net "parity_err", 0 0, L_00000000013c95c0;  1 drivers
v000000000142a720_0 .var "program_finish", 0 0;
v0000000001429a00_0 .var "q_addr", 16 0;
v0000000001429500_0 .var "q_cpu_cycle_cnt", 31 0;
v000000000142a2c0_0 .var "q_decode_cnt", 2 0;
v0000000001429d20_0 .var "q_err_code", 1 0;
v0000000001429320_0 .var "q_execute_cnt", 16 0;
v000000000142a0e0_0 .var "q_io_dout", 7 0;
v0000000001429f00_0 .var "q_io_en", 0 0;
v00000000014295a0_0 .var "q_io_in_wr_data", 7 0;
v000000000142a180_0 .var "q_io_in_wr_en", 0 0;
v0000000001429780_0 .var "q_state", 4 0;
v000000000142a220_0 .var "q_tx_data", 7 0;
v000000000142a400_0 .var "q_wr_en", 0 0;
v0000000001429fa0_0 .net "ram_a", 16 0, v0000000001429a00_0;  alias, 1 drivers
v000000000142a4a0_0 .net "ram_din", 7 0, L_0000000000f7ae30;  alias, 1 drivers
v000000000142a540_0 .net "ram_dout", 7 0, L_0000000000f7b990;  alias, 1 drivers
v0000000001429640_0 .var "ram_wr", 0 0;
v00000000014296e0_0 .net "rd_data", 7 0, L_0000000000f7b680;  1 drivers
v000000000142a5e0_0 .var "rd_en", 0 0;
v00000000014293c0_0 .net "rst", 0 0, v000000000142ddd0_0;  1 drivers
v0000000001429820_0 .net "rx", 0 0, o00000000013cf968;  alias, 0 drivers
v000000000142a7c0_0 .net "rx_empty", 0 0, L_0000000000f7b6f0;  1 drivers
v000000000142a860_0 .net "tx", 0 0, L_00000000013c9a20;  alias, 1 drivers
v000000000142a900_0 .net "tx_full", 0 0, L_0000000000f7bb50;  1 drivers
E_00000000013a99e0/0 .event edge, v0000000001429780_0, v000000000142a2c0_0, v0000000001429320_0, v0000000001429a00_0;
E_00000000013a99e0/1 .event edge, v0000000001429d20_0, v00000000014286a0_0, v0000000001429f00_0, v0000000001428ec0_0;
E_00000000013a99e0/2 .event edge, v000000000142a040_0, v0000000001429960_0, v0000000001427160_0, v0000000001427ca0_0;
E_00000000013a99e0/3 .event edge, v0000000001420010_0, v00000000014218a0_0, v0000000001420830_0, v0000000001421c60_0;
E_00000000013a99e0/4 .event edge, v0000000001428740_0, v0000000001427340_0, v0000000001427340_1, v0000000001427340_2;
E_00000000013a99e0/5 .event edge, v0000000001427340_3, v000000000142a4a0_0;
E_00000000013a99e0 .event/or E_00000000013a99e0/0, E_00000000013a99e0/1, E_00000000013a99e0/2, E_00000000013a99e0/3, E_00000000013a99e0/4, E_00000000013a99e0/5;
E_00000000013a96e0/0 .event edge, v0000000001428ec0_0, v000000000142a040_0, v0000000001429960_0, v0000000001420290_0;
E_00000000013a96e0/1 .event edge, v0000000001429500_0;
E_00000000013a96e0 .event/or E_00000000013a96e0/0, E_00000000013a96e0/1;
L_000000000142e370 .part o00000000013ce6d8, 24, 8;
L_000000000142da10 .part o00000000013ce6d8, 16, 8;
L_000000000142dc90 .part o00000000013ce6d8, 8, 8;
L_00000000014938a0 .part o00000000013ce6d8, 0, 8;
L_0000000001493a80 .arith/sum 32, v0000000001429500_0, L_0000000001436e00;
L_00000000014942a0 .functor MUXZ 32, L_0000000001493a80, v0000000001429500_0, L_0000000001493940, C4<>;
L_0000000001493940 .cmp/ne 5, v0000000001429780_0, L_0000000001437358;
S_0000000000fcdf50 .scope module, "io_in_fifo" "fifo" 6 129, 7 27 0, S_0000000000f786b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000000000fbc040 .param/l "ADDR_BITS" 0 7 30, +C4<00000000000000000000000000001010>;
P_0000000000fbc078 .param/l "DATA_BITS" 0 7 29, +C4<00000000000000000000000000001000>;
L_00000000013c9f60 .functor AND 1, v000000000142a360_0, L_000000000142e7d0, C4<1>, C4<1>;
L_00000000013ca120 .functor AND 1, v000000000142a180_0, L_000000000142e0f0, C4<1>, C4<1>;
L_00000000013c9470 .functor AND 1, v000000000141fcf0_0, L_000000000142d790, C4<1>, C4<1>;
L_00000000013c9cc0 .functor AND 1, L_000000000142d8d0, L_00000000013c9f60, C4<1>, C4<1>;
L_00000000013c9e10 .functor OR 1, L_00000000013c9470, L_00000000013c9cc0, C4<0>, C4<0>;
L_00000000013c9550 .functor AND 1, v000000000141fc50_0, L_000000000142e550, C4<1>, C4<1>;
L_00000000013ca0b0 .functor AND 1, L_000000000142e4b0, L_00000000013ca120, C4<1>, C4<1>;
L_00000000013c9c50 .functor OR 1, L_00000000013c9550, L_00000000013ca0b0, C4<0>, C4<0>;
L_00000000013c94e0 .functor BUFZ 8, L_000000000142d970, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000013c98d0 .functor BUFZ 1, v000000000141fc50_0, C4<0>, C4<0>, C4<0>;
L_00000000013c9d30 .functor BUFZ 1, v000000000141fcf0_0, C4<0>, C4<0>, C4<0>;
v00000000013c3330_0 .net *"_s1", 0 0, L_000000000142e7d0;  1 drivers
v00000000013c3a10_0 .net *"_s10", 9 0, L_000000000142d470;  1 drivers
v00000000013c40f0_0 .net *"_s14", 7 0, L_000000000142de70;  1 drivers
v00000000013c4d70_0 .net *"_s16", 11 0, L_000000000142d510;  1 drivers
L_0000000001436ce0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013c3650_0 .net *"_s19", 1 0, L_0000000001436ce0;  1 drivers
L_0000000001436d28 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000000013c36f0_0 .net/2u *"_s22", 9 0, L_0000000001436d28;  1 drivers
v00000000013c38d0_0 .net *"_s24", 9 0, L_000000000142dd30;  1 drivers
v0000000001395b80_0 .net *"_s31", 0 0, L_000000000142d790;  1 drivers
v00000000013961c0_0 .net *"_s32", 0 0, L_00000000013c9470;  1 drivers
v0000000001394500_0 .net *"_s34", 9 0, L_000000000142d830;  1 drivers
v0000000001394c80_0 .net *"_s36", 0 0, L_000000000142d8d0;  1 drivers
v0000000001394e60_0 .net *"_s38", 0 0, L_00000000013c9cc0;  1 drivers
v00000000013950e0_0 .net *"_s43", 0 0, L_000000000142e550;  1 drivers
v0000000000ff1760_0 .net *"_s44", 0 0, L_00000000013c9550;  1 drivers
v0000000000ff20c0_0 .net *"_s46", 9 0, L_000000000142e2d0;  1 drivers
v0000000000ff2200_0 .net *"_s48", 0 0, L_000000000142e4b0;  1 drivers
v0000000000ff22a0_0 .net *"_s5", 0 0, L_000000000142e0f0;  1 drivers
v0000000001049e90_0 .net *"_s50", 0 0, L_00000000013ca0b0;  1 drivers
v000000000141ead0_0 .net *"_s54", 7 0, L_000000000142d970;  1 drivers
v000000000141f110_0 .net *"_s56", 11 0, L_000000000142db50;  1 drivers
L_0000000001436db8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001420650_0 .net *"_s59", 1 0, L_0000000001436db8;  1 drivers
L_0000000001436c98 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000000000141f1b0_0 .net/2u *"_s8", 9 0, L_0000000001436c98;  1 drivers
L_0000000001436d70 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000000000141eb70_0 .net "addr_bits_wide_1", 9 0, L_0000000001436d70;  1 drivers
v000000000141f250_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v000000000141ec10_0 .net "d_data", 7 0, L_000000000142df10;  1 drivers
v000000000141ee90_0 .net "d_empty", 0 0, L_00000000013c9e10;  1 drivers
v00000000014206f0_0 .net "d_full", 0 0, L_00000000013c9c50;  1 drivers
v000000000141fa70_0 .net "d_rd_ptr", 9 0, L_000000000142d5b0;  1 drivers
v0000000001420790_0 .net "d_wr_ptr", 9 0, L_000000000142dbf0;  1 drivers
v0000000001420010_0 .net "empty", 0 0, L_00000000013c9d30;  alias, 1 drivers
v0000000001420830_0 .net "full", 0 0, L_00000000013c98d0;  alias, 1 drivers
v000000000141ef30 .array "q_data_array", 0 1023, 7 0;
v000000000141fcf0_0 .var "q_empty", 0 0;
v000000000141fc50_0 .var "q_full", 0 0;
v00000000014201f0_0 .var "q_rd_ptr", 9 0;
v000000000141fb10_0 .var "q_wr_ptr", 9 0;
v0000000001420290_0 .net "rd_data", 7 0, L_00000000013c94e0;  alias, 1 drivers
v0000000001420150_0 .net "rd_en", 0 0, v000000000142a360_0;  1 drivers
v000000000141fbb0_0 .net "rd_en_prot", 0 0, L_00000000013c9f60;  1 drivers
v000000000141f750_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
v000000000141ecb0_0 .net "wr_data", 7 0, v00000000014295a0_0;  1 drivers
v000000000141ed50_0 .net "wr_en", 0 0, v000000000142a180_0;  1 drivers
v000000000141fd90_0 .net "wr_en_prot", 0 0, L_00000000013ca120;  1 drivers
L_000000000142e7d0 .reduce/nor v000000000141fcf0_0;
L_000000000142e0f0 .reduce/nor v000000000141fc50_0;
L_000000000142d470 .arith/sum 10, v000000000141fb10_0, L_0000000001436c98;
L_000000000142dbf0 .functor MUXZ 10, v000000000141fb10_0, L_000000000142d470, L_00000000013ca120, C4<>;
L_000000000142de70 .array/port v000000000141ef30, L_000000000142d510;
L_000000000142d510 .concat [ 10 2 0 0], v000000000141fb10_0, L_0000000001436ce0;
L_000000000142df10 .functor MUXZ 8, L_000000000142de70, v00000000014295a0_0, L_00000000013ca120, C4<>;
L_000000000142dd30 .arith/sum 10, v00000000014201f0_0, L_0000000001436d28;
L_000000000142d5b0 .functor MUXZ 10, v00000000014201f0_0, L_000000000142dd30, L_00000000013c9f60, C4<>;
L_000000000142d790 .reduce/nor L_00000000013ca120;
L_000000000142d830 .arith/sub 10, v000000000141fb10_0, v00000000014201f0_0;
L_000000000142d8d0 .cmp/eq 10, L_000000000142d830, L_0000000001436d70;
L_000000000142e550 .reduce/nor L_00000000013c9f60;
L_000000000142e2d0 .arith/sub 10, v00000000014201f0_0, v000000000141fb10_0;
L_000000000142e4b0 .cmp/eq 10, L_000000000142e2d0, L_0000000001436d70;
L_000000000142d970 .array/port v000000000141ef30, L_000000000142db50;
L_000000000142db50 .concat [ 10 2 0 0], v00000000014201f0_0, L_0000000001436db8;
S_0000000000fb58f0 .scope module, "uart_blk" "uart" 6 196, 8 28 0, S_0000000000f786b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_0000000000fb5a80 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 8 50, +C4<00000000000000000000000000010000>;
P_0000000000fb5ab8 .param/l "BAUD_RATE" 0 8 31, +C4<00000000000000011100001000000000>;
P_0000000000fb5af0 .param/l "DATA_BITS" 0 8 32, +C4<00000000000000000000000000001000>;
P_0000000000fb5b28 .param/l "PARITY_MODE" 0 8 34, +C4<00000000000000000000000000000001>;
P_0000000000fb5b60 .param/l "STOP_BITS" 0 8 33, +C4<00000000000000000000000000000001>;
P_0000000000fb5b98 .param/l "SYS_CLK_FREQ" 0 8 30, +C4<00000101111101011110000100000000>;
L_00000000013c95c0 .functor BUFZ 1, v0000000001427f20_0, C4<0>, C4<0>, C4<0>;
L_00000000013c99b0 .functor OR 1, v0000000001427f20_0, v00000000014220c0_0, C4<0>, C4<0>;
L_00000000013c9a90 .functor NOT 1, L_0000000000f7b530, C4<0>, C4<0>, C4<0>;
v0000000001426da0_0 .net "baud_clk_tick", 0 0, L_00000000014933a0;  1 drivers
v0000000001428060_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v0000000001427520_0 .net "d_rx_parity_err", 0 0, L_00000000013c99b0;  1 drivers
v00000000014286a0_0 .net "parity_err", 0 0, L_00000000013c95c0;  alias, 1 drivers
v0000000001427f20_0 .var "q_rx_parity_err", 0 0;
v0000000001426a80_0 .net "rd_en", 0 0, v000000000142a5e0_0;  1 drivers
v0000000001427700_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
v0000000001427c00_0 .net "rx", 0 0, o00000000013cf968;  alias, 0 drivers
v0000000001427ac0_0 .net "rx_data", 7 0, L_0000000000f7b680;  alias, 1 drivers
v0000000001426b20_0 .net "rx_done_tick", 0 0, v0000000001421940_0;  1 drivers
v0000000001428920_0 .net "rx_empty", 0 0, L_0000000000f7b6f0;  alias, 1 drivers
v0000000001426bc0_0 .net "rx_fifo_wr_data", 7 0, v0000000001420a40_0;  1 drivers
v00000000014277a0_0 .net "rx_parity_err", 0 0, v00000000014220c0_0;  1 drivers
v0000000001427840_0 .net "tx", 0 0, L_00000000013c9a20;  alias, 1 drivers
v0000000001426ee0_0 .net "tx_data", 7 0, v000000000142a220_0;  1 drivers
v0000000001427a20_0 .net "tx_done_tick", 0 0, v0000000001423950_0;  1 drivers
v0000000001428240_0 .net "tx_fifo_empty", 0 0, L_0000000000f7b530;  1 drivers
v00000000014289c0_0 .net "tx_fifo_rd_data", 7 0, L_0000000000f7b450;  1 drivers
v0000000001428100_0 .net "tx_full", 0 0, L_0000000000f7bb50;  alias, 1 drivers
v0000000001426f80_0 .net "wr_en", 0 0, v000000000142a400_0;  1 drivers
S_0000000000fb6e40 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 8 80, 9 29 0, S_0000000000fb58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_0000000000fb6fd0 .param/l "BAUD" 0 9 32, +C4<00000000000000011100001000000000>;
P_0000000000fb7008 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 9 33, +C4<00000000000000000000000000010000>;
P_0000000000fb7040 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 9 41, C4<0000000000110110>;
P_0000000000fb7078 .param/l "SYS_CLK_FREQ" 0 9 31, +C4<00000101111101011110000100000000>;
v0000000001420330_0 .net *"_s0", 31 0, L_0000000001494340;  1 drivers
L_0000000001436f20 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000141edf0_0 .net/2u *"_s10", 15 0, L_0000000001436f20;  1 drivers
v00000000014205b0_0 .net *"_s12", 15 0, L_0000000001494e80;  1 drivers
v000000000141fe30_0 .net *"_s16", 31 0, L_0000000001493120;  1 drivers
L_0000000001436f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000141f390_0 .net *"_s19", 15 0, L_0000000001436f68;  1 drivers
L_0000000001436fb0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v000000000141fed0_0 .net/2u *"_s20", 31 0, L_0000000001436fb0;  1 drivers
v00000000014208d0_0 .net *"_s22", 0 0, L_00000000014940c0;  1 drivers
L_0000000001436ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000141f430_0 .net/2u *"_s24", 0 0, L_0000000001436ff8;  1 drivers
L_0000000001437040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000141efd0_0 .net/2u *"_s26", 0 0, L_0000000001437040;  1 drivers
L_0000000001436e48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000141f070_0 .net *"_s3", 15 0, L_0000000001436e48;  1 drivers
L_0000000001436e90 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v000000000141ff70_0 .net/2u *"_s4", 31 0, L_0000000001436e90;  1 drivers
v000000000141f610_0 .net *"_s6", 0 0, L_0000000001493620;  1 drivers
L_0000000001436ed8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014200b0_0 .net/2u *"_s8", 15 0, L_0000000001436ed8;  1 drivers
v00000000014203d0_0 .net "baud_clk_tick", 0 0, L_00000000014933a0;  alias, 1 drivers
v000000000141f2f0_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v0000000001420470_0 .net "d_cnt", 15 0, L_00000000014947a0;  1 drivers
v000000000141f4d0_0 .var "q_cnt", 15 0;
v0000000001420510_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
E_00000000013a9ea0 .event posedge, v000000000141f750_0, v00000000013c4910_0;
L_0000000001494340 .concat [ 16 16 0 0], v000000000141f4d0_0, L_0000000001436e48;
L_0000000001493620 .cmp/eq 32, L_0000000001494340, L_0000000001436e90;
L_0000000001494e80 .arith/sum 16, v000000000141f4d0_0, L_0000000001436f20;
L_00000000014947a0 .functor MUXZ 16, L_0000000001494e80, L_0000000001436ed8, L_0000000001493620, C4<>;
L_0000000001493120 .concat [ 16 16 0 0], v000000000141f4d0_0, L_0000000001436f68;
L_00000000014940c0 .cmp/eq 32, L_0000000001493120, L_0000000001436fb0;
L_00000000014933a0 .functor MUXZ 1, L_0000000001437040, L_0000000001436ff8, L_00000000014940c0, C4<>;
S_0000000000fb70c0 .scope module, "uart_rx_blk" "uart_rx" 8 91, 10 28 0, S_0000000000fb58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_0000000000fa9b50 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 10 33, +C4<00000000000000000000000000010000>;
P_0000000000fa9b88 .param/l "DATA_BITS" 0 10 30, +C4<00000000000000000000000000001000>;
P_0000000000fa9bc0 .param/l "PARITY_MODE" 0 10 32, +C4<00000000000000000000000000000001>;
P_0000000000fa9bf8 .param/l "STOP_BITS" 0 10 31, +C4<00000000000000000000000000000001>;
P_0000000000fa9c30 .param/l "STOP_OVERSAMPLE_TICKS" 1 10 45, C4<010000>;
P_0000000000fa9c68 .param/l "S_DATA" 1 10 50, C4<00100>;
P_0000000000fa9ca0 .param/l "S_IDLE" 1 10 48, C4<00001>;
P_0000000000fa9cd8 .param/l "S_PARITY" 1 10 51, C4<01000>;
P_0000000000fa9d10 .param/l "S_START" 1 10 49, C4<00010>;
P_0000000000fa9d48 .param/l "S_STOP" 1 10 52, C4<10000>;
v000000000141ea30_0 .net "baud_clk_tick", 0 0, L_00000000014933a0;  alias, 1 drivers
v000000000141f570_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v000000000141f6b0_0 .var "d_data", 7 0;
v000000000141f7f0_0 .var "d_data_bit_idx", 2 0;
v000000000141f890_0 .var "d_done_tick", 0 0;
v000000000141f930_0 .var "d_oversample_tick_cnt", 3 0;
v000000000141f9d0_0 .var "d_parity_err", 0 0;
v0000000001420b80_0 .var "d_state", 4 0;
v0000000001421e40_0 .net "parity_err", 0 0, v00000000014220c0_0;  alias, 1 drivers
v0000000001420a40_0 .var "q_data", 7 0;
v0000000001420ae0_0 .var "q_data_bit_idx", 2 0;
v0000000001421940_0 .var "q_done_tick", 0 0;
v0000000001421800_0 .var "q_oversample_tick_cnt", 3 0;
v00000000014220c0_0 .var "q_parity_err", 0 0;
v0000000001421da0_0 .var "q_rx", 0 0;
v0000000001420ea0_0 .var "q_state", 4 0;
v0000000001421580_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
v0000000001420fe0_0 .net "rx", 0 0, o00000000013cf968;  alias, 0 drivers
v0000000001421300_0 .net "rx_data", 7 0, v0000000001420a40_0;  alias, 1 drivers
v00000000014223e0_0 .net "rx_done_tick", 0 0, v0000000001421940_0;  alias, 1 drivers
E_00000000013a9a20/0 .event edge, v0000000001420ea0_0, v0000000001420a40_0, v0000000001420ae0_0, v00000000014203d0_0;
E_00000000013a9a20/1 .event edge, v0000000001421800_0, v0000000001421da0_0;
E_00000000013a9a20 .event/or E_00000000013a9a20/0, E_00000000013a9a20/1;
S_0000000000fa9d90 .scope module, "uart_rx_fifo" "fifo" 8 119, 7 27 0, S_0000000000fb58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000000000fbb640 .param/l "ADDR_BITS" 0 7 30, +C4<00000000000000000000000000000011>;
P_0000000000fbb678 .param/l "DATA_BITS" 0 7 29, +C4<00000000000000000000000000001000>;
L_00000000013c9780 .functor AND 1, v000000000142a5e0_0, L_0000000001494160, C4<1>, C4<1>;
L_00000000013c9b00 .functor AND 1, v0000000001421940_0, L_00000000014951a0, C4<1>, C4<1>;
L_00000000013c9b70 .functor AND 1, v0000000001421b20_0, L_0000000001492f40, C4<1>, C4<1>;
L_0000000000f7b220 .functor AND 1, L_0000000001494520, L_00000000013c9780, C4<1>, C4<1>;
L_0000000000f7b0d0 .functor OR 1, L_00000000013c9b70, L_0000000000f7b220, C4<0>, C4<0>;
L_0000000000f7b760 .functor AND 1, v0000000001422840_0, L_00000000014931c0, C4<1>, C4<1>;
L_0000000000f7b140 .functor AND 1, L_0000000001493d00, L_00000000013c9b00, C4<1>, C4<1>;
L_0000000000f7b610 .functor OR 1, L_0000000000f7b760, L_0000000000f7b140, C4<0>, C4<0>;
L_0000000000f7b680 .functor BUFZ 8, L_0000000001493080, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000f7bae0 .functor BUFZ 1, v0000000001422840_0, C4<0>, C4<0>, C4<0>;
L_0000000000f7b6f0 .functor BUFZ 1, v0000000001421b20_0, C4<0>, C4<0>, C4<0>;
v0000000001422700_0 .net *"_s1", 0 0, L_0000000001494160;  1 drivers
v0000000001421ee0_0 .net *"_s10", 2 0, L_0000000001494200;  1 drivers
v0000000001421f80_0 .net *"_s14", 7 0, L_0000000001492c20;  1 drivers
v0000000001420c20_0 .net *"_s16", 4 0, L_0000000001495100;  1 drivers
L_00000000014370d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001421260_0 .net *"_s19", 1 0, L_00000000014370d0;  1 drivers
L_0000000001437118 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000000001422160_0 .net/2u *"_s22", 2 0, L_0000000001437118;  1 drivers
v00000000014213a0_0 .net *"_s24", 2 0, L_00000000014945c0;  1 drivers
v0000000001421080_0 .net *"_s31", 0 0, L_0000000001492f40;  1 drivers
v0000000001422020_0 .net *"_s32", 0 0, L_00000000013c9b70;  1 drivers
v0000000001422200_0 .net *"_s34", 2 0, L_00000000014936c0;  1 drivers
v00000000014211c0_0 .net *"_s36", 0 0, L_0000000001494520;  1 drivers
v0000000001420cc0_0 .net *"_s38", 0 0, L_0000000000f7b220;  1 drivers
v00000000014222a0_0 .net *"_s43", 0 0, L_00000000014931c0;  1 drivers
v0000000001420d60_0 .net *"_s44", 0 0, L_0000000000f7b760;  1 drivers
v0000000001421440_0 .net *"_s46", 2 0, L_0000000001494660;  1 drivers
v0000000001422340_0 .net *"_s48", 0 0, L_0000000001493d00;  1 drivers
v0000000001420e00_0 .net *"_s5", 0 0, L_00000000014951a0;  1 drivers
v0000000001422480_0 .net *"_s50", 0 0, L_0000000000f7b140;  1 drivers
v0000000001421d00_0 .net *"_s54", 7 0, L_0000000001493080;  1 drivers
v0000000001421120_0 .net *"_s56", 4 0, L_0000000001493580;  1 drivers
L_00000000014371a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014227a0_0 .net *"_s59", 1 0, L_00000000014371a8;  1 drivers
L_0000000001437088 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000000001420f40_0 .net/2u *"_s8", 2 0, L_0000000001437088;  1 drivers
L_0000000001437160 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000000001422520_0 .net "addr_bits_wide_1", 2 0, L_0000000001437160;  1 drivers
v00000000014214e0_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v0000000001421620_0 .net "d_data", 7 0, L_0000000001493bc0;  1 drivers
v00000000014225c0_0 .net "d_empty", 0 0, L_0000000000f7b0d0;  1 drivers
v00000000014216c0_0 .net "d_full", 0 0, L_0000000000f7b610;  1 drivers
v0000000001421760_0 .net "d_rd_ptr", 2 0, L_0000000001494480;  1 drivers
v0000000001422660_0 .net "d_wr_ptr", 2 0, L_00000000014943e0;  1 drivers
v00000000014218a0_0 .net "empty", 0 0, L_0000000000f7b6f0;  alias, 1 drivers
v00000000014219e0_0 .net "full", 0 0, L_0000000000f7bae0;  1 drivers
v0000000001421a80 .array "q_data_array", 0 7, 7 0;
v0000000001421b20_0 .var "q_empty", 0 0;
v0000000001422840_0 .var "q_full", 0 0;
v0000000001421bc0_0 .var "q_rd_ptr", 2 0;
v00000000014228e0_0 .var "q_wr_ptr", 2 0;
v0000000001421c60_0 .net "rd_data", 7 0, L_0000000000f7b680;  alias, 1 drivers
v00000000014248f0_0 .net "rd_en", 0 0, v000000000142a5e0_0;  alias, 1 drivers
v0000000001423bd0_0 .net "rd_en_prot", 0 0, L_00000000013c9780;  1 drivers
v0000000001423a90_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
v0000000001424210_0 .net "wr_data", 7 0, v0000000001420a40_0;  alias, 1 drivers
v0000000001422af0_0 .net "wr_en", 0 0, v0000000001421940_0;  alias, 1 drivers
v0000000001422b90_0 .net "wr_en_prot", 0 0, L_00000000013c9b00;  1 drivers
L_0000000001494160 .reduce/nor v0000000001421b20_0;
L_00000000014951a0 .reduce/nor v0000000001422840_0;
L_0000000001494200 .arith/sum 3, v00000000014228e0_0, L_0000000001437088;
L_00000000014943e0 .functor MUXZ 3, v00000000014228e0_0, L_0000000001494200, L_00000000013c9b00, C4<>;
L_0000000001492c20 .array/port v0000000001421a80, L_0000000001495100;
L_0000000001495100 .concat [ 3 2 0 0], v00000000014228e0_0, L_00000000014370d0;
L_0000000001493bc0 .functor MUXZ 8, L_0000000001492c20, v0000000001420a40_0, L_00000000013c9b00, C4<>;
L_00000000014945c0 .arith/sum 3, v0000000001421bc0_0, L_0000000001437118;
L_0000000001494480 .functor MUXZ 3, v0000000001421bc0_0, L_00000000014945c0, L_00000000013c9780, C4<>;
L_0000000001492f40 .reduce/nor L_00000000013c9b00;
L_00000000014936c0 .arith/sub 3, v00000000014228e0_0, v0000000001421bc0_0;
L_0000000001494520 .cmp/eq 3, L_00000000014936c0, L_0000000001437160;
L_00000000014931c0 .reduce/nor L_00000000013c9780;
L_0000000001494660 .arith/sub 3, v0000000001421bc0_0, v00000000014228e0_0;
L_0000000001493d00 .cmp/eq 3, L_0000000001494660, L_0000000001437160;
L_0000000001493080 .array/port v0000000001421a80, L_0000000001493580;
L_0000000001493580 .concat [ 3 2 0 0], v0000000001421bc0_0, L_00000000014371a8;
S_0000000000f7ab60 .scope module, "uart_tx_blk" "uart_tx" 8 106, 11 28 0, S_0000000000fb58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0000000000f12da0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 11 33, +C4<00000000000000000000000000010000>;
P_0000000000f12dd8 .param/l "DATA_BITS" 0 11 30, +C4<00000000000000000000000000001000>;
P_0000000000f12e10 .param/l "PARITY_MODE" 0 11 32, +C4<00000000000000000000000000000001>;
P_0000000000f12e48 .param/l "STOP_BITS" 0 11 31, +C4<00000000000000000000000000000001>;
P_0000000000f12e80 .param/l "STOP_OVERSAMPLE_TICKS" 1 11 45, C4<010000>;
P_0000000000f12eb8 .param/l "S_DATA" 1 11 50, C4<00100>;
P_0000000000f12ef0 .param/l "S_IDLE" 1 11 48, C4<00001>;
P_0000000000f12f28 .param/l "S_PARITY" 1 11 51, C4<01000>;
P_0000000000f12f60 .param/l "S_START" 1 11 49, C4<00010>;
P_0000000000f12f98 .param/l "S_STOP" 1 11 52, C4<10000>;
L_00000000013c9a20 .functor BUFZ 1, v00000000014231d0_0, C4<0>, C4<0>, C4<0>;
v0000000001424170_0 .net "baud_clk_tick", 0 0, L_00000000014933a0;  alias, 1 drivers
v0000000001423130_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v00000000014243f0_0 .var "d_baud_clk_tick_cnt", 3 0;
v00000000014236d0_0 .var "d_data", 7 0;
v0000000001422c30_0 .var "d_data_bit_idx", 2 0;
v0000000001423090_0 .var "d_parity_bit", 0 0;
v0000000001424850_0 .var "d_state", 4 0;
v0000000001422e10_0 .var "d_tx", 0 0;
v00000000014234f0_0 .var "d_tx_done_tick", 0 0;
v00000000014245d0_0 .var "q_baud_clk_tick_cnt", 3 0;
v0000000001423d10_0 .var "q_data", 7 0;
v00000000014242b0_0 .var "q_data_bit_idx", 2 0;
v00000000014239f0_0 .var "q_parity_bit", 0 0;
v0000000001422cd0_0 .var "q_state", 4 0;
v00000000014231d0_0 .var "q_tx", 0 0;
v0000000001423950_0 .var "q_tx_done_tick", 0 0;
v0000000001424350_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
v0000000001422a50_0 .net "tx", 0 0, L_00000000013c9a20;  alias, 1 drivers
v0000000001423770_0 .net "tx_data", 7 0, L_0000000000f7b450;  alias, 1 drivers
v0000000001422d70_0 .net "tx_done_tick", 0 0, v0000000001423950_0;  alias, 1 drivers
v0000000001423e50_0 .net "tx_start", 0 0, L_00000000013c9a90;  1 drivers
E_00000000013a9de0/0 .event edge, v0000000001422cd0_0, v0000000001423d10_0, v00000000014242b0_0, v00000000014239f0_0;
E_00000000013a9de0/1 .event edge, v00000000014203d0_0, v00000000014245d0_0, v0000000001423e50_0, v0000000001423950_0;
E_00000000013a9de0/2 .event edge, v0000000001423770_0;
E_00000000013a9de0 .event/or E_00000000013a9de0/0, E_00000000013a9de0/1, E_00000000013a9de0/2;
S_0000000000f12fe0 .scope module, "uart_tx_fifo" "fifo" 8 133, 7 27 0, S_0000000000fb58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000000000fbb8c0 .param/l "ADDR_BITS" 0 7 30, +C4<00000000000000000000000000001010>;
P_0000000000fbb8f8 .param/l "DATA_BITS" 0 7 29, +C4<00000000000000000000000000001000>;
L_0000000000f7bc30 .functor AND 1, v0000000001423950_0, L_0000000001494fc0, C4<1>, C4<1>;
L_0000000000f7adc0 .functor AND 1, v000000000142a400_0, L_0000000001493c60, C4<1>, C4<1>;
L_0000000000f7b3e0 .functor AND 1, v0000000001427fc0_0, L_0000000001493260, C4<1>, C4<1>;
L_0000000000f7b840 .functor AND 1, L_0000000001493300, L_0000000000f7bc30, C4<1>, C4<1>;
L_0000000000f7b8b0 .functor OR 1, L_0000000000f7b3e0, L_0000000000f7b840, C4<0>, C4<0>;
L_0000000000f7af80 .functor AND 1, v0000000001426d00_0, L_0000000001493da0, C4<1>, C4<1>;
L_0000000000f7aff0 .functor AND 1, L_00000000014948e0, L_0000000000f7adc0, C4<1>, C4<1>;
L_0000000000f7b7d0 .functor OR 1, L_0000000000f7af80, L_0000000000f7aff0, C4<0>, C4<0>;
L_0000000000f7b450 .functor BUFZ 8, L_0000000001494980, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000f7bb50 .functor BUFZ 1, v0000000001426d00_0, C4<0>, C4<0>, C4<0>;
L_0000000000f7b530 .functor BUFZ 1, v0000000001427fc0_0, C4<0>, C4<0>, C4<0>;
v0000000001423590_0 .net *"_s1", 0 0, L_0000000001494fc0;  1 drivers
v0000000001422eb0_0 .net *"_s10", 9 0, L_0000000001492d60;  1 drivers
v0000000001424710_0 .net *"_s14", 7 0, L_0000000001494700;  1 drivers
v0000000001423270_0 .net *"_s16", 11 0, L_0000000001493800;  1 drivers
L_0000000001437238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001423db0_0 .net *"_s19", 1 0, L_0000000001437238;  1 drivers
L_0000000001437280 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000000001422f50_0 .net/2u *"_s22", 9 0, L_0000000001437280;  1 drivers
v0000000001423ef0_0 .net *"_s24", 9 0, L_0000000001494840;  1 drivers
v0000000001423310_0 .net *"_s31", 0 0, L_0000000001493260;  1 drivers
v0000000001423630_0 .net *"_s32", 0 0, L_0000000000f7b3e0;  1 drivers
v0000000001423f90_0 .net *"_s34", 9 0, L_00000000014934e0;  1 drivers
v00000000014233b0_0 .net *"_s36", 0 0, L_0000000001493300;  1 drivers
v0000000001423450_0 .net *"_s38", 0 0, L_0000000000f7b840;  1 drivers
v0000000001422ff0_0 .net *"_s43", 0 0, L_0000000001493da0;  1 drivers
v0000000001423810_0 .net *"_s44", 0 0, L_0000000000f7af80;  1 drivers
v00000000014238b0_0 .net *"_s46", 9 0, L_0000000001494a20;  1 drivers
v0000000001423b30_0 .net *"_s48", 0 0, L_00000000014948e0;  1 drivers
v0000000001423c70_0 .net *"_s5", 0 0, L_0000000001493c60;  1 drivers
v0000000001424030_0 .net *"_s50", 0 0, L_0000000000f7aff0;  1 drivers
v00000000014240d0_0 .net *"_s54", 7 0, L_0000000001494980;  1 drivers
v0000000001424490_0 .net *"_s56", 11 0, L_0000000001492ae0;  1 drivers
L_0000000001437310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001424530_0 .net *"_s59", 1 0, L_0000000001437310;  1 drivers
L_00000000014371f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000000001424670_0 .net/2u *"_s8", 9 0, L_00000000014371f0;  1 drivers
L_00000000014372c8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000000014247b0_0 .net "addr_bits_wide_1", 9 0, L_00000000014372c8;  1 drivers
v00000000014290a0_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v00000000014270c0_0 .net "d_data", 7 0, L_0000000001492b80;  1 drivers
v00000000014287e0_0 .net "d_empty", 0 0, L_0000000000f7b8b0;  1 drivers
v0000000001427020_0 .net "d_full", 0 0, L_0000000000f7b7d0;  1 drivers
v0000000001426c60_0 .net "d_rd_ptr", 9 0, L_0000000001492cc0;  1 drivers
v0000000001427480_0 .net "d_wr_ptr", 9 0, L_0000000001494f20;  1 drivers
v00000000014282e0_0 .net "empty", 0 0, L_0000000000f7b530;  alias, 1 drivers
v0000000001427160_0 .net "full", 0 0, L_0000000000f7bb50;  alias, 1 drivers
v0000000001429000 .array "q_data_array", 0 1023, 7 0;
v0000000001427fc0_0 .var "q_empty", 0 0;
v0000000001426d00_0 .var "q_full", 0 0;
v0000000001429140_0 .var "q_rd_ptr", 9 0;
v0000000001428b00_0 .var "q_wr_ptr", 9 0;
v0000000001427200_0 .net "rd_data", 7 0, L_0000000000f7b450;  alias, 1 drivers
v0000000001428d80_0 .net "rd_en", 0 0, v0000000001423950_0;  alias, 1 drivers
v0000000001427660_0 .net "rd_en_prot", 0 0, L_0000000000f7bc30;  1 drivers
v0000000001428380_0 .net "reset", 0 0, v000000000142ddd0_0;  alias, 1 drivers
v0000000001426e40_0 .net "wr_data", 7 0, v000000000142a220_0;  alias, 1 drivers
v00000000014272a0_0 .net "wr_en", 0 0, v000000000142a400_0;  alias, 1 drivers
v00000000014281a0_0 .net "wr_en_prot", 0 0, L_0000000000f7adc0;  1 drivers
L_0000000001494fc0 .reduce/nor v0000000001427fc0_0;
L_0000000001493c60 .reduce/nor v0000000001426d00_0;
L_0000000001492d60 .arith/sum 10, v0000000001428b00_0, L_00000000014371f0;
L_0000000001494f20 .functor MUXZ 10, v0000000001428b00_0, L_0000000001492d60, L_0000000000f7adc0, C4<>;
L_0000000001494700 .array/port v0000000001429000, L_0000000001493800;
L_0000000001493800 .concat [ 10 2 0 0], v0000000001428b00_0, L_0000000001437238;
L_0000000001492b80 .functor MUXZ 8, L_0000000001494700, v000000000142a220_0, L_0000000000f7adc0, C4<>;
L_0000000001494840 .arith/sum 10, v0000000001429140_0, L_0000000001437280;
L_0000000001492cc0 .functor MUXZ 10, v0000000001429140_0, L_0000000001494840, L_0000000000f7bc30, C4<>;
L_0000000001493260 .reduce/nor L_0000000000f7adc0;
L_00000000014934e0 .arith/sub 10, v0000000001428b00_0, v0000000001429140_0;
L_0000000001493300 .cmp/eq 10, L_00000000014934e0, L_00000000014372c8;
L_0000000001493da0 .reduce/nor L_0000000000f7bc30;
L_0000000001494a20 .arith/sub 10, v0000000001429140_0, v0000000001428b00_0;
L_00000000014948e0 .cmp/eq 10, L_0000000001494a20, L_00000000014372c8;
L_0000000001494980 .array/port v0000000001429000, L_0000000001492ae0;
L_0000000001492ae0 .concat [ 10 2 0 0], v0000000001429140_0, L_0000000001437310;
S_0000000000f56860 .scope module, "ram0" "ram" 4 60, 12 3 0, S_0000000000f67090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_00000000013aa260 .param/l "ADDR_WIDTH" 0 12 5, +C4<00000000000000000000000000010001>;
L_00000000013c9860 .functor NOT 1, L_00000000013c9400, C4<0>, C4<0>, C4<0>;
v000000000142b490_0 .net *"_s0", 0 0, L_00000000013c9860;  1 drivers
L_0000000001436b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000142ac70_0 .net/2u *"_s2", 0 0, L_0000000001436b30;  1 drivers
L_0000000001436b78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000142bcb0_0 .net/2u *"_s6", 7 0, L_0000000001436b78;  1 drivers
v000000000142d010_0 .net "a_in", 16 0, L_000000000142e730;  alias, 1 drivers
v000000000142c6b0_0 .net "clk_in", 0 0, L_00000000013c92b0;  alias, 1 drivers
v000000000142d150_0 .net "d_in", 7 0, L_0000000001494b60;  alias, 1 drivers
v000000000142c9d0_0 .net "d_out", 7 0, L_000000000142d3d0;  alias, 1 drivers
v000000000142c1b0_0 .net "en_in", 0 0, L_000000000142e050;  alias, 1 drivers
v000000000142c930_0 .net "r_nw_in", 0 0, L_00000000013c9400;  1 drivers
v000000000142ad10_0 .net "ram_bram_dout", 7 0, L_00000000013c9320;  1 drivers
v000000000142c250_0 .net "ram_bram_we", 0 0, L_000000000142e410;  1 drivers
L_000000000142e410 .functor MUXZ 1, L_0000000001436b30, L_00000000013c9860, L_000000000142e050, C4<>;
L_000000000142d3d0 .functor MUXZ 8, L_0000000001436b78, L_00000000013c9320, L_000000000142e050, C4<>;
S_0000000000f569f0 .scope module, "ram_bram" "single_port_ram_sync" 12 20, 2 62 0, S_0000000000f56860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_0000000000fbcb40 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0000000000fbcb78 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_00000000013c9320 .functor BUFZ 8, L_000000000142d290, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000001429280_0 .net *"_s0", 7 0, L_000000000142d290;  1 drivers
v0000000001429460_0 .net *"_s2", 18 0, L_000000000142e230;  1 drivers
L_0000000001436ae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014298c0_0 .net *"_s5", 1 0, L_0000000001436ae8;  1 drivers
v0000000001429aa0_0 .net "addr_a", 16 0, L_000000000142e730;  alias, 1 drivers
v0000000001429b40_0 .net "clk", 0 0, L_00000000013c92b0;  alias, 1 drivers
v0000000001429be0_0 .net "din_a", 7 0, L_0000000001494b60;  alias, 1 drivers
v0000000001429c80_0 .net "dout_a", 7 0, L_00000000013c9320;  alias, 1 drivers
v000000000142b350_0 .var/i "i", 31 0;
v000000000142af90_0 .var "q_addr_a", 16 0;
v000000000142b0d0 .array "ram", 0 131071, 7 0;
v000000000142b2b0_0 .net "we", 0 0, L_000000000142e410;  alias, 1 drivers
L_000000000142d290 .array/port v000000000142b0d0, L_000000000142e230;
L_000000000142e230 .concat [ 17 2 0 0], v000000000142af90_0, L_0000000001436ae8;
    .scope S_0000000000f4f0b0;
T_0 ;
    %wait E_00000000013aa0e0;
    %load/vec4 v00000000013c4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000000013c3510_0;
    %load/vec4 v00000000013c47d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000013c3fb0, 0, 4;
T_0.0 ;
    %load/vec4 v00000000013c47d0_0;
    %assign/vec4 v00000000013c3830_0, 0;
    %load/vec4 v00000000013c4370_0;
    %assign/vec4 v00000000013c3b50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f569f0;
T_1 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v000000000142b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000001429be0_0;
    %load/vec4 v0000000001429aa0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000142b0d0, 0, 4;
T_1.0 ;
    %load/vec4 v0000000001429aa0_0;
    %assign/vec4 v000000000142af90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f569f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000142b350_0, 0, 32;
T_2.0 ;
    %load/vec4 v000000000142b350_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000000000142b350_0;
    %store/vec4a v000000000142b0d0, 4, 0;
    %load/vec4 v000000000142b350_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000142b350_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v000000000142b0d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000f78520;
T_3 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v00000000013c35b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000013c3290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000fcdf50;
T_4 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v000000000141f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000014201f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000141fb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000141fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000141fc50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000141fa70_0;
    %assign/vec4 v00000000014201f0_0, 0;
    %load/vec4 v0000000001420790_0;
    %assign/vec4 v000000000141fb10_0, 0;
    %load/vec4 v000000000141ee90_0;
    %assign/vec4 v000000000141fcf0_0, 0;
    %load/vec4 v00000000014206f0_0;
    %assign/vec4 v000000000141fc50_0, 0;
    %load/vec4 v000000000141ec10_0;
    %load/vec4 v000000000141fb10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000141ef30, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fb6e40;
T_5 ;
    %wait E_00000000013a9ea0;
    %load/vec4 v0000000001420510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000141f4d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001420470_0;
    %assign/vec4 v000000000141f4d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fb70c0;
T_6 ;
    %wait E_00000000013a9ea0;
    %load/vec4 v0000000001421580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000001420ea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001421800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001420a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001420ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001421940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014220c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001421da0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000001420b80_0;
    %assign/vec4 v0000000001420ea0_0, 0;
    %load/vec4 v000000000141f930_0;
    %assign/vec4 v0000000001421800_0, 0;
    %load/vec4 v000000000141f6b0_0;
    %assign/vec4 v0000000001420a40_0, 0;
    %load/vec4 v000000000141f7f0_0;
    %assign/vec4 v0000000001420ae0_0, 0;
    %load/vec4 v000000000141f890_0;
    %assign/vec4 v0000000001421940_0, 0;
    %load/vec4 v000000000141f9d0_0;
    %assign/vec4 v00000000014220c0_0, 0;
    %load/vec4 v0000000001420fe0_0;
    %assign/vec4 v0000000001421da0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fb70c0;
T_7 ;
    %wait E_00000000013a9a20;
    %load/vec4 v0000000001420ea0_0;
    %store/vec4 v0000000001420b80_0, 0, 5;
    %load/vec4 v0000000001420a40_0;
    %store/vec4 v000000000141f6b0_0, 0, 8;
    %load/vec4 v0000000001420ae0_0;
    %store/vec4 v000000000141f7f0_0, 0, 3;
    %load/vec4 v000000000141ea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0000000001421800_0;
    %addi 1, 0, 4;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0000000001421800_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v000000000141f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000141f890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000141f9d0_0, 0, 1;
    %load/vec4 v0000000001420ea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000000001421da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000001420b80_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000141f930_0, 0, 4;
T_7.8 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v000000000141ea30_0;
    %load/vec4 v0000000001421800_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000001420b80_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000141f930_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000141f7f0_0, 0, 3;
T_7.10 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v000000000141ea30_0;
    %load/vec4 v0000000001421800_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0000000001421da0_0;
    %load/vec4 v0000000001420a40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000141f6b0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000141f930_0, 0, 4;
    %load/vec4 v0000000001420ae0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000000001420b80_0, 0, 5;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0000000001420ae0_0;
    %addi 1, 0, 3;
    %store/vec4 v000000000141f7f0_0, 0, 3;
T_7.15 ;
T_7.12 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v000000000141ea30_0;
    %load/vec4 v0000000001421800_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0000000001421da0_0;
    %load/vec4 v0000000001420a40_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000000000141f9d0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000001420b80_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000141f930_0, 0, 4;
T_7.16 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000000000141ea30_0;
    %load/vec4 v0000000001421800_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001420b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000141f890_0, 0, 1;
T_7.18 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000f7ab60;
T_8 ;
    %wait E_00000000013a9ea0;
    %load/vec4 v0000000001424350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000001422cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000014245d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001423d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014242b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014231d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001423950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014239f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001424850_0;
    %assign/vec4 v0000000001422cd0_0, 0;
    %load/vec4 v00000000014243f0_0;
    %assign/vec4 v00000000014245d0_0, 0;
    %load/vec4 v00000000014236d0_0;
    %assign/vec4 v0000000001423d10_0, 0;
    %load/vec4 v0000000001422c30_0;
    %assign/vec4 v00000000014242b0_0, 0;
    %load/vec4 v0000000001422e10_0;
    %assign/vec4 v00000000014231d0_0, 0;
    %load/vec4 v00000000014234f0_0;
    %assign/vec4 v0000000001423950_0, 0;
    %load/vec4 v0000000001423090_0;
    %assign/vec4 v00000000014239f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000f7ab60;
T_9 ;
    %wait E_00000000013a9de0;
    %load/vec4 v0000000001422cd0_0;
    %store/vec4 v0000000001424850_0, 0, 5;
    %load/vec4 v0000000001423d10_0;
    %store/vec4 v00000000014236d0_0, 0, 8;
    %load/vec4 v00000000014242b0_0;
    %store/vec4 v0000000001422c30_0, 0, 3;
    %load/vec4 v00000000014239f0_0;
    %store/vec4 v0000000001423090_0, 0, 1;
    %load/vec4 v0000000001424170_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v00000000014245d0_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v00000000014245d0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v00000000014243f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014234f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001422e10_0, 0, 1;
    %load/vec4 v0000000001422cd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000000001423e50_0;
    %load/vec4 v0000000001423950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000001424850_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014243f0_0, 0, 4;
    %load/vec4 v0000000001423770_0;
    %store/vec4 v00000000014236d0_0, 0, 8;
    %load/vec4 v0000000001423770_0;
    %xnor/r;
    %store/vec4 v0000000001423090_0, 0, 1;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001422e10_0, 0, 1;
    %load/vec4 v0000000001424170_0;
    %load/vec4 v00000000014245d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000001424850_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014243f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001422c30_0, 0, 3;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000000001423d10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000001422e10_0, 0, 1;
    %load/vec4 v0000000001424170_0;
    %load/vec4 v00000000014245d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0000000001423d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000014236d0_0, 0, 8;
    %load/vec4 v00000000014242b0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001422c30_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014243f0_0, 0, 4;
    %load/vec4 v00000000014242b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000000001424850_0, 0, 5;
T_9.14 ;
T_9.12 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v00000000014239f0_0;
    %store/vec4 v0000000001422e10_0, 0, 1;
    %load/vec4 v0000000001424170_0;
    %load/vec4 v00000000014245d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000001424850_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014243f0_0, 0, 4;
T_9.16 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000000001424170_0;
    %load/vec4 v00000000014245d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001424850_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014234f0_0, 0, 1;
T_9.18 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000fa9d90;
T_10 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v0000000001423a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001421bc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000014228e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001421b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001422840_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000001421760_0;
    %assign/vec4 v0000000001421bc0_0, 0;
    %load/vec4 v0000000001422660_0;
    %assign/vec4 v00000000014228e0_0, 0;
    %load/vec4 v00000000014225c0_0;
    %assign/vec4 v0000000001421b20_0, 0;
    %load/vec4 v00000000014216c0_0;
    %assign/vec4 v0000000001422840_0, 0;
    %load/vec4 v0000000001421620_0;
    %load/vec4 v00000000014228e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001421a80, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000f12fe0;
T_11 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v0000000001428380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000001429140_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000001428b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001427fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001426d00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001426c60_0;
    %assign/vec4 v0000000001429140_0, 0;
    %load/vec4 v0000000001427480_0;
    %assign/vec4 v0000000001428b00_0, 0;
    %load/vec4 v00000000014287e0_0;
    %assign/vec4 v0000000001427fc0_0, 0;
    %load/vec4 v0000000001427020_0;
    %assign/vec4 v0000000001426d00_0, 0;
    %load/vec4 v00000000014270c0_0;
    %load/vec4 v0000000001428b00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001429000, 0, 4;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000fb58f0;
T_12 ;
    %wait E_00000000013a9ea0;
    %load/vec4 v0000000001427700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001427f20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000001427520_0;
    %assign/vec4 v0000000001427f20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000f786b0;
T_13 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v00000000014293c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000001429780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000142a2c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000001429320_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000001429a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001429d20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000142a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000142a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000142a180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000014295a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001429f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001429500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000142a0e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000001428c40_0;
    %assign/vec4 v0000000001429780_0, 0;
    %load/vec4 v0000000001428600_0;
    %assign/vec4 v000000000142a2c0_0, 0;
    %load/vec4 v0000000001428740_0;
    %assign/vec4 v0000000001429320_0, 0;
    %load/vec4 v0000000001427d40_0;
    %assign/vec4 v0000000001429a00_0, 0;
    %load/vec4 v0000000001427de0_0;
    %assign/vec4 v0000000001429d20_0, 0;
    %load/vec4 v0000000001428ce0_0;
    %assign/vec4 v000000000142a220_0, 0;
    %load/vec4 v0000000001427b60_0;
    %assign/vec4 v000000000142a400_0, 0;
    %load/vec4 v0000000001428a60_0;
    %assign/vec4 v000000000142a180_0, 0;
    %load/vec4 v0000000001428880_0;
    %assign/vec4 v00000000014295a0_0, 0;
    %load/vec4 v0000000001428ec0_0;
    %assign/vec4 v0000000001429f00_0, 0;
    %load/vec4 v00000000014273e0_0;
    %assign/vec4 v0000000001429500_0, 0;
    %load/vec4 v0000000001427980_0;
    %assign/vec4 v000000000142a0e0_0, 0;
    %load/vec4 v0000000001428ba0_0;
    %assign/vec4 v000000000142a720_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000f786b0;
T_14 ;
    %wait E_00000000013a96e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001427980_0, 0, 8;
    %load/vec4 v0000000001428ec0_0;
    %load/vec4 v000000000142a040_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001429960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0000000001429dc0_0;
    %store/vec4 v0000000001427980_0, 0, 8;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0000000001429500_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000000001427980_0, 0, 8;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0000000001429500_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000000001427980_0, 0, 8;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0000000001429500_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000000001427980_0, 0, 8;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000000001429500_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000000001427980_0, 0, 8;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000f786b0;
T_15 ;
    %wait E_00000000013a99e0;
    %load/vec4 v0000000001429780_0;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %load/vec4 v000000000142a2c0_0;
    %store/vec4 v0000000001428600_0, 0, 3;
    %load/vec4 v0000000001429320_0;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v0000000001429a00_0;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %load/vec4 v0000000001429d20_0;
    %store/vec4 v0000000001427de0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001429640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000142a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001428a60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001428880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001428ba0_0, 0, 1;
    %load/vec4 v0000000001429e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001427de0_0, 4, 1;
T_15.0 ;
    %load/vec4 v0000000001429f00_0;
    %inv;
    %load/vec4 v0000000001428ec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000000000142a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0000000001429960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v000000000142a900_0;
    %nor/r;
    %load/vec4 v0000000001427ca0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %load/vec4 v0000000001427ca0_0;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
T_15.9 ;
    %vpi_call 6 258 "$write", "%c", v0000000001427ca0_0 {0 0 0};
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v000000000142a900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
T_15.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001428ba0_0, 0, 1;
    %vpi_call 6 267 "$display", "IO:Return" {0 0 0};
    %vpi_call 6 268 "$finish" {0 0 0};
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000000001429960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v00000000014291e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a360_0, 0, 1;
T_15.15 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %load/vec4 v000000000142a680_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v00000000014296e0_0;
    %store/vec4 v0000000001428880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001428a60_0, 0, 1;
T_15.17 ;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000000001429780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %jmp T_15.32;
T_15.19 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v00000000014296e0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_15.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v00000000014296e0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_15.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
T_15.37 ;
T_15.36 ;
T_15.33 ;
    %jmp T_15.32;
T_15.20 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001428600_0, 0, 3;
    %load/vec4 v00000000014296e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001427de0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
    %jmp T_15.52;
T_15.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
    %jmp T_15.52;
T_15.52 ;
    %pop/vec4 1;
T_15.39 ;
    %jmp T_15.32;
T_15.21 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v000000000142a2c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001428600_0, 0, 3;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.55, 4;
    %load/vec4 v00000000014296e0_0;
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %jmp T_15.56;
T_15.55 ;
    %load/vec4 v00000000014296e0_0;
    %load/vec4 v0000000001429320_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v0000000001428740_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_15.58, 8;
T_15.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.58, 8;
 ; End of false expr.
    %blend;
T_15.58;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.56 ;
T_15.53 ;
    %jmp T_15.32;
T_15.22 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v0000000001429320_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v00000000014296e0_0;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
    %load/vec4 v0000000001428740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.61 ;
T_15.59 ;
    %jmp T_15.32;
T_15.23 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v000000000142a2c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001428600_0, 0, 3;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.65, 4;
    %load/vec4 v00000000014296e0_0;
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %jmp T_15.66;
T_15.65 ;
    %load/vec4 v00000000014296e0_0;
    %load/vec4 v0000000001429320_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v0000000001428740_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_15.68, 8;
T_15.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.68, 8;
 ; End of false expr.
    %blend;
T_15.68;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.66 ;
T_15.63 ;
    %jmp T_15.32;
T_15.24 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v0000000001429320_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v000000000142a680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.71, 8;
    %load/vec4 v00000000014296e0_0;
    %store/vec4 v0000000001428880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001428a60_0, 0, 1;
T_15.71 ;
    %load/vec4 v0000000001428740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.73 ;
T_15.69 ;
    %jmp T_15.32;
T_15.25 ;
    %load/vec4 v000000000142a900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.75, 8;
    %load/vec4 v0000000001429d20_0;
    %pad/u 8;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.75 ;
    %jmp T_15.32;
T_15.26 ;
    %load/vec4 v000000000142a900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.77 ;
    %jmp T_15.32;
T_15.27 ;
    %load/vec4 v000000000142a900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.79, 8;
    %load/vec4 v0000000001429320_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %ix/getv 4, v0000000001429a00_0;
    %load/vec4a v0000000001427340, 4;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
    %load/vec4 v0000000001429a00_0;
    %addi 1, 0, 17;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %load/vec4 v0000000001428740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.81 ;
T_15.79 ;
    %jmp T_15.32;
T_15.28 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v000000000142a2c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001428600_0, 0, 3;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.85, 4;
    %load/vec4 v00000000014296e0_0;
    %pad/u 17;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %jmp T_15.86;
T_15.85 ;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000014296e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001429a00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001427d40_0, 0, 17;
    %jmp T_15.88;
T_15.87 ;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.89, 4;
    %load/vec4 v00000000014296e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000001429a00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001427d40_0, 0, 17;
    %jmp T_15.90;
T_15.89 ;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.91, 4;
    %load/vec4 v00000000014296e0_0;
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %jmp T_15.92;
T_15.91 ;
    %load/vec4 v00000000014296e0_0;
    %load/vec4 v0000000001429320_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v0000000001428740_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_15.94, 8;
T_15.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.94, 8;
 ; End of false expr.
    %blend;
T_15.94;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.92 ;
T_15.90 ;
T_15.88 ;
T_15.86 ;
T_15.83 ;
    %jmp T_15.32;
T_15.29 ;
    %load/vec4 v0000000001429320_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.95, 8;
    %load/vec4 v0000000001429320_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %jmp T_15.96;
T_15.95 ;
    %load/vec4 v000000000142a900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.97, 8;
    %load/vec4 v0000000001429320_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v000000000142a4a0_0;
    %store/vec4 v0000000001428ce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001427b60_0, 0, 1;
    %load/vec4 v0000000001429a00_0;
    %addi 1, 0, 17;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %load/vec4 v0000000001428740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.99 ;
T_15.97 ;
T_15.96 ;
    %jmp T_15.32;
T_15.30 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v000000000142a2c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000001428600_0, 0, 3;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.103, 4;
    %load/vec4 v00000000014296e0_0;
    %pad/u 17;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %jmp T_15.104;
T_15.103 ;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000014296e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001429a00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001427d40_0, 0, 17;
    %jmp T_15.106;
T_15.105 ;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.107, 4;
    %load/vec4 v00000000014296e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000001429a00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001427d40_0, 0, 17;
    %jmp T_15.108;
T_15.107 ;
    %load/vec4 v000000000142a2c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.109, 4;
    %load/vec4 v00000000014296e0_0;
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %jmp T_15.110;
T_15.109 ;
    %load/vec4 v00000000014296e0_0;
    %load/vec4 v0000000001429320_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v0000000001428740_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_15.112, 8;
T_15.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.112, 8;
 ; End of false expr.
    %blend;
T_15.112;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.110 ;
T_15.108 ;
T_15.106 ;
T_15.104 ;
T_15.101 ;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v000000000142a7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142a5e0_0, 0, 1;
    %load/vec4 v0000000001429320_0;
    %subi 1, 0, 17;
    %store/vec4 v0000000001428740_0, 0, 17;
    %load/vec4 v0000000001429a00_0;
    %addi 1, 0, 17;
    %store/vec4 v0000000001427d40_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001429640_0, 0, 1;
    %load/vec4 v0000000001428740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000001428c40_0, 0, 5;
T_15.115 ;
T_15.113 ;
    %jmp T_15.32;
T_15.32 ;
    %pop/vec4 1;
T_15.3 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000f67090;
T_16 ;
    %wait E_00000000013a9b60;
    %load/vec4 v000000000142b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000142ddd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000142e5f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000142e5f0_0, 0;
    %load/vec4 v000000000142e5f0_0;
    %assign/vec4 v000000000142ddd0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000f67090;
T_17 ;
    %wait E_00000000013a9ee0;
    %load/vec4 v000000000142c110_0;
    %assign/vec4 v000000000142bf30_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000f66f00;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000142e910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000142dfb0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v000000000142e910_0;
    %nor/r;
    %store/vec4 v000000000142e910_0, 0, 1;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000142dfb0_0, 0, 1;
T_18.2 ;
    %delay 1000, 0;
    %load/vec4 v000000000142e910_0;
    %nor/r;
    %store/vec4 v000000000142e910_0, 0, 1;
    %jmp T_18.2;
    %vpi_call 3 27 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000000000f66f00;
T_19 ;
    %vpi_call 3 31 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f66f00 {0 0 0};
    %delay 3647256576, 69;
    %vpi_call 3 33 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "/RISCV-CPU/CPU/src/common/block_ram/block_ram.v";
    "testbench.v";
    "/RISCV-CPU/CPU/src/riscv_top.v";
    "/RISCV-CPU/CPU/src/cpu.v";
    "/RISCV-CPU/CPU/src/hci.v";
    "/RISCV-CPU/CPU/src/common/fifo/fifo.v";
    "/RISCV-CPU/CPU/src/common/uart/uart.v";
    "/RISCV-CPU/CPU/src/common/uart/uart_baud_clk.v";
    "/RISCV-CPU/CPU/src/common/uart/uart_rx.v";
    "/RISCV-CPU/CPU/src/common/uart/uart_tx.v";
    "/RISCV-CPU/CPU/src/ram.v";
