EN ftrse_mxilinx_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl54 1475357794
AR comparator_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl33 1475357821
EN ftrse_mxilinx_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl82 1475353901
EN pwm_v2_muser_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl40 1475353925
AR cb4ce_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl07 1471460304
EN pwm_v2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_V2.vhf" sub00/vhpl50 1475353935
EN commutation_muser_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl52 1475357804
EN commutation_muser_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl92 1475353911
AR commutation_muser_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl93 1475353912
EN comparator_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl32 1475357820
AR pwm_v2_muser_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl87 1475353906
AR m2_1_mxilinx_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl67 1475357809
AR main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl15 1475357829
EN pwm NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl22 1471460321
AR main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl69 1475357811
AR deadtime behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/DEADTIME.vhf" sub00/vhpl25 1472141316
AR pwm_v2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_V2.vhf" sub00/vhpl51 1475353936
EN commutation NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/Commutation.vhf" sub00/vhpl16 1475357830
AR deadtime_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl01 1472141304
EN comparator_muser_pwm_nb1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl78 1475357790
AR ftce_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl05 1471460302
AR comparator_muser_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl89 1475353908
EN pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl44 1475353929
AR ftrse_mxilinx_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl83 1475353902
AR cb4re_mxilinx_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl57 1475357797
EN m2_1_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl10 1475357826
AR cb4re_mxilinx_pwm_nb1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl75 1475357787
AR pwm_v2_muser_comparator behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/Comparator.vhf" sub00/vhpl47 1475353932
AR pwm_nb1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl81 1475357793
EN deadtime_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl00 1472141303
AR pwm_v2_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl31 1475357819
EN pwm_v2_muser_pwm_nb1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl76 1475357788
EN cb4re_mxilinx_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl38 1475353923
EN pwm_v2_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl30 1475357818
AR pwm_vnb_muser_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl91 1475353910
EN main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl14 1475357828
EN or6_mxilinx_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl64 1475357806
EN or6_mxilinx_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl94 1475353913
AR commutation_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl13 1475357813
AR cb4re_mxilinx_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl39 1475353924
AR ftrse_mxilinx_pwm_nb1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl73 1475357785
AR pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl45 1475353930
AR or6_mxilinx_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl65 1475357807
AR commutation behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/Commutation.vhf" sub00/vhpl17 1475357831
EN ftrse_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl26 1475357814
EN ftrse_mxilinx_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl36 1475353921
EN cb4ce_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl06 1471460303
AR cb4ce_mxilinx_pwm behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl21 1471460320
AR pwm_vnb_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl35 1475357823
AR pwm behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl23 1471460322
AR pwm_nb1_muser_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl71 1475357803
EN cb4ce_mxilinx_pwm NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl20 1471460319
AR ftrse_mxilinx_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl37 1475353922
AR pwm_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl09 1471460306
AR m2_1_mxilinx_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl97 1475353916
EN deadtime NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/DEADTIME.vhf" sub00/vhpl24 1472141315
EN cb4re_mxilinx_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl56 1475357796
EN pwm_nb1_muser_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl70 1475357802
EN cb4re_mxilinx_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl84 1475353903
AR commutation_muser_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl53 1475357805
AR main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl99 1475353918
AR pwm_v2_muser_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl59 1475357799
EN pwm_vnb_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl34 1475357822
EN commutation_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl12 1475357812
EN comparator_muser_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl60 1475357800
EN comparator_muser_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl88 1475353907
EN ftce_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl04 1471460301
EN pwm_nb1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl80 1475357792
EN pwm_v2_muser_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl58 1475357798
EN pwm_v2_muser_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl86 1475353905
AR comparator_muser_pwm_nb1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl79 1475357791
AR cb4re_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl29 1475357817
EN pwm_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl08 1471460305
AR pwm_v2_muser_pwm_nb1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl77 1475357789
EN m2_1_mxilinx_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl66 1475357808
AR cb4re_mxilinx_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl85 1475353904
EN m2_1_mxilinx_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl96 1475353915
EN ftce_mxilinx_pwm NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl18 1471460317
AR comparator_muser_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl43 1475353928
EN cb4re_mxilinx_pwm_nb1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl74 1475357786
AR comparator_muser_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl61 1475357801
AR or6_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl03 1475357825
AR ftrse_mxilinx_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl55 1475357795
AR pwm_v2_muser_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl41 1475353926
EN comparator NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/Comparator.vhf" sub00/vhpl48 1475353933
EN comparator_muser_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_VNB.vhf" sub00/vhpl42 1475353927
EN cb4re_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl28 1475357816
AR m2_1_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl11 1475357827
EN ftrse_mxilinx_pwm_nb1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/PWM_NB1.vhf" sub00/vhpl72 1475357784
AR comparator behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/Comparator.vhf" sub00/vhpl49 1475353934
EN pwm_vnb_muser_main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl62 1475352780
EN pwm_vnb_muser_main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl90 1475353909
EN pwm_v2_muser_comparator NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/Comparator.vhf" sub00/vhpl46 1475353931
AR or6_mxilinx_main_2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl95 1475353914
AR ftce_mxilinx_pwm behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl19 1471460318
AR ftrse_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl27 1475357815
AR pwm_vnb_muser_main_1 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl63 1475352781
EN main_1 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_1.vhf" sub00/vhpl68 1475357810
EN or6_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN.vhf" sub00/vhpl02 1475357824
EN main_2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller_V1/MAIN_2.vhf" sub00/vhpl98 1475353917
