Pipelined multi-core interrupt controller