                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:28 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divulong
                              7 	.optsdcc -mmcs51 --model-large
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divulong_PARM_2
                             13 	.globl __divulong
                             14 ;--------------------------------------------------------
                             15 ; special function registers
                             16 ;--------------------------------------------------------
                             17 	.area RSEG    (ABS,DATA)
   0000                      18 	.org 0x0000
                             19 ;--------------------------------------------------------
                             20 ; special function bits
                             21 ;--------------------------------------------------------
                             22 	.area RSEG    (ABS,DATA)
   0000                      23 	.org 0x0000
                             24 ;--------------------------------------------------------
                             25 ; overlayable register banks
                             26 ;--------------------------------------------------------
                             27 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      28 	.ds 8
                             29 ;--------------------------------------------------------
                             30 ; internal ram data
                             31 ;--------------------------------------------------------
                             32 	.area DSEG    (DATA)
                             33 ;--------------------------------------------------------
                             34 ; overlayable items in internal ram 
                             35 ;--------------------------------------------------------
                             36 	.area	OSEG    (OVR,DATA)
   0000                      37 __divulong_sloc0_1_0::
   0000                      38 	.ds 1
                             39 ;--------------------------------------------------------
                             40 ; indirectly addressable internal ram data
                             41 ;--------------------------------------------------------
                             42 	.area ISEG    (DATA)
                             43 ;--------------------------------------------------------
                             44 ; absolute internal ram data
                             45 ;--------------------------------------------------------
                             46 	.area IABS    (ABS,DATA)
                             47 	.area IABS    (ABS,DATA)
                             48 ;--------------------------------------------------------
                             49 ; bit data
                             50 ;--------------------------------------------------------
                             51 	.area BSEG    (BIT)
   0000                      52 __divulong_c_1_1:
   0000                      53 	.ds 1
                             54 ;--------------------------------------------------------
                             55 ; paged external ram data
                             56 ;--------------------------------------------------------
                             57 	.area PSEG    (PAG,XDATA)
                             58 ;--------------------------------------------------------
                             59 ; external ram data
                             60 ;--------------------------------------------------------
                             61 	.area XSEG    (XDATA)
   0000                      62 __divulong_PARM_2:
   0000                      63 	.ds 4
   0004                      64 __divulong_x_1_1:
   0004                      65 	.ds 4
   0008                      66 __divulong_reste_1_1:
   0008                      67 	.ds 4
                             68 ;--------------------------------------------------------
                             69 ; absolute external ram data
                             70 ;--------------------------------------------------------
                             71 	.area XABS    (ABS,XDATA)
                             72 ;--------------------------------------------------------
                             73 ; external initialized ram data
                             74 ;--------------------------------------------------------
                             75 	.area XISEG   (XDATA)
                             76 	.area HOME    (CODE)
                             77 	.area GSINIT0 (CODE)
                             78 	.area GSINIT1 (CODE)
                             79 	.area GSINIT2 (CODE)
                             80 	.area GSINIT3 (CODE)
                             81 	.area GSINIT4 (CODE)
                             82 	.area GSINIT5 (CODE)
                             83 	.area GSINIT  (CODE)
                             84 	.area GSFINAL (CODE)
                             85 	.area CSEG    (CODE)
                             86 ;--------------------------------------------------------
                             87 ; global & static initialisations
                             88 ;--------------------------------------------------------
                             89 	.area HOME    (CODE)
                             90 	.area GSINIT  (CODE)
                             91 	.area GSFINAL (CODE)
                             92 	.area GSINIT  (CODE)
                             93 ;--------------------------------------------------------
                             94 ; Home
                             95 ;--------------------------------------------------------
                             96 	.area HOME    (CODE)
                             97 	.area HOME    (CODE)
                             98 ;--------------------------------------------------------
                             99 ; code
                            100 ;--------------------------------------------------------
                            101 	.area CSEG    (CODE)
                            102 ;------------------------------------------------------------
                            103 ;Allocation info for local variables in function '_divulong'
                            104 ;------------------------------------------------------------
                            105 ;y                         Allocated with name '__divulong_PARM_2'
                            106 ;x                         Allocated with name '__divulong_x_1_1'
                            107 ;reste                     Allocated with name '__divulong_reste_1_1'
                            108 ;count                     Allocated with name '__divulong_count_1_1'
                            109 ;sloc0                     Allocated with name '__divulong_sloc0_1_0'
                            110 ;------------------------------------------------------------
                            111 ;	_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                            112 ;	-----------------------------------------
                            113 ;	 function _divulong
                            114 ;	-----------------------------------------
   0000                     115 __divulong:
                    0002    116 	ar2 = 0x02
                    0003    117 	ar3 = 0x03
                    0004    118 	ar4 = 0x04
                    0005    119 	ar5 = 0x05
                    0006    120 	ar6 = 0x06
                    0007    121 	ar7 = 0x07
                    0000    122 	ar0 = 0x00
                    0001    123 	ar1 = 0x01
   0000 AA 82               124 	mov	r2,dpl
   0002 AB 83               125 	mov	r3,dph
   0004 AC F0               126 	mov	r4,b
   0006 FD                  127 	mov	r5,a
   0007 90s00r04            128 	mov	dptr,#__divulong_x_1_1
   000A EA                  129 	mov	a,r2
   000B F0                  130 	movx	@dptr,a
   000C A3                  131 	inc	dptr
   000D EB                  132 	mov	a,r3
   000E F0                  133 	movx	@dptr,a
   000F A3                  134 	inc	dptr
   0010 EC                  135 	mov	a,r4
   0011 F0                  136 	movx	@dptr,a
   0012 A3                  137 	inc	dptr
   0013 ED                  138 	mov	a,r5
   0014 F0                  139 	movx	@dptr,a
                            140 ;	_divulong.c:333: unsigned long reste = 0L;
   0015 90s00r08            141 	mov	dptr,#__divulong_reste_1_1
   0018 E4                  142 	clr	a
   0019 F0                  143 	movx	@dptr,a
   001A A3                  144 	inc	dptr
   001B F0                  145 	movx	@dptr,a
   001C A3                  146 	inc	dptr
   001D F0                  147 	movx	@dptr,a
   001E A3                  148 	inc	dptr
   001F F0                  149 	movx	@dptr,a
                            150 ;	_divulong.c:337: do
   0020 90s00r00            151 	mov	dptr,#__divulong_PARM_2
   0023 E0                  152 	movx	a,@dptr
   0024 FA                  153 	mov	r2,a
   0025 A3                  154 	inc	dptr
   0026 E0                  155 	movx	a,@dptr
   0027 FB                  156 	mov	r3,a
   0028 A3                  157 	inc	dptr
   0029 E0                  158 	movx	a,@dptr
   002A FC                  159 	mov	r4,a
   002B A3                  160 	inc	dptr
   002C E0                  161 	movx	a,@dptr
   002D FD                  162 	mov	r5,a
   002E 75*00 20            163 	mov	__divulong_sloc0_1_0,#0x20
   0031                     164 00105$:
                            165 ;	_divulong.c:340: c = MSB_SET(x);
   0031 90s00r04            166 	mov	dptr,#__divulong_x_1_1
   0034 E0                  167 	movx	a,@dptr
   0035 FF                  168 	mov	r7,a
   0036 A3                  169 	inc	dptr
   0037 E0                  170 	movx	a,@dptr
   0038 F8                  171 	mov	r0,a
   0039 A3                  172 	inc	dptr
   003A E0                  173 	movx	a,@dptr
   003B F9                  174 	mov	r1,a
   003C A3                  175 	inc	dptr
   003D E0                  176 	movx	a,@dptr
   003E FE                  177 	mov	r6,a
   003F 33                  178 	rlc	a
   0040 92*00               179 	mov	__divulong_c_1_1,c
                            180 ;	_divulong.c:341: x <<= 1;
   0042 EF                  181 	mov	a,r7
   0043 2F                  182 	add	a,r7
   0044 FF                  183 	mov	r7,a
   0045 E8                  184 	mov	a,r0
   0046 33                  185 	rlc	a
   0047 F8                  186 	mov	r0,a
   0048 E9                  187 	mov	a,r1
   0049 33                  188 	rlc	a
   004A F9                  189 	mov	r1,a
   004B EE                  190 	mov	a,r6
   004C 33                  191 	rlc	a
   004D FE                  192 	mov	r6,a
   004E 90s00r04            193 	mov	dptr,#__divulong_x_1_1
   0051 EF                  194 	mov	a,r7
   0052 F0                  195 	movx	@dptr,a
   0053 A3                  196 	inc	dptr
   0054 E8                  197 	mov	a,r0
   0055 F0                  198 	movx	@dptr,a
   0056 A3                  199 	inc	dptr
   0057 E9                  200 	mov	a,r1
   0058 F0                  201 	movx	@dptr,a
   0059 A3                  202 	inc	dptr
   005A EE                  203 	mov	a,r6
   005B F0                  204 	movx	@dptr,a
                            205 ;	_divulong.c:342: reste <<= 1;
   005C 90s00r08            206 	mov	dptr,#__divulong_reste_1_1
   005F E0                  207 	movx	a,@dptr
   0060 FE                  208 	mov	r6,a
   0061 A3                  209 	inc	dptr
   0062 E0                  210 	movx	a,@dptr
   0063 FF                  211 	mov	r7,a
   0064 A3                  212 	inc	dptr
   0065 E0                  213 	movx	a,@dptr
   0066 F8                  214 	mov	r0,a
   0067 A3                  215 	inc	dptr
   0068 E0                  216 	movx	a,@dptr
   0069 F9                  217 	mov	r1,a
   006A EE                  218 	mov	a,r6
   006B 2E                  219 	add	a,r6
   006C FE                  220 	mov	r6,a
   006D EF                  221 	mov	a,r7
   006E 33                  222 	rlc	a
   006F FF                  223 	mov	r7,a
   0070 E8                  224 	mov	a,r0
   0071 33                  225 	rlc	a
   0072 F8                  226 	mov	r0,a
   0073 E9                  227 	mov	a,r1
   0074 33                  228 	rlc	a
   0075 F9                  229 	mov	r1,a
   0076 90s00r08            230 	mov	dptr,#__divulong_reste_1_1
   0079 EE                  231 	mov	a,r6
   007A F0                  232 	movx	@dptr,a
   007B A3                  233 	inc	dptr
   007C EF                  234 	mov	a,r7
   007D F0                  235 	movx	@dptr,a
   007E A3                  236 	inc	dptr
   007F E8                  237 	mov	a,r0
   0080 F0                  238 	movx	@dptr,a
   0081 A3                  239 	inc	dptr
   0082 E9                  240 	mov	a,r1
   0083 F0                  241 	movx	@dptr,a
                            242 ;	_divulong.c:343: if (c)
   0084 30*00 1E            243 	jnb	__divulong_c_1_1,00102$
                            244 ;	_divulong.c:344: reste |= 1L;
   0087 90s00r08            245 	mov	dptr,#__divulong_reste_1_1
   008A E0                  246 	movx	a,@dptr
   008B FF                  247 	mov	r7,a
   008C A3                  248 	inc	dptr
   008D E0                  249 	movx	a,@dptr
   008E F8                  250 	mov	r0,a
   008F A3                  251 	inc	dptr
   0090 E0                  252 	movx	a,@dptr
   0091 F9                  253 	mov	r1,a
   0092 A3                  254 	inc	dptr
   0093 E0                  255 	movx	a,@dptr
   0094 FE                  256 	mov	r6,a
   0095 90s00r08            257 	mov	dptr,#__divulong_reste_1_1
   0098 74 01               258 	mov	a,#0x01
   009A 4F                  259 	orl	a,r7
   009B F0                  260 	movx	@dptr,a
   009C A3                  261 	inc	dptr
   009D E8                  262 	mov	a,r0
   009E F0                  263 	movx	@dptr,a
   009F A3                  264 	inc	dptr
   00A0 E9                  265 	mov	a,r1
   00A1 F0                  266 	movx	@dptr,a
   00A2 A3                  267 	inc	dptr
   00A3 EE                  268 	mov	a,r6
   00A4 F0                  269 	movx	@dptr,a
   00A5                     270 00102$:
                            271 ;	_divulong.c:346: if (reste >= y)
   00A5 90s00r08            272 	mov	dptr,#__divulong_reste_1_1
   00A8 E0                  273 	movx	a,@dptr
   00A9 FE                  274 	mov	r6,a
   00AA A3                  275 	inc	dptr
   00AB E0                  276 	movx	a,@dptr
   00AC FF                  277 	mov	r7,a
   00AD A3                  278 	inc	dptr
   00AE E0                  279 	movx	a,@dptr
   00AF F8                  280 	mov	r0,a
   00B0 A3                  281 	inc	dptr
   00B1 E0                  282 	movx	a,@dptr
   00B2 F9                  283 	mov	r1,a
   00B3 C3                  284 	clr	c
   00B4 EE                  285 	mov	a,r6
   00B5 9A                  286 	subb	a,r2
   00B6 EF                  287 	mov	a,r7
   00B7 9B                  288 	subb	a,r3
   00B8 E8                  289 	mov	a,r0
   00B9 9C                  290 	subb	a,r4
   00BA E9                  291 	mov	a,r1
   00BB 9D                  292 	subb	a,r5
   00BC 40 31               293 	jc	00106$
                            294 ;	_divulong.c:348: reste -= y;
   00BE 90s00r08            295 	mov	dptr,#__divulong_reste_1_1
   00C1 EE                  296 	mov	a,r6
   00C2 C3                  297 	clr	c
   00C3 9A                  298 	subb	a,r2
   00C4 F0                  299 	movx	@dptr,a
   00C5 EF                  300 	mov	a,r7
   00C6 9B                  301 	subb	a,r3
   00C7 A3                  302 	inc	dptr
   00C8 F0                  303 	movx	@dptr,a
   00C9 E8                  304 	mov	a,r0
   00CA 9C                  305 	subb	a,r4
   00CB A3                  306 	inc	dptr
   00CC F0                  307 	movx	@dptr,a
   00CD E9                  308 	mov	a,r1
   00CE 9D                  309 	subb	a,r5
   00CF A3                  310 	inc	dptr
   00D0 F0                  311 	movx	@dptr,a
                            312 ;	_divulong.c:350: x |= 1L;
   00D1 90s00r04            313 	mov	dptr,#__divulong_x_1_1
   00D4 E0                  314 	movx	a,@dptr
   00D5 FE                  315 	mov	r6,a
   00D6 A3                  316 	inc	dptr
   00D7 E0                  317 	movx	a,@dptr
   00D8 FF                  318 	mov	r7,a
   00D9 A3                  319 	inc	dptr
   00DA E0                  320 	movx	a,@dptr
   00DB F8                  321 	mov	r0,a
   00DC A3                  322 	inc	dptr
   00DD E0                  323 	movx	a,@dptr
   00DE F9                  324 	mov	r1,a
   00DF 90s00r04            325 	mov	dptr,#__divulong_x_1_1
   00E2 74 01               326 	mov	a,#0x01
   00E4 4E                  327 	orl	a,r6
   00E5 F0                  328 	movx	@dptr,a
   00E6 A3                  329 	inc	dptr
   00E7 EF                  330 	mov	a,r7
   00E8 F0                  331 	movx	@dptr,a
   00E9 A3                  332 	inc	dptr
   00EA E8                  333 	mov	a,r0
   00EB F0                  334 	movx	@dptr,a
   00EC A3                  335 	inc	dptr
   00ED E9                  336 	mov	a,r1
   00EE F0                  337 	movx	@dptr,a
   00EF                     338 00106$:
                            339 ;	_divulong.c:353: while (--count);
   00EF D5*00 02            340 	djnz	__divulong_sloc0_1_0,00117$
   00F2 80 03               341 	sjmp	00118$
   00F4                     342 00117$:
   00F4 02s00r31            343 	ljmp	00105$
   00F7                     344 00118$:
                            345 ;	_divulong.c:354: return x;
   00F7 90s00r04            346 	mov	dptr,#__divulong_x_1_1
   00FA E0                  347 	movx	a,@dptr
   00FB FA                  348 	mov	r2,a
   00FC A3                  349 	inc	dptr
   00FD E0                  350 	movx	a,@dptr
   00FE FB                  351 	mov	r3,a
   00FF A3                  352 	inc	dptr
   0100 E0                  353 	movx	a,@dptr
   0101 FC                  354 	mov	r4,a
   0102 A3                  355 	inc	dptr
   0103 E0                  356 	movx	a,@dptr
   0104 8A 82               357 	mov	dpl,r2
   0106 8B 83               358 	mov	dph,r3
   0108 8C F0               359 	mov	b,r4
   010A 22                  360 	ret
                            361 	.area CSEG    (CODE)
                            362 	.area CONST   (CODE)
                            363 	.area XINIT   (CODE)
                            364 	.area CABS    (ABS,CODE)
