###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       193491   # Number of WRITE/WRITEP commands
num_reads_done                 =      1676416   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1346625   # Number of read row buffer hits
num_read_cmds                  =      1676411   # Number of READ/READP commands
num_writes_done                =       193494   # Number of read requests issued
num_write_row_hits             =       144418   # Number of write row buffer hits
num_act_cmds                   =       382080   # Number of ACT commands
num_pre_cmds                   =       382053   # Number of PRE commands
num_ondemand_pres              =       357297   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9603787   # Cyles of rank active rank.0
rank_active_cycles.1           =      9436483   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       396213   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       563517   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1767326   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        42371   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13152   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8543   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7002   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4907   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3234   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2502   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1751   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1514   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17654   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           66   # Write cmd latency (cycles)
write_latency[40-59]           =           80   # Write cmd latency (cycles)
write_latency[60-79]           =          143   # Write cmd latency (cycles)
write_latency[80-99]           =          242   # Write cmd latency (cycles)
write_latency[100-119]         =          346   # Write cmd latency (cycles)
write_latency[120-139]         =          499   # Write cmd latency (cycles)
write_latency[140-159]         =          629   # Write cmd latency (cycles)
write_latency[160-179]         =          836   # Write cmd latency (cycles)
write_latency[180-199]         =          915   # Write cmd latency (cycles)
write_latency[200-]            =       189725   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       347489   # Read request latency (cycles)
read_latency[40-59]            =       147738   # Read request latency (cycles)
read_latency[60-79]            =       148776   # Read request latency (cycles)
read_latency[80-99]            =       100226   # Read request latency (cycles)
read_latency[100-119]          =        82681   # Read request latency (cycles)
read_latency[120-139]          =        72979   # Read request latency (cycles)
read_latency[140-159]          =        60475   # Read request latency (cycles)
read_latency[160-179]          =        51868   # Read request latency (cycles)
read_latency[180-199]          =        45589   # Read request latency (cycles)
read_latency[200-]             =       618585   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.65907e+08   # Write energy
read_energy                    =  6.75929e+09   # Read energy
act_energy                     =  1.04537e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.90182e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.70488e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99276e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88837e+09   # Active standby energy rank.1
average_read_latency           =      274.753   # Average read request latency (cycles)
average_interarrival           =      5.34772   # Average request interarrival latency (cycles)
total_energy                   =   2.1817e+10   # Total energy (pJ)
average_power                  =       2181.7   # Average power (mW)
average_bandwidth              =      15.9566   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       197705   # Number of WRITE/WRITEP commands
num_reads_done                 =      1730946   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1409196   # Number of read row buffer hits
num_read_cmds                  =      1730939   # Number of READ/READP commands
num_writes_done                =       197721   # Number of read requests issued
num_write_row_hits             =       146140   # Number of write row buffer hits
num_act_cmds                   =       376534   # Number of ACT commands
num_pre_cmds                   =       376505   # Number of PRE commands
num_ondemand_pres              =       350848   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9541684   # Cyles of rank active rank.0
rank_active_cycles.1           =      9512239   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       458316   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       487761   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1826744   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        42660   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12721   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8374   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6875   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4893   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3123   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2446   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1778   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1534   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17612   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =           87   # Write cmd latency (cycles)
write_latency[40-59]           =           76   # Write cmd latency (cycles)
write_latency[60-79]           =          164   # Write cmd latency (cycles)
write_latency[80-99]           =          246   # Write cmd latency (cycles)
write_latency[100-119]         =          377   # Write cmd latency (cycles)
write_latency[120-139]         =          525   # Write cmd latency (cycles)
write_latency[140-159]         =          653   # Write cmd latency (cycles)
write_latency[160-179]         =          786   # Write cmd latency (cycles)
write_latency[180-199]         =         1062   # Write cmd latency (cycles)
write_latency[200-]            =       193710   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       353455   # Read request latency (cycles)
read_latency[40-59]            =       154668   # Read request latency (cycles)
read_latency[60-79]            =       151256   # Read request latency (cycles)
read_latency[80-99]            =       104086   # Read request latency (cycles)
read_latency[100-119]          =        87233   # Read request latency (cycles)
read_latency[120-139]          =        76645   # Read request latency (cycles)
read_latency[140-159]          =        63070   # Read request latency (cycles)
read_latency[160-179]          =        54393   # Read request latency (cycles)
read_latency[180-199]          =        46982   # Read request latency (cycles)
read_latency[200-]             =       639146   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.86943e+08   # Write energy
read_energy                    =  6.97915e+09   # Read energy
act_energy                     =   1.0302e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.19992e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.34125e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95401e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93564e+09   # Active standby energy rank.1
average_read_latency           =      275.045   # Average read request latency (cycles)
average_interarrival           =      5.18468   # Average request interarrival latency (cycles)
total_energy                   =  2.20447e+10   # Total energy (pJ)
average_power                  =      2204.47   # Average power (mW)
average_bandwidth              =       16.458   # Average bandwidth
