INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:12:31 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 tehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.069ns (20.382%)  route 4.176ns (79.618%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 7.195 - 6.000 ) 
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=634, unset)          1.323     1.323    tehb1/clk
    SLICE_X6Y121         FDCE                                         r  tehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDCE (Prop_fdce_C_Q)         0.259     1.582 r  tehb1/full_reg_reg/Q
                         net (fo=42, routed)          0.460     2.042    tehb1/full_reg
    SLICE_X6Y121         LUT3 (Prop_lut3_I1_O)        0.043     2.085 f  tehb1/Memory_reg_0_3_0_5_i_3/O
                         net (fo=5, routed)           0.225     2.310    tehb1/dataInArray[0][0]
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.043     2.353 r  tehb1/data_reg[4]_i_3/O
                         net (fo=2, routed)           0.187     2.540    tehb1/data_reg[4]_i_3_n_0
    SLICE_X7Y122         LUT6 (Prop_lut6_I5_O)        0.043     2.583 f  tehb1/data_reg[6]_i_3/O
                         net (fo=3, routed)           0.306     2.889    tehb1/data_reg[6]_i_3_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.043     2.932 r  tehb1/dataOutArray[0]0_carry_i_8/O
                         net (fo=2, routed)           0.323     3.254    tehb1/dataOutArray[0]0_carry_i_8_n_0
    SLICE_X7Y121         LUT4 (Prop_lut4_I0_O)        0.043     3.297 r  tehb1/data_reg[7]_i_5/O
                         net (fo=4, routed)           0.295     3.592    tehb1/data_reg_reg[7]_0
    SLICE_X9Y121         LUT5 (Prop_lut5_I0_O)        0.043     3.635 r  tehb1/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.635    cmpi2/S[2]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.830 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=20, routed)          0.361     4.191    oehb5/O118[0]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.043     4.234 r  oehb5/Memory_reg_0_7_0_0_i_3/O
                         net (fo=6, routed)           0.299     4.533    control_merge5/oehb1/data_reg_reg[0]_3
    SLICE_X8Y122         LUT5 (Prop_lut5_I1_O)        0.043     4.576 r  control_merge5/oehb1/Memory_reg_0_7_0_0_i_1/O
                         net (fo=16, routed)          0.519     5.095    control_merge5/oehb1/data_reg_reg[0]_0
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.043     5.138 r  control_merge5/oehb1/reg_value_i_4__0/O
                         net (fo=1, routed)           0.360     5.498    fork7/generateBlocks[1].regblock/reg_value_reg_9
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.049     5.547 f  fork7/generateBlocks[1].regblock/reg_value_i_2__6/O
                         net (fo=4, routed)           0.275     5.822    fork7/generateBlocks[1].regblock/reg_value_reg_4
    SLICE_X5Y121         LUT6 (Prop_lut6_I2_O)        0.136     5.958 r  fork7/generateBlocks[1].regblock/full_reg_i_2__2/O
                         net (fo=4, routed)           0.369     6.327    tehb1/data_reg_reg[0]_1
    SLICE_X4Y121         LUT3 (Prop_lut3_I2_O)        0.043     6.370 r  tehb1/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.198     6.568    tehb1/reg_en
    SLICE_X7Y121         FDCE                                         r  tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=634, unset)          1.195     7.195    tehb1/clk
    SLICE_X7Y121         FDCE                                         r  tehb1/data_reg_reg[0]/C
                         clock pessimism              0.106     7.301    
                         clock uncertainty           -0.035     7.266    
    SLICE_X7Y121         FDCE (Setup_fdce_C_CE)      -0.201     7.065    tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  0.497    




