// Seed: 601413255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_7 = -1;
  end
  parameter id_8 = 1;
  wire id_9, id_10;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    input tri id_5,
    id_39,
    input tri id_6,
    input supply0 id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    input tri1 id_11,
    output tri id_12,
    output wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri1 id_17,
    output uwire id_18,
    input wand id_19,
    input supply0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input supply0 id_23,
    input tri0 id_24,
    input tri id_25,
    output supply0 id_26,
    input tri0 id_27,
    output wor id_28,
    output wor id_29,
    input supply0 id_30,
    output wand id_31,
    output wand id_32,
    input tri0 id_33,
    input tri0 id_34,
    output wand id_35,
    input tri1 id_36,
    id_40,
    output tri1 id_37
);
  assign id_18 = id_20;
  wor id_41, id_42, id_43, id_44;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_42,
      id_44,
      id_41,
      id_43,
      id_42
  );
  assign id_41 = -1;
endmodule
