<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4046" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4046{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4046{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4046{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4046{left:95px;bottom:1088px;letter-spacing:-0.29px;word-spacing:7.65px;}
#t5_4046{left:121px;bottom:1061px;}
#t6_4046{left:147px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t7_4046{left:121px;bottom:1037px;}
#t8_4046{left:147px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_4046{left:95px;bottom:1014px;letter-spacing:-0.37px;word-spacing:7.82px;}
#ta_4046{left:121px;bottom:988px;}
#tb_4046{left:147px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_4046{left:121px;bottom:963px;}
#td_4046{left:147px;bottom:965px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#te_4046{left:513px;bottom:965px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tf_4046{left:147px;bottom:949px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tg_4046{left:95px;bottom:924px;}
#th_4046{left:121px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_4046{left:121px;bottom:907px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_4046{left:95px;bottom:883px;}
#tk_4046{left:121px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_4046{left:95px;bottom:859px;}
#tm_4046{left:121px;bottom:859px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tn_4046{left:69px;bottom:832px;}
#to_4046{left:95px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tp_4046{left:95px;bottom:819px;letter-spacing:-0.13px;word-spacing:-0.33px;}
#tq_4046{left:69px;bottom:792px;}
#tr_4046{left:95px;bottom:796px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#ts_4046{left:95px;bottom:779px;letter-spacing:-0.15px;}
#tt_4046{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_4046{left:69px;bottom:696px;letter-spacing:0.13px;}
#tv_4046{left:151px;bottom:696px;letter-spacing:0.15px;word-spacing:0.01px;}
#tw_4046{left:69px;bottom:672px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tx_4046{left:69px;bottom:646px;}
#ty_4046{left:95px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_4046{left:95px;bottom:625px;}
#t10_4046{left:121px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t11_4046{left:121px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_4046{left:95px;bottom:584px;}
#t13_4046{left:121px;bottom:584px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t14_4046{left:187px;bottom:584px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t15_4046{left:690px;bottom:584px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t16_4046{left:121px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t17_4046{left:393px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t18_4046{left:121px;bottom:550px;letter-spacing:-0.13px;}
#t19_4046{left:95px;bottom:525px;}
#t1a_4046{left:121px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_4046{left:121px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_4046{left:95px;bottom:484px;}
#t1d_4046{left:121px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_4046{left:121px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1f_4046{left:121px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.36px;}
#t1g_4046{left:95px;bottom:426px;}
#t1h_4046{left:121px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_4046{left:121px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t1j_4046{left:121px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t1k_4046{left:579px;bottom:399px;}
#t1l_4046{left:590px;bottom:393px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#t1m_4046{left:121px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1n_4046{left:95px;bottom:351px;}
#t1o_4046{left:121px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1p_4046{left:121px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1q_4046{left:121px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_4046{left:121px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_4046{left:95px;bottom:276px;}
#t1t_4046{left:121px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1u_4046{left:121px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_4046{left:121px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1w_4046{left:95px;bottom:218px;}
#t1x_4046{left:121px;bottom:218px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1y_4046{left:121px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1z_4046{left:385px;bottom:202px;}
#t20_4046{left:394px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t21_4046{left:121px;bottom:185px;letter-spacing:-0.17px;word-spacing:-0.96px;}
#t22_4046{left:121px;bottom:168px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t23_4046{left:690px;bottom:168px;}
#t24_4046{left:699px;bottom:168px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t25_4046{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t26_4046{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t27_4046{left:91px;bottom:116px;letter-spacing:-0.1px;}

.s1_4046{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4046{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4046{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4046{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4046{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4046{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4046{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4046{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_4046{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4046" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4046Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4046" style="-webkit-user-select: none;"><object width="935" height="1210" data="4046/4046.svg" type="image/svg+xml" id="pdf4046" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4046" class="t s1_4046">28-24 </span><span id="t2_4046" class="t s1_4046">Vol. 3C </span>
<span id="t3_4046" class="t s2_4046">VM EXITS </span>
<span id="t4_4046" class="t s3_4046">— CS. </span>
<span id="t5_4046" class="t s4_4046">• </span><span id="t6_4046" class="t s3_4046">The base-address and segment-limit fields are saved. </span>
<span id="t7_4046" class="t s4_4046">• </span><span id="t8_4046" class="t s3_4046">The L, D, and G bits are saved in the access-rights field. </span>
<span id="t9_4046" class="t s3_4046">— SS. </span>
<span id="ta_4046" class="t s4_4046">• </span><span id="tb_4046" class="t s3_4046">DPL is saved in the access-rights field. </span>
<span id="tc_4046" class="t s4_4046">• </span><span id="td_4046" class="t s3_4046">On processors that support Intel 64 architecture, bits </span><span id="te_4046" class="t s3_4046">63:32 of the value saved for the base address are </span>
<span id="tf_4046" class="t s3_4046">always zero. </span>
<span id="tg_4046" class="t s3_4046">— </span><span id="th_4046" class="t s3_4046">DS and ES. On processors that support Intel 64 architecture, bits 63:32 of the values saved for the base </span>
<span id="ti_4046" class="t s3_4046">addresses are always zero. </span>
<span id="tj_4046" class="t s3_4046">— </span><span id="tk_4046" class="t s3_4046">FS and GS. The base-address field is saved. </span>
<span id="tl_4046" class="t s3_4046">— </span><span id="tm_4046" class="t s3_4046">LDTR. The value saved for the base address is always canonical. </span>
<span id="tn_4046" class="t s5_4046">• </span><span id="to_4046" class="t s3_4046">If the register was not unusable, the values saved into the following fields are those which were in the register </span>
<span id="tp_4046" class="t s3_4046">before the VM exit: (1) base address; (2) segment limit; and (3) bits 7:0 and bits 15:12 in access rights. </span>
<span id="tq_4046" class="t s5_4046">• </span><span id="tr_4046" class="t s3_4046">Bits 31:17 and 11:8 in the access-rights field are always cleared. Bit 16 is set to 1 if and only if the segment is </span>
<span id="ts_4046" class="t s3_4046">unusable. </span>
<span id="tt_4046" class="t s3_4046">The contents of the GDTR and IDTR registers are saved into the corresponding base-address and limit fields. </span>
<span id="tu_4046" class="t s6_4046">28.3.3 </span><span id="tv_4046" class="t s6_4046">Saving RIP, RSP, RFLAGS, and SSP </span>
<span id="tw_4046" class="t s3_4046">The contents of the RIP, RSP, RFLAGS, and SSP (shadow-stack pointer) registers are saved as follows: </span>
<span id="tx_4046" class="t s5_4046">• </span><span id="ty_4046" class="t s3_4046">The value saved in the RIP field is determined by the nature and cause of the VM exit: </span>
<span id="tz_4046" class="t s3_4046">— </span><span id="t10_4046" class="t s3_4046">If the VM exit occurred in enclave mode, the value saved is the AEP of interrupted enclave thread (the </span>
<span id="t11_4046" class="t s3_4046">remaining items do not apply). </span>
<span id="t12_4046" class="t s3_4046">— </span><span id="t13_4046" class="t s3_4046">If the VM </span><span id="t14_4046" class="t s3_4046">exit occurs due to by an attempt to execute an instruction that causes VM </span><span id="t15_4046" class="t s3_4046">exits unconditionally or </span>
<span id="t16_4046" class="t s3_4046">that has been configured to cause a VM </span><span id="t17_4046" class="t s3_4046">exit via the VM-execution controls, the value saved references that </span>
<span id="t18_4046" class="t s3_4046">instruction. </span>
<span id="t19_4046" class="t s3_4046">— </span><span id="t1a_4046" class="t s3_4046">If the VM exit is caused by an occurrence of an INIT signal, a start-up IPI (SIPI), or system-management </span>
<span id="t1b_4046" class="t s3_4046">interrupt (SMI), the value saved is that which was in RIP before the event occurred. </span>
<span id="t1c_4046" class="t s3_4046">— </span><span id="t1d_4046" class="t s3_4046">If the VM exit occurs due to the 1-setting of either the “interrupt-window exiting” VM-execution control or </span>
<span id="t1e_4046" class="t s3_4046">the “NMI-window exiting” VM-execution control, the value saved is that which would be in the register had </span>
<span id="t1f_4046" class="t s3_4046">the VM exit not occurred. </span>
<span id="t1g_4046" class="t s3_4046">— </span><span id="t1h_4046" class="t s3_4046">If the VM exit is due to an external interrupt, non-maskable interrupt (NMI), or hardware exception (as </span>
<span id="t1i_4046" class="t s3_4046">defined in Section 28.2.2), the value saved is the return pointer that would have been saved (either on the </span>
<span id="t1j_4046" class="t s3_4046">stack had the event been delivered through a trap or interrupt gate, </span>
<span id="t1k_4046" class="t s7_4046">1 </span>
<span id="t1l_4046" class="t s3_4046">or into the old task-state segment had </span>
<span id="t1m_4046" class="t s3_4046">the event been delivered through a task gate). </span>
<span id="t1n_4046" class="t s3_4046">— </span><span id="t1o_4046" class="t s3_4046">If the VM exit is due to a triple fault, the value saved is the return pointer that would have been saved </span>
<span id="t1p_4046" class="t s3_4046">(either on the stack had the event been delivered through a trap or interrupt gate, or into the old task-state </span>
<span id="t1q_4046" class="t s3_4046">segment had the event been delivered through a task gate) had delivery of the double fault not </span>
<span id="t1r_4046" class="t s3_4046">encountered the nested exception that caused the triple fault. </span>
<span id="t1s_4046" class="t s3_4046">— </span><span id="t1t_4046" class="t s3_4046">If the VM exit is due to a software exception (due to an execution of INT3 or INTO) or a privileged software </span>
<span id="t1u_4046" class="t s3_4046">exception (due to an execution of INT1), the value saved references the INT3, INTO, or INT1 instruction </span>
<span id="t1v_4046" class="t s3_4046">that caused that exception. </span>
<span id="t1w_4046" class="t s3_4046">— </span><span id="t1x_4046" class="t s3_4046">Suppose that the VM exit is due to a task switch that was caused by execution of CALL, IRET, or JMP or by </span>
<span id="t1y_4046" class="t s3_4046">execution of a software interrupt (INT </span><span id="t1z_4046" class="t s8_4046">n</span><span id="t20_4046" class="t s3_4046">), software exception (due to execution of INT3 or INTO), or </span>
<span id="t21_4046" class="t s3_4046">privileged software exception (due to execution of INT1) that encountered a task gate in the IDT. The value </span>
<span id="t22_4046" class="t s3_4046">saved references the instruction that caused the task switch (CALL, IRET, JMP, INT </span><span id="t23_4046" class="t s8_4046">n</span><span id="t24_4046" class="t s3_4046">, INT3, INTO, INT1). </span>
<span id="t25_4046" class="t s9_4046">1. </span><span id="t26_4046" class="t s9_4046">The reference here is to the full value of RIP before any truncation that would occur had the stack width been only 32 bits or 16 </span>
<span id="t27_4046" class="t s9_4046">bits. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
