Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 18 09:13:50 2024
| Host         : xjh-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.909        0.000                      0                  280        0.114        0.000                      0                  280        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.909        0.000                      0                  280        0.114        0.000                      0                  280        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.828ns (17.303%)  route 3.957ns (82.697%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.144     8.097    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X6Y147         LUT6 (Prop_lut6_I1_O)        0.124     8.221 r  craft_encrypt_inst/ciphertext[26]_i_2/O
                         net (fo=1, routed)           0.689     8.910    craft_encrypt_inst/tk[26]
    SLICE_X6Y147         LUT2 (Prop_lut2_I0_O)        0.124     9.034 r  craft_encrypt_inst/ciphertext[26]_i_1/O
                         net (fo=5, routed)           1.123    10.158    craft_encrypt_inst/add_key[26]
    SLICE_X5Y145         LUT6 (Prop_lut6_I2_O)        0.124    10.282 r  craft_encrypt_inst/state[40]_i_1/O
                         net (fo=1, routed)           0.000    10.282    craft_encrypt_inst/p_1_in[40]
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.587    15.009    craft_encrypt_inst/clk
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[40]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.029    15.191    craft_encrypt_inst/state_reg[40]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.828ns (17.307%)  route 3.956ns (82.693%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.144     8.097    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X6Y147         LUT6 (Prop_lut6_I1_O)        0.124     8.221 r  craft_encrypt_inst/ciphertext[26]_i_2/O
                         net (fo=1, routed)           0.689     8.910    craft_encrypt_inst/tk[26]
    SLICE_X6Y147         LUT2 (Prop_lut2_I0_O)        0.124     9.034 f  craft_encrypt_inst/ciphertext[26]_i_1/O
                         net (fo=5, routed)           1.122    10.157    craft_encrypt_inst/add_key[26]
    SLICE_X5Y145         LUT6 (Prop_lut6_I0_O)        0.124    10.281 r  craft_encrypt_inst/state[43]_i_1/O
                         net (fo=1, routed)           0.000    10.281    craft_encrypt_inst/p_1_in[43]
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.587    15.009    craft_encrypt_inst/clk
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[43]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X5Y145         FDRE (Setup_fdre_C_D)        0.031    15.193    craft_encrypt_inst/state_reg[43]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.828ns (17.751%)  route 3.837ns (82.249%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.350     8.303    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X8Y146         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.502     8.928    craft_encrypt_inst/tk[31]
    SLICE_X8Y146         LUT2 (Prop_lut2_I0_O)        0.124     9.052 r  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           0.985    10.037    craft_encrypt_inst/add_key[31]
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.161 r  craft_encrypt_inst/state[38]_i_1/O
                         net (fo=1, routed)           0.000    10.161    craft_encrypt_inst/p_1_in[38]
    SLICE_X11Y146        FDRE                                         r  craft_encrypt_inst/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511    14.933    craft_encrypt_inst/clk
    SLICE_X11Y146        FDRE                                         r  craft_encrypt_inst/state_reg[38]/C
                         clock pessimism              0.188    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)        0.029    15.115    craft_encrypt_inst/state_reg[38]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.058ns (22.624%)  route 3.618ns (77.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.298     8.251    craft_encrypt_inst/craft_round_constants_inst_0/ciphertext_reg[40][1]
    SLICE_X2Y146         LUT6 (Prop_lut6_I1_O)        0.124     8.375 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[40]_i_2/O
                         net (fo=1, routed)           0.452     8.827    craft_encrypt_inst/craft_round_constants_inst_0/tk[40]
    SLICE_X2Y146         LUT4 (Prop_lut4_I0_O)        0.150     8.977 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[40]_i_1/O
                         net (fo=5, routed)           0.868     9.845    craft_encrypt_inst/craft_round_constants_inst_0/add_key[0]
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.328    10.173 r  craft_encrypt_inst/craft_round_constants_inst_0/state[24]_i_1/O
                         net (fo=1, routed)           0.000    10.173    craft_encrypt_inst/p_1_in[24]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.587    15.009    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[24]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y146         FDRE (Setup_fdre_C_D)        0.029    15.191    craft_encrypt_inst/state_reg[24]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.024ns (20.748%)  route 3.911ns (79.252%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.440     8.392    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X4Y147         LUT6 (Prop_lut6_I1_O)        0.124     8.516 r  craft_encrypt_inst/ciphertext[9]_i_2/O
                         net (fo=1, routed)           0.484     9.000    craft_encrypt_inst/tk[9]
    SLICE_X4Y147         LUT2 (Prop_lut2_I0_O)        0.118     9.118 f  craft_encrypt_inst/ciphertext[9]_i_1/O
                         net (fo=4, routed)           0.988    10.106    craft_encrypt_inst/add_key[9]
    SLICE_X7Y150         LUT6 (Prop_lut6_I2_O)        0.326    10.432 r  craft_encrypt_inst/state[55]_i_1/O
                         net (fo=1, routed)           0.000    10.432    craft_encrypt_inst/p_1_in[55]
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764    15.186    craft_encrypt_inst/clk
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[55]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y150         FDRE (Setup_fdre_C_D)        0.032    15.451    craft_encrypt_inst/state_reg[55]
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.024ns (20.756%)  route 3.909ns (79.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.440     8.392    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X4Y147         LUT6 (Prop_lut6_I1_O)        0.124     8.516 r  craft_encrypt_inst/ciphertext[9]_i_2/O
                         net (fo=1, routed)           0.484     9.000    craft_encrypt_inst/tk[9]
    SLICE_X4Y147         LUT2 (Prop_lut2_I0_O)        0.118     9.118 r  craft_encrypt_inst/ciphertext[9]_i_1/O
                         net (fo=4, routed)           0.986    10.104    craft_encrypt_inst/add_key[9]
    SLICE_X7Y150         LUT6 (Prop_lut6_I1_O)        0.326    10.430 r  craft_encrypt_inst/state[54]_i_1/O
                         net (fo=1, routed)           0.000    10.430    craft_encrypt_inst/p_1_in[54]
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764    15.186    craft_encrypt_inst/clk
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[54]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y150         FDRE (Setup_fdre_C_D)        0.031    15.450    craft_encrypt_inst/state_reg[54]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.058ns (22.659%)  route 3.611ns (77.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.298     8.251    craft_encrypt_inst/craft_round_constants_inst_0/ciphertext_reg[40][1]
    SLICE_X2Y146         LUT6 (Prop_lut6_I1_O)        0.124     8.375 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[40]_i_2/O
                         net (fo=1, routed)           0.452     8.827    craft_encrypt_inst/craft_round_constants_inst_0/tk[40]
    SLICE_X2Y146         LUT4 (Prop_lut4_I0_O)        0.150     8.977 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[40]_i_1/O
                         net (fo=5, routed)           0.861     9.838    craft_encrypt_inst/craft_round_constants_inst_0/add_key[0]
    SLICE_X4Y146         LUT5 (Prop_lut5_I2_O)        0.328    10.166 r  craft_encrypt_inst/craft_round_constants_inst_0/state[25]_i_1/O
                         net (fo=1, routed)           0.000    10.166    craft_encrypt_inst/p_1_in[25]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.587    15.009    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[25]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y146         FDRE (Setup_fdre_C_D)        0.031    15.193    craft_encrypt_inst/state_reg[25]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.058ns (21.763%)  route 3.803ns (78.237%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.114     8.066    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  craft_encrypt_inst/ciphertext[8]_i_2/O
                         net (fo=1, routed)           0.674     8.865    craft_encrypt_inst/tk[8]
    SLICE_X4Y148         LUT2 (Prop_lut2_I0_O)        0.152     9.017 r  craft_encrypt_inst/ciphertext[8]_i_1/O
                         net (fo=5, routed)           1.016    10.032    craft_encrypt_inst/add_key[8]
    SLICE_X7Y150         LUT6 (Prop_lut6_I1_O)        0.326    10.358 r  craft_encrypt_inst/state[52]_i_1/O
                         net (fo=1, routed)           0.000    10.358    craft_encrypt_inst/p_1_in[52]
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764    15.186    craft_encrypt_inst/clk
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[52]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y150         FDRE (Setup_fdre_C_D)        0.029    15.448    craft_encrypt_inst/state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.698ns (16.583%)  route 3.511ns (83.417%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.440     8.392    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X4Y147         LUT6 (Prop_lut6_I1_O)        0.124     8.516 r  craft_encrypt_inst/ciphertext[9]_i_2/O
                         net (fo=1, routed)           0.484     9.000    craft_encrypt_inst/tk[9]
    SLICE_X4Y147         LUT2 (Prop_lut2_I0_O)        0.118     9.118 r  craft_encrypt_inst/ciphertext[9]_i_1/O
                         net (fo=4, routed)           0.588     9.706    craft_encrypt_inst/add_key[9]
    SLICE_X4Y147         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    craft_encrypt_inst/clk
    SLICE_X4Y147         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[9]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X4Y147         FDRE (Setup_fdre_C_D)       -0.283    14.880    craft_encrypt_inst/ciphertext_reg[9]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.828ns (17.615%)  route 3.872ns (82.385%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.894     5.497    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          2.146     8.099    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124     8.223 r  craft_encrypt_inst/ciphertext[11]_i_2/O
                         net (fo=1, routed)           0.433     8.656    craft_encrypt_inst/tk[11]
    SLICE_X5Y148         LUT2 (Prop_lut2_I0_O)        0.124     8.780 f  craft_encrypt_inst/ciphertext[11]_i_1/O
                         net (fo=5, routed)           1.293    10.073    craft_encrypt_inst/add_key[11]
    SLICE_X7Y150         LUT5 (Prop_lut5_I0_O)        0.124    10.197 r  craft_encrypt_inst/state[53]_i_1/O
                         net (fo=1, routed)           0.000    10.197    craft_encrypt_inst/p_1_in[53]
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764    15.186    craft_encrypt_inst/clk
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[53]/C
                         clock pessimism              0.268    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X7Y150         FDRE (Setup_fdre_C_D)        0.031    15.450    craft_encrypt_inst/state_reg[53]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.278%)  route 0.184ns (49.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.680     1.600    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/state_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  craft_encrypt_inst/state_reg[46]/Q
                         net (fo=1, routed)           0.116     1.857    craft_encrypt_inst/craft_round_constants_inst_0/Q[14]
    SLICE_X2Y149         LUT4 (Prop_lut4_I2_O)        0.045     1.902 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[46]_i_1/O
                         net (fo=5, routed)           0.068     1.970    craft_encrypt_inst/add_key[46]
    SLICE_X3Y149         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.872     2.037    craft_encrypt_inst/clk
    SLICE_X3Y149         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[46]/C
                         clock pessimism             -0.250     1.786    
    SLICE_X3Y149         FDRE (Hold_fdre_C_D)         0.070     1.856    craft_encrypt_inst/ciphertext_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.277%)  route 0.390ns (67.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    craft_encrypt_inst/clk
    SLICE_X7Y149         FDRE                                         r  craft_encrypt_inst/state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  craft_encrypt_inst/state_reg[10]/Q
                         net (fo=3, routed)           0.390     2.049    craft_encrypt_inst/state[10]
    SLICE_X5Y150         LUT2 (Prop_lut2_I1_O)        0.045     2.094 r  craft_encrypt_inst/ciphertext[10]_i_1/O
                         net (fo=5, routed)           0.000     2.094    craft_encrypt_inst/add_key[10]
    SLICE_X5Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.957     2.122    craft_encrypt_inst/clk
    SLICE_X5Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[10]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.091     1.963    craft_encrypt_inst/ciphertext_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.874%)  route 0.363ns (66.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.570     1.489    craft_encrypt_inst/clk
    SLICE_X9Y149         FDRE                                         r  craft_encrypt_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  craft_encrypt_inst/state_reg[1]/Q
                         net (fo=3, routed)           0.235     1.865    craft_encrypt_inst/state[1]
    SLICE_X10Y151        LUT3 (Prop_lut3_I2_O)        0.045     1.910 r  craft_encrypt_inst/ciphertext[33]_i_1/O
                         net (fo=4, routed)           0.128     2.039    craft_encrypt_inst/add_key[33]
    SLICE_X10Y153        FDRE                                         r  craft_encrypt_inst/ciphertext_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.926     2.091    craft_encrypt_inst/clk
    SLICE_X10Y153        FDRE                                         r  craft_encrypt_inst/ciphertext_reg[33]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X10Y153        FDRE (Hold_fdre_C_D)         0.063     1.904    craft_encrypt_inst/ciphertext_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.185ns (38.141%)  route 0.300ns (61.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    craft_encrypt_inst/clk
    SLICE_X4Y149         FDRE                                         r  craft_encrypt_inst/state_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  craft_encrypt_inst/state_reg[22]/Q
                         net (fo=2, routed)           0.152     1.811    craft_encrypt_inst/state[22]
    SLICE_X5Y149         LUT2 (Prop_lut2_I1_O)        0.044     1.855 r  craft_encrypt_inst/ciphertext[22]_i_1/O
                         net (fo=5, routed)           0.148     2.002    craft_encrypt_inst/add_key[22]
    SLICE_X6Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.957     2.122    craft_encrypt_inst/clk
    SLICE_X6Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[22]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)        -0.008     1.864    craft_encrypt_inst/ciphertext_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.599     1.518    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X2Y149         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/Q
                         net (fo=2, routed)           0.082     1.765    craft_encrypt_inst/craft_round_constants_inst_0/rc[4]
    SLICE_X3Y149         LUT4 (Prop_lut4_I3_O)        0.048     1.813 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[44]_i_1/O
                         net (fo=5, routed)           0.000     1.813    craft_encrypt_inst/add_key[44]
    SLICE_X3Y149         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.872     2.037    craft_encrypt_inst/clk
    SLICE_X3Y149         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[44]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X3Y149         FDRE (Hold_fdre_C_D)         0.101     1.632    craft_encrypt_inst/ciphertext_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.995%)  route 0.135ns (42.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.681     1.601    craft_encrypt_inst/clk
    SLICE_X3Y152         FDRE                                         r  craft_encrypt_inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  craft_encrypt_inst/r_reg[0]/Q
                         net (fo=72, routed)          0.135     1.877    craft_encrypt_inst/craft_key_schedule_inst_0/t_key00
    SLICE_X2Y152         LUT6 (Prop_lut6_I2_O)        0.045     1.922 r  craft_encrypt_inst/r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.922    craft_encrypt_inst/p_0_in[5]
    SLICE_X2Y152         FDRE                                         r  craft_encrypt_inst/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.958     2.123    craft_encrypt_inst/clk
    SLICE_X2Y152         FDRE                                         r  craft_encrypt_inst/r_reg[5]/C
                         clock pessimism             -0.509     1.614    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.121     1.735    craft_encrypt_inst/r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.680     1.600    craft_encrypt_inst/clk
    SLICE_X7Y150         FDRE                                         r  craft_encrypt_inst/state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  craft_encrypt_inst/state_reg[53]/Q
                         net (fo=1, routed)           0.139     1.880    craft_encrypt_inst/state[53]
    SLICE_X6Y150         LUT4 (Prop_lut4_I2_O)        0.047     1.927 r  craft_encrypt_inst/ciphertext[53]_i_1/O
                         net (fo=4, routed)           0.000     1.927    craft_encrypt_inst/add_key[53]
    SLICE_X6Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.957     2.122    craft_encrypt_inst/clk
    SLICE_X6Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[53]/C
                         clock pessimism             -0.509     1.613    
    SLICE_X6Y150         FDRE (Hold_fdre_C_D)         0.123     1.736    craft_encrypt_inst/ciphertext_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.744%)  route 0.415ns (64.256%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    craft_encrypt_inst/clk
    SLICE_X4Y149         FDRE                                         r  craft_encrypt_inst/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  craft_encrypt_inst/state_reg[20]/Q
                         net (fo=2, routed)           0.172     1.831    craft_encrypt_inst/state[20]
    SLICE_X4Y150         LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  craft_encrypt_inst/ciphertext[20]_i_1/O
                         net (fo=5, routed)           0.243     2.119    craft_encrypt_inst/add_key[20]
    SLICE_X4Y150         LUT6 (Prop_lut6_I3_O)        0.045     2.164 r  craft_encrypt_inst/state[46]_i_1/O
                         net (fo=1, routed)           0.000     2.164    craft_encrypt_inst/p_1_in[46]
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/state_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.957     2.122    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/state_reg[46]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.092     1.964    craft_encrypt_inst/state_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.231ns (35.187%)  route 0.425ns (64.813%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    craft_encrypt_inst/clk
    SLICE_X4Y149         FDRE                                         r  craft_encrypt_inst/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  craft_encrypt_inst/state_reg[20]/Q
                         net (fo=2, routed)           0.172     1.831    craft_encrypt_inst/state[20]
    SLICE_X4Y150         LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  craft_encrypt_inst/ciphertext[20]_i_1/O
                         net (fo=5, routed)           0.253     2.129    craft_encrypt_inst/add_key[20]
    SLICE_X4Y150         LUT5 (Prop_lut5_I2_O)        0.045     2.174 r  craft_encrypt_inst/state[45]_i_1/O
                         net (fo=1, routed)           0.000     2.174    craft_encrypt_inst/p_1_in[45]
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/state_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.957     2.122    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/state_reg[45]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.091     1.963    craft_encrypt_inst/state_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.231ns (32.760%)  route 0.474ns (67.240%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.570     1.489    craft_encrypt_inst/clk
    SLICE_X9Y149         FDRE                                         r  craft_encrypt_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  craft_encrypt_inst/state_reg[1]/Q
                         net (fo=3, routed)           0.235     1.865    craft_encrypt_inst/state[1]
    SLICE_X10Y151        LUT3 (Prop_lut3_I2_O)        0.045     1.910 r  craft_encrypt_inst/ciphertext[33]_i_1/O
                         net (fo=4, routed)           0.239     2.150    craft_encrypt_inst/add_key[33]
    SLICE_X10Y152        LUT6 (Prop_lut6_I1_O)        0.045     2.195 r  craft_encrypt_inst/state[18]_i_1/O
                         net (fo=1, routed)           0.000     2.195    craft_encrypt_inst/p_1_in[18]
    SLICE_X10Y152        FDRE                                         r  craft_encrypt_inst/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.927     2.092    craft_encrypt_inst/clk
    SLICE_X10Y152        FDRE                                         r  craft_encrypt_inst/state_reg[18]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X10Y152        FDRE (Hold_fdre_C_D)         0.121     1.963    craft_encrypt_inst/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y152    craft_encrypt_inst/ciphertext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y150    craft_encrypt_inst/ciphertext_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y148    craft_encrypt_inst/ciphertext_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y149    craft_encrypt_inst/ciphertext_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y149    craft_encrypt_inst/ciphertext_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y148    craft_encrypt_inst/ciphertext_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y147    craft_encrypt_inst/ciphertext_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y152    craft_encrypt_inst/ciphertext_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y153   craft_encrypt_inst/ciphertext_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y152    craft_encrypt_inst/ciphertext_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y152    craft_encrypt_inst/ciphertext_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y150    craft_encrypt_inst/ciphertext_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y150    craft_encrypt_inst/ciphertext_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y148    craft_encrypt_inst/ciphertext_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y148    craft_encrypt_inst/ciphertext_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y149    craft_encrypt_inst/ciphertext_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y149    craft_encrypt_inst/ciphertext_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y149    craft_encrypt_inst/ciphertext_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y149    craft_encrypt_inst/ciphertext_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y152    craft_encrypt_inst/ciphertext_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y152    craft_encrypt_inst/ciphertext_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y150    craft_encrypt_inst/ciphertext_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y150    craft_encrypt_inst/ciphertext_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y148    craft_encrypt_inst/ciphertext_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y148    craft_encrypt_inst/ciphertext_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y149    craft_encrypt_inst/ciphertext_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y149    craft_encrypt_inst/ciphertext_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y149    craft_encrypt_inst/ciphertext_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y149    craft_encrypt_inst/ciphertext_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.899ns  (logic 1.631ns (27.648%)  route 4.268ns (72.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.679     5.899    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y147        FDRE                                         r  craft_encrypt_inst/state_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.512     4.934    craft_encrypt_inst/clk
    SLICE_X10Y147        FDRE                                         r  craft_encrypt_inst/state_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.899ns  (logic 1.631ns (27.648%)  route 4.268ns (72.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.679     5.899    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y147        FDRE                                         r  craft_encrypt_inst/state_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.512     4.934    craft_encrypt_inst/clk
    SLICE_X10Y147        FDRE                                         r  craft_encrypt_inst/state_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.779ns  (logic 1.631ns (28.223%)  route 4.148ns (71.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.559     5.779    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X11Y146        FDRE                                         r  craft_encrypt_inst/state_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.511     4.933    craft_encrypt_inst/clk
    SLICE_X11Y146        FDRE                                         r  craft_encrypt_inst/state_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.758ns  (logic 1.631ns (28.325%)  route 4.127ns (71.675%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.538     5.758    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508     4.930    craft_encrypt_inst/clk
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.758ns  (logic 1.631ns (28.325%)  route 4.127ns (71.675%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.538     5.758    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508     4.930    craft_encrypt_inst/clk
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.758ns  (logic 1.631ns (28.325%)  route 4.127ns (71.675%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.538     5.758    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508     4.930    craft_encrypt_inst/clk
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.631ns (29.031%)  route 3.987ns (70.969%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.398     5.618    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y147         FDRE                                         r  craft_encrypt_inst/state_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.931    craft_encrypt_inst/clk
    SLICE_X9Y147         FDRE                                         r  craft_encrypt_inst/state_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.631ns (29.031%)  route 3.987ns (70.969%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.398     5.618    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y147         FDRE                                         r  craft_encrypt_inst/state_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.931    craft_encrypt_inst/clk
    SLICE_X9Y147         FDRE                                         r  craft_encrypt_inst/state_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.631ns (29.223%)  route 3.950ns (70.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.362     5.581    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y152        FDRE                                         r  craft_encrypt_inst/state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.687     5.109    craft_encrypt_inst/clk
    SLICE_X10Y152        FDRE                                         r  craft_encrypt_inst/state_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.631ns (29.223%)  route 3.950ns (70.777%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.589     4.096    craft_encrypt_inst/rst_n
    SLICE_X3Y152         LUT2 (Prop_lut2_I0_O)        0.124     4.220 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.362     5.581    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y152        FDRE                                         r  craft_encrypt_inst/state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.687     5.109    craft_encrypt_inst/clk
    SLICE_X10Y152        FDRE                                         r  craft_encrypt_inst/state_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.320ns (44.176%)  route 0.404ns (55.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.404     0.678    craft_encrypt_inst/rst_n
    SLICE_X5Y145         LUT6 (Prop_lut6_I4_O)        0.045     0.723 r  craft_encrypt_inst/state[40]_i_1/O
                         net (fo=1, routed)           0.000     0.723    craft_encrypt_inst/p_1_in[40]
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[40]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.320ns (44.115%)  route 0.405ns (55.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.405     0.679    craft_encrypt_inst/rst_n
    SLICE_X5Y145         LUT6 (Prop_lut6_I4_O)        0.045     0.724 r  craft_encrypt_inst/state[43]_i_1/O
                         net (fo=1, routed)           0.000     0.724    craft_encrypt_inst/p_1_in[43]
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X5Y145         FDRE                                         r  craft_encrypt_inst/state_reg[43]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.320ns (37.671%)  route 0.529ns (62.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.529     0.803    craft_encrypt_inst/craft_round_constants_inst_0/rst_n
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.045     0.848 r  craft_encrypt_inst/craft_round_constants_inst_0/state[24]_i_1/O
                         net (fo=1, routed)           0.000     0.848    craft_encrypt_inst/p_1_in[24]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.320ns (37.627%)  route 0.530ns (62.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.530     0.804    craft_encrypt_inst/craft_round_constants_inst_0/rst_n
    SLICE_X4Y146         LUT5 (Prop_lut5_I3_O)        0.045     0.849 r  craft_encrypt_inst/craft_round_constants_inst_0/state[25]_i_1/O
                         net (fo=1, routed)           0.000     0.849    craft_encrypt_inst/p_1_in[25]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.320ns (35.213%)  route 0.588ns (64.787%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.588     0.863    craft_encrypt_inst/rst_n
    SLICE_X5Y146         LUT5 (Prop_lut5_I3_O)        0.045     0.908 r  craft_encrypt_inst/state[41]_i_1/O
                         net (fo=1, routed)           0.000     0.908    craft_encrypt_inst/p_1_in[41]
    SLICE_X5Y146         FDRE                                         r  craft_encrypt_inst/state_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X5Y146         FDRE                                         r  craft_encrypt_inst/state_reg[41]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.320ns (35.135%)  route 0.590ns (64.865%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.590     0.865    craft_encrypt_inst/rst_n
    SLICE_X5Y146         LUT6 (Prop_lut6_I4_O)        0.045     0.910 r  craft_encrypt_inst/state[42]_i_1/O
                         net (fo=1, routed)           0.000     0.910    craft_encrypt_inst/p_1_in[42]
    SLICE_X5Y146         FDRE                                         r  craft_encrypt_inst/state_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X5Y146         FDRE                                         r  craft_encrypt_inst/state_reg[42]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.320ns (32.792%)  route 0.655ns (67.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.655     0.930    craft_encrypt_inst/craft_round_constants_inst_0/rst_n
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  craft_encrypt_inst/craft_round_constants_inst_0/state[27]_i_1/O
                         net (fo=1, routed)           0.000     0.975    craft_encrypt_inst/p_1_in[27]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.320ns (32.702%)  route 0.658ns (67.298%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.658     0.932    craft_encrypt_inst/craft_round_constants_inst_0/rst_n
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.045     0.977 r  craft_encrypt_inst/craft_round_constants_inst_0/state[26]_i_1/O
                         net (fo=1, routed)           0.000     0.977    craft_encrypt_inst/p_1_in[26]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.320ns (30.170%)  route 0.740ns (69.830%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.740     1.014    craft_encrypt_inst/rst_n
    SLICE_X4Y148         LUT6 (Prop_lut6_I4_O)        0.045     1.059 r  craft_encrypt_inst/state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.059    craft_encrypt_inst/p_1_in[12]
    SLICE_X4Y148         FDRE                                         r  craft_encrypt_inst/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    craft_encrypt_inst/clk
    SLICE_X4Y148         FDRE                                         r  craft_encrypt_inst/state_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.320ns (30.134%)  route 0.741ns (69.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.741     1.016    craft_encrypt_inst/rst_n
    SLICE_X9Y146         LUT6 (Prop_lut6_I4_O)        0.045     1.061 r  craft_encrypt_inst/state[39]_i_1/O
                         net (fo=1, routed)           0.000     1.061    craft_encrypt_inst/p_1_in[39]
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.840     2.005    craft_encrypt_inst/clk
    SLICE_X9Y146         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C





