// Seed: 3911242112
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_4;
  logic id_5 (
      id_1,
      id_1,
      id_1
  );
  always @(posedge 1) id_1 <= #id_6 id_1 == 1'b0;
endmodule
