`timescale 1ps/1ps
`include "../define.v"

module FetchTargetQ (
    input          wire                                      Clk          ,
    input          wire                                      Rest         ,
    //for ctrl 
    input          wire                                      FetchTQStop  ,
    input          wire                                      FetchTQFlash ,
    output         wire                                      FetchReq     ,
    //for BTB
    input          wire          [`InstAddrBus]              PredictPc    ,
    input          wire          [2:0]                       PredictType  ,
    input          wire          [2:0]                       PredictPosi  ,
    input          wire                                      PredictDirct ,
    input          wire          [`InstAddrBus]              PredictRas   ,


                        
);
    
endmodule