<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>PLL_ADV</title></head>
<body class="markdown-body">
<h1>PLL_ADV</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  PLL_ADV<br />
<strong>Vendor:</strong>  GOWIN Semiconductor</p>
<h2>Summary</h2>
<p>Gowin FPGA provides a Phase Locked Loop (PLL), which is used to generate multiple clocks with defined phase and frequency relationships to a given input clock.    </p>
<h2>Reference</h2>
<ul>
<li><a href="http://cdn.gowinsemi.com.cn/UG306.pdf">UG306</a> - Gowin Clock User Guide(CN)</li>
<li><a href="http://cdn.gowinsemi.com.cn/UG306E.pdf">UG306E</a> - Gowin Clock User Guide(EN)</li>
</ul>
</body>
</html>
