
---------- Begin Simulation Statistics ----------
final_tick                                50458951000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81246                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738048                       # Number of bytes of host memory used
host_op_rate                                    81584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   779.21                       # Real time elapsed on the host
host_tick_rate                               64756956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63307420                       # Number of instructions simulated
sim_ops                                      63570407                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050459                       # Number of seconds simulated
sim_ticks                                 50458951000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.908474                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12380058                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14580474                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2833139                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13664135                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            991523                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         997505                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5982                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16804641                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3945                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65828                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1531911                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8109193                       # Number of branches committed
system.cpu0.commit.bw_lim_events               257914                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197958                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27804255                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52857793                       # Number of instructions committed
system.cpu0.commit.committedOps              52923595                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     94745476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.038581                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     64805293     68.40%     68.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15745774     16.62%     85.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8982696      9.48%     94.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3683079      3.89%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       598090      0.63%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       456125      0.48%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        88640      0.09%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       127865      0.13%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       257914      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     94745476                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603956                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50309974                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5140097                       # Number of loads committed
system.cpu0.commit.membars                     131673                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131682      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39934368     75.46%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5140367      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066625      3.90%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52923595                       # Class of committed instruction
system.cpu0.commit.refs                       7272579                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52857793                       # Number of Instructions Simulated
system.cpu0.committedOps                     52923595                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.885940                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.885940                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32562000                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301769                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10777130                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              87553382                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16342052                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47181927                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1532234                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2643205                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1213436                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16804641                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12030847                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     81982401                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                98101                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      99505050                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5666930                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168575                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14015474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13371581                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.998179                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          98831649                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.007482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.292116                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43396769     43.91%     43.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                32319936     32.70%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12765866     12.92%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4899538      4.96%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2040868      2.06%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1601008      1.62%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1804051      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     914      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2699      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            98831649                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12345975                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3850051                       # number of floating regfile writes
system.cpu0.idleCycles                         854957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1696542                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11717250                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.744554                       # Inst execution rate
system.cpu0.iew.exec_refs                    11242955                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2825947                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29482962                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8699195                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66492                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           429018                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3498985                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           80727342                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8417008                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1459793                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             74222053                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                172990                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                96252                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1532234                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               525380                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6038                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          286185                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1982                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3559098                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1366503                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           386                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        73223                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1623319                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 56928334                       # num instructions consuming a value
system.cpu0.iew.wb_count                     73695107                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820329                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 46699953                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.739268                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      73793912                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                85185666                       # number of integer regfile reads
system.cpu0.int_regfile_writes               56450359                       # number of integer regfile writes
system.cpu0.ipc                              0.530240                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530240                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131819      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             56952556     75.25%     75.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6166      0.01%     75.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8250      0.01%     75.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1859656      2.46%     77.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3385386      4.47%     82.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1017734      1.34%     83.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            929216      1.23%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8508932     11.24%     96.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2815983      3.72%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66111      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              75681847                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7258448                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14516589                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7235349                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9079791                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     471116                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006225                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 430848     91.45%     91.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5232      1.11%     92.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  11014      2.34%     94.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   57      0.01%     94.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  133      0.03%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  108      0.02%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21891      4.65%     99.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1824      0.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              68762696                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         236510607                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     66459758                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         99451549                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  80529036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 75681847                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198306                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27803743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           360738                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           348                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8423769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     98831649                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.765765                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.151192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           55012990     55.66%     55.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25413699     25.71%     81.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11724023     11.86%     93.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2889918      2.92%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1906460      1.93%     98.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1144435      1.16%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             454548      0.46%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             209563      0.21%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76013      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       98831649                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.759198                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           508991                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          160882                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8699195                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3498985                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10887634                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        99686606                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1231298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31136682                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43418311                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1097413                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19171638                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                110552                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6412                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            111541482                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              84686472                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           68566091                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45335745                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                125005                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1532234                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1632637                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25147775                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12651631                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        98889851                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22713                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               545                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2392107                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           544                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   175213774                       # The number of ROB reads
system.cpu0.rob.rob_writes                  165542156                       # The number of ROB writes
system.cpu0.timesIdled                          10702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  133                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.900790                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1020658                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1075500                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           183229                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1332067                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11382                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15070                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3688                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1632674                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1861                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65656                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           175307                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    925747                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22137                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1541724                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3800490                       # Number of instructions committed
system.cpu1.commit.committedOps               3866214                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     24040183                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.160823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.642421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22017835     91.59%     91.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1063910      4.43%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       394176      1.64%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       382512      1.59%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       121459      0.51%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28555      0.12%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6484      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3115      0.01%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22137      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     24040183                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17150                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3587673                       # Number of committed integer instructions.
system.cpu1.commit.loads                       986386                       # Number of loads committed
system.cpu1.commit.membars                     131334                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131334      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2328287     60.22%     63.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1052036     27.21%     90.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353865      9.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3866214                       # Class of committed instruction
system.cpu1.commit.refs                       1405925                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3800490                       # Number of Instructions Simulated
system.cpu1.committedOps                      3866214                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.434463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.434463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19668489                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8081                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              941529                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6092055                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1024561                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3261088                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175519                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14379                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196390                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1632674                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   781271                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23248396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54747                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6389925                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 366882                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066765                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            894169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1032040                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.261303                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24326047                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.265391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.669816                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19871281     81.69%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3156641     12.98%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  857264      3.52%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  273755      1.13%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   91051      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60657      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13422      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     338      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1638      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24326047                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         128067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              182186                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1110850                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197799                       # Inst execution rate
system.cpu1.iew.exec_refs                     1697147                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    526362                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18033923                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1313565                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66036                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165361                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              619659                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5407409                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1170785                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           220718                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4837005                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45218                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                53086                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175519                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               212817                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3169                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39150                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1879                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          133                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       327179                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       200120                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           345                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85963                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         96223                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2204150                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4729305                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785386                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1731108                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193395                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4735403                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6087031                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3043193                       # number of integer regfile writes
system.cpu1.ipc                              0.155413                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155413                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131415      2.60%      2.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3148911     62.26%     64.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 653      0.01%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1292860     25.56%     90.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             483812      9.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5057723                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33678                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006659                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11663     34.63%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21025     62.43%     97.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  984      2.92%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4959938                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34487525                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4729275                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6948736                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5209992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5057723                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197417                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1541194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            12444                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           196                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       787995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24326047                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207914                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.608634                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20903374     85.93%     85.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2364811      9.72%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             673267      2.77%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             253578      1.04%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              96696      0.40%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14020      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15271      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3106      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1924      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24326047                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206825                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           566704                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          181753                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1313565                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             619659                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     81                       # number of misc regfile reads
system.cpu1.numCycles                        24454114                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    76459227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19043647                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2463847                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                511921                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1196084                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 52132                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  388                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7482709                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5838426                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3648565                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3216790                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 57876                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175519                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               685717                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1184718                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7482691                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8290                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               289                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   982920                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           288                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29425516                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11102058                       # The number of ROB writes
system.cpu1.timesIdled                           2562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.062443                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 853632                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              888622                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154865                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1131366                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10556                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13776                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3220                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1372664                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1817                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65659                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           146976                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    803160                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20425                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1250947                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3418626                       # Number of instructions committed
system.cpu2.commit.committedOps               3484360                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23188857                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150260                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.623894                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21371507     92.16%     92.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       955878      4.12%     96.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       354269      1.53%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       335510      1.45%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       116256      0.50%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27733      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4628      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2651      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20425      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23188857                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16252                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3233659                       # Number of committed integer instructions.
system.cpu2.commit.loads                       893493                       # Number of loads committed
system.cpu2.commit.membars                     131346                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131346      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2079891     59.69%     63.46% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         959146     27.53%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313285      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3484360                       # Class of committed instruction
system.cpu2.commit.refs                       1272455                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3418626                       # Number of Instructions Simulated
system.cpu2.committedOps                      3484360                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.893859                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.893859                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19490657                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8077                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              792763                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5315640                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  872455                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2724341                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147161                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14264                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189144                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1372664                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   653618                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22506809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42294                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5550814                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 310100                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.058244                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            761888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            864188                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.235528                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23423758                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.239796                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.648736                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19596588     83.66%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2676962     11.43%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  758548      3.24%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  235338      1.00%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84388      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56171      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13615      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     419      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1729      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23423758                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         143767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152781                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  951094                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.181966                       # Inst execution rate
system.cpu2.iew.exec_refs                     1521456                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    467016                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17904391                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1155382                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66057                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           137225                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              537882                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4734829                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1054440                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           177286                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4288496                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 43432                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                54685                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147161                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               211869                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33817                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1624                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           89                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       261889                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       158920                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           288                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71619                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         81162                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2030688                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4193816                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.789054                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1602323                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177949                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4198343                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5399120                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2724765                       # number of integer regfile writes
system.cpu2.ipc                              0.145057                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145057                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131422      2.94%      2.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2750455     61.59%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 649      0.01%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1163738     26.06%     90.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             419445      9.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             25      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4465782                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 92                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      32023                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007171                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  11092     34.64%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19948     62.29%     96.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  977      3.05%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4366334                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32398156                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4193786                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5985403                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4537349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4465782                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197480                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1250468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10903                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       620941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23423758                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.190652                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.589846                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20424897     87.20%     87.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2060963      8.80%     96.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             589560      2.52%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224225      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93164      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12102      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14060      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2798      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1989      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23423758                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.189489                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           510556                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          155742                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1155382                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             537882                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     76                       # number of misc regfile reads
system.cpu2.numCycles                        23567525                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    77344798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18892602                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2244700                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                510432                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1019355                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 41188                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  386                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6526942                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5099574                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3228970                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2701650                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 45921                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147161                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               655814                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  984270                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6526924                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7176                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               286                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   970890                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           285                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27903336                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9705810                       # The number of ROB writes
system.cpu2.timesIdled                           2761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.897180                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 779448                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              830108                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           140170                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1041625                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9916                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12882                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2966                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1251787                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1843                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65654                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133239                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    744938                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18875                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197233                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1113849                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3230511                       # Number of instructions committed
system.cpu3.commit.committedOps               3296238                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22815399                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.144474                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.612066                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21095643     92.46%     92.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       905482      3.97%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334170      1.46%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316538      1.39%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110375      0.48%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27888      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4134      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2294      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18875      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22815399                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15684                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3059952                       # Number of committed integer instructions.
system.cpu3.commit.loads                       851904                       # Number of loads committed
system.cpu3.commit.membars                     131340                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131340      3.98%      3.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1952795     59.24%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         917552     27.84%     91.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293859      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3296238                       # Class of committed instruction
system.cpu3.commit.refs                       1211435                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3230511                       # Number of Instructions Simulated
system.cpu3.committedOps                      3296238                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.173096                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.173096                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19463196                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7072                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              725339                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4940774                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  783843                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2460407                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                133420                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12992                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               184644                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1251787                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   584299                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22198254                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37270                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5146735                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 280702                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.054020                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            686885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            789364                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.222103                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          23025510                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.226391                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.636917                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19511910     84.74%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2424071     10.53%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  714873      3.10%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  226597      0.98%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79583      0.35%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53378      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13233      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     383      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1482      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23025510                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         147254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              138593                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  874750                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.173247                       # Inst execution rate
system.cpu3.iew.exec_refs                     1437664                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    438969                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17773103                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1082735                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66047                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           123825                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              500886                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4409588                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               998695                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           161974                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4014606                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 26394                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                50985                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                133420                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               176839                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31648                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1452                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       230831                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       141355                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           273                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65046                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         73547                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1955488                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3928937                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.785901                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1536819                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169550                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3932318                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5059707                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2562736                       # number of integer regfile writes
system.cpu3.ipc                              0.139410                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139410                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131422      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2549353     61.04%     64.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 650      0.02%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1105584     26.47%     90.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             389504      9.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4176580                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31671                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007583                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10506     33.17%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19939     62.96%     96.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1220      3.85%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4076786                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31421315                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3928907                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5523033                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4212155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4176580                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197433                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1113349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11054                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           200                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       548186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     23025510                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181389                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.579271                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20241751     87.91%     87.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1894395      8.23%     96.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             558837      2.43%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             210310      0.91%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91355      0.40%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11085      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13516      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2448      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1813      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23025510                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180237                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           488057                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          147609                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1082735                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             500886                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     82                       # number of misc regfile reads
system.cpu3.numCycles                        23172764                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    77739847                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18832972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2133960                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                542396                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  923086                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 33328                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  826                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6072916                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4743784                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3020707                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2449412                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 49318                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                133420                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               678070                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  886747                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6072898                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8550                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               321                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   946098                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           313                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27206117                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9030517                       # The number of ROB writes
system.cpu3.timesIdled                           2642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       584663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1138133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       106162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        30321                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       431875                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         462196                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             307895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       397131                       # Transaction distribution
system.membus.trans_dist::CleanEvict           156166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              385                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            205                       # Transaction distribution
system.membus.trans_dist::ReadExReq            276326                       # Transaction distribution
system.membus.trans_dist::ReadExResp           276311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        307895                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            25                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1722339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1722339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     62805568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62805568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            584836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  584836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              584836                       # Request fanout histogram
system.membus.respLayer1.occupancy         3081380000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2891532001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    851185433.333333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5575726991.633565                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  37420397000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12155606500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  38303344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       649404                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          649404                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       649404                       # number of overall hits
system.cpu2.icache.overall_hits::total         649404                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4214                       # number of overall misses
system.cpu2.icache.overall_misses::total         4214                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    166364000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    166364000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    166364000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    166364000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       653618                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       653618                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       653618                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       653618                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006447                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006447                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006447                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006447                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 39478.879924                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 39478.879924                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 39478.879924                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 39478.879924                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   167.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3469                       # number of writebacks
system.cpu2.icache.writebacks::total             3469                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          713                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          713                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          713                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          713                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3501                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3501                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3501                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3501                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    136096500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    136096500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    136096500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    136096500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005356                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005356                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005356                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005356                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 38873.607541                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38873.607541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 38873.607541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38873.607541                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3469                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       649404                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         649404                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    166364000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    166364000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       653618                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       653618                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006447                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006447                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 39478.879924                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 39478.879924                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          713                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          713                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3501                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3501                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    136096500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    136096500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 38873.607541                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38873.607541                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.279090                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             638178                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3469                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           183.965984                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        371881000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.279090                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946222                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946222                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1310737                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1310737                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1156973                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1156973                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1156973                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1156973                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       162080                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        162080                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       162080                       # number of overall misses
system.cpu2.dcache.overall_misses::total       162080                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14881937099                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14881937099                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14881937099                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14881937099                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1319053                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1319053                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1319053                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1319053                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.122876                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.122876                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.122876                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.122876                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91818.466800                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91818.466800                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91818.466800                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91818.466800                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       174549                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       120069                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2532                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            604                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    68.937204                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   198.789735                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117565                       # number of writebacks
system.cpu2.dcache.writebacks::total           117565                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        84346                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84346                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        84346                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84346                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77734                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77734                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77734                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77734                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6661478842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6661478842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6661478842                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6661478842                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.058932                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.058932                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.058932                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.058932                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85695.819616                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85695.819616                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85695.819616                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85695.819616                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117565                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       895236                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         895236                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       110662                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       110662                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  10141954500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10141954500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1005898                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1005898                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.110013                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.110013                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91648.031845                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91648.031845                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        67722                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        67722                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42940                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42940                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3342486000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3342486000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77840.847694                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77840.847694                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261737                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261737                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51418                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51418                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4739982599                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4739982599                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92185.277510                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92185.277510                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16624                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16624                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34794                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34794                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3318992842                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3318992842                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95389.804047                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95389.804047                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           58                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1498000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1498000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.287129                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.287129                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25827.586207                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25827.586207                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       149500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       149500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.128713                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128713                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         5750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5750                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       383000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       383000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450382                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450382                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6491.525424                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6491.525424                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           58                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       334000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       334000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442748                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442748                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5758.620690                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5758.620690                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       104500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       104500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        95500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        95500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5320                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5320                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60339                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60339                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3857401500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3857401500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65659                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65659                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918975                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918975                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 63928.827127                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 63928.827127                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60339                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60339                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3797062500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3797062500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918975                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918975                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 62928.827127                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 62928.827127                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.696110                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1300044                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137994                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.421018                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        371892500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.696110                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2908111                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2908111                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    874848284.090909                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5638330939.606672                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  37419777000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11965626500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  38493324500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       580238                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          580238                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       580238                       # number of overall hits
system.cpu3.icache.overall_hits::total         580238                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4061                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4061                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4061                       # number of overall misses
system.cpu3.icache.overall_misses::total         4061                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172733999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172733999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172733999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172733999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       584299                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       584299                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       584299                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       584299                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006950                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006950                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006950                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006950                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 42534.843388                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42534.843388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 42534.843388                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42534.843388                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3318                       # number of writebacks
system.cpu3.icache.writebacks::total             3318                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          711                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          711                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          711                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          711                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3350                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3350                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3350                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3350                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    138799000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    138799000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    138799000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    138799000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005733                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005733                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005733                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005733                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 41432.537313                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41432.537313                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 41432.537313                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41432.537313                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3318                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       580238                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         580238                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172733999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172733999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       584299                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       584299                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006950                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006950                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 42534.843388                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42534.843388                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          711                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          711                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3350                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3350                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    138799000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    138799000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 41432.537313                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41432.537313                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.758603                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             569927                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3318                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           171.768234                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        379281000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.758603                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992456                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992456                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1171948                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1171948                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088634                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088634                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088634                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088634                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       156507                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        156507                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       156507                       # number of overall misses
system.cpu3.dcache.overall_misses::total       156507                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14502326126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14502326126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14502326126                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14502326126                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1245141                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1245141                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1245141                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1245141                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.125694                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.125694                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.125694                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.125694                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92662.475966                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92662.475966                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92662.475966                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92662.475966                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       163314                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       136090                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2414                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            690                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.652858                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   197.231884                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116951                       # number of writebacks
system.cpu3.dcache.writebacks::total           116951                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        79588                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        79588                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        79588                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        79588                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76919                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76919                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76919                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76919                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6569338388                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6569338388                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6569338388                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6569338388                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061775                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061775                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061775                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061775                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85405.925558                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85405.925558                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85405.925558                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85405.925558                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116951                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       845685                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         845685                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       105736                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       105736                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9837053500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9837053500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       951421                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       951421                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.111135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.111135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93034.099077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93034.099077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        63574                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        63574                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42162                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42162                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3259512500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3259512500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044315                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044315                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 77309.247664                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77309.247664                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242949                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242949                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50771                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50771                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4665272626                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4665272626                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       293720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       293720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.172855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.172855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 91888.531366                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91888.531366                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16014                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16014                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34757                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34757                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3309825888                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3309825888                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118334                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118334                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95227.605605                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95227.605605                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           63                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1300000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1300000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.304348                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.304348                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20634.920635                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20634.920635                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           28                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       109000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.135266                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.135266                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3892.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3892.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       530500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       530500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.478873                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.478873                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7801.470588                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7801.470588                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           66                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       471500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       471500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.464789                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7143.939394                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7143.939394                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        90500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        90500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        83500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        83500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5276                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5276                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60378                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60378                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3865238500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3865238500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919639                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919639                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64017.332472                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64017.332472                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60378                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60378                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3804860500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3804860500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919639                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919639                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63017.332472                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63017.332472                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.182599                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231327                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137213                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.973836                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        379292500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.182599                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974456                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974456                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2759527                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2759527                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        76956625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   209094082.923342                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    594365000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49843298000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    615653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12017474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12017474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12017474                       # number of overall hits
system.cpu0.icache.overall_hits::total       12017474                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13371                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13371                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13371                       # number of overall misses
system.cpu0.icache.overall_misses::total        13371                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    772806496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    772806496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    772806496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    772806496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12030845                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12030845                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12030845                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12030845                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001111                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001111                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57797.210082                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57797.210082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57797.210082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57797.210082                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3206                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.557377                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11773                       # number of writebacks
system.cpu0.icache.writebacks::total            11773                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1564                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11807                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11807                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11807                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11807                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    688775498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    688775498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    688775498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    688775498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000981                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000981                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000981                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000981                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58336.198696                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58336.198696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58336.198696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58336.198696                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11773                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12017474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12017474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13371                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13371                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    772806496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    772806496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12030845                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12030845                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57797.210082                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57797.210082                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11807                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11807                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    688775498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    688775498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000981                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000981                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58336.198696                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58336.198696                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998780                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12029183                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11773                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1021.760214                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998780                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24073495                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24073495                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8652888                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8652888                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8652888                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8652888                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1517709                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1517709                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1517709                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1517709                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  72728400575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  72728400575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  72728400575                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  72728400575                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10170597                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10170597                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10170597                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10170597                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149225                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149225                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149225                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.149225                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47919.858533                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47919.858533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47919.858533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47919.858533                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       284401                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       126378                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5675                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            656                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.114714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   192.649390                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432821                       # number of writebacks
system.cpu0.dcache.writebacks::total           432821                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1124917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1124917                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1124917                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1124917                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392792                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392792                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  20288325761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20288325761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  20288325761                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20288325761                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038620                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038620                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038620                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038620                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 51651.575798                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51651.575798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 51651.575798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51651.575798                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432821                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6676407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6676407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1427851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1427851                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  65223426500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  65223426500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8104258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8104258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.176185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.176185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45679.434689                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45679.434689                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1084167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1084167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  15933757000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15933757000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46361.649073                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46361.649073                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7504974075                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7504974075                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066339                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066339                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043487                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043487                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83520.377429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83520.377429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40750                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40750                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49108                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4354568761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4354568761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023766                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023766                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88673.307017                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88673.307017                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          285                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           65                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2079000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2079000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.185714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.185714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31984.615385                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31984.615385                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           39                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.074286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55019.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55019.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          248                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          248                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           65                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       347000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       347000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.207668                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.207668                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5338.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5338.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       285000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       285000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.201278                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.201278                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4523.809524                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4523.809524                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5641                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5641                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60187                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60187                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3856515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3856515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914307                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64075.556183                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64075.556183                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60187                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60187                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3796328500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3796328500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914307                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63075.556183                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63075.556183                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.492272                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9111842                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452816                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.122615                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.492272                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984133                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984133                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20927023                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20927023                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              146683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2364                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21652                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               21043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               21043                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221900                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4412                       # number of overall hits
system.l2.overall_hits::.cpu0.data             146683                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2364                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21652                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2435                       # number of overall hits
system.l2.overall_hits::.cpu2.data              21043                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2268                       # number of overall hits
system.l2.overall_hits::.cpu3.data              21043                       # number of overall hits
system.l2.overall_hits::total                  221900                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            285906                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             98819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1066                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             96679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             95749                       # number of demand (read+write) misses
system.l2.demand_misses::total                 587651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7394                       # number of overall misses
system.l2.overall_misses::.cpu0.data           285906                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              956                       # number of overall misses
system.l2.overall_misses::.cpu1.data            98819                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1066                       # number of overall misses
system.l2.overall_misses::.cpu2.data            96679                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1082                       # number of overall misses
system.l2.overall_misses::.cpu3.data            95749                       # number of overall misses
system.l2.overall_misses::total                587651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    621137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  21737526499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     92765500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10100314499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    102431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9926948499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    107177000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9843010998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52531311495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    621137000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  21737526499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     92765500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10100314499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    102431500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9926948499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    107177000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9843010998                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52531311495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.626292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.660918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.287952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.304484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.821248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.322985                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.819825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.725897                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.626292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.660918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.287952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.304484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.821248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.322985                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.819825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.725897                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84005.545037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76030.326397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97035.041841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102210.248019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96089.587242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102679.470195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99054.528651                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102800.144106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89392.022638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84005.545037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76030.326397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97035.041841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102210.248019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96089.587242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102679.470195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99054.528651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102800.144106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89392.022638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              397132                       # number of writebacks
system.l2.writebacks::total                    397132                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            638                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            714                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3442                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           638                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           714                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           697                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3442                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       285268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        98105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        96002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        95052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            584209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       285268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        98105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        96002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        95052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           584209                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    540639502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  18850263499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     68529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9081912999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     76683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8929879499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     83285500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8853789498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46484982997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    540639502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  18850263499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     68529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9081912999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     76683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8929879499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     83285500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8853789498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46484982997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.618160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.659443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.221988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.814345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.240217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.815498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.270448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.813857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.721646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.618160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.659443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.221988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.814345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.240217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.815498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.270448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.813857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.721646                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74080.501781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66079.137860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92984.396201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92573.395841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91180.737218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93017.640247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91926.600442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93146.798573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79569.097698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74080.501781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66079.137860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92984.396201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92573.395841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91180.737218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93017.640247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91926.600442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93146.798573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79569.097698                       # average overall mshr miss latency
system.l2.replacements                        1013028                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       530792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           530792                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       530792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       530792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       208948                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           208948                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       208948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       208948                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 24                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       267000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       267000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.760000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.071429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.133333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.352941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14052.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        11125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       376000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.760000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.133333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19789.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19875                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.416667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.437500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       104000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       365000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.416667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.363636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.437500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37971                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          78000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              276313                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7778197999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6849414499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6802216999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6802709998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28232539495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.874381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.880220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.881470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99720.487167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103240.903458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103077.950008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103105.732183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102175.936329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        78000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         276313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6998197999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6185974499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6142306999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6142929998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25469409495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.874381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.881566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.880220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.881470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89720.487167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93240.903458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93077.950008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93105.732183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92175.936329                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    621137000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     92765500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    102431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    107177000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    923511000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.626292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.287952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.304484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.322985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.477681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84005.545037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97035.041841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96089.587242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99054.528651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87970.184797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          225                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           716                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          906                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9782                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    540639502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     68529500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     76683000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     83285500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    769137502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.618160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.221988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.240217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.270448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.445102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74080.501781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92984.396201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91180.737218                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91926.600442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78627.837048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       135477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        12063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        12171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       207906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        32475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        30688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        29771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          300840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  13959328500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3250900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3124731500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3040301000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23375261000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.605464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.718251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.717831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.709814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.635636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67142.499495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100104.695920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101822.585375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102122.904840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77699.976732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          638                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          714                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       207268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        31761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        30011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        29074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       298114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  11852065500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2895938500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2787572500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2710859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20246436000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.603606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.702459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.701995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.693195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.629876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57182.321921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91179.071818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92885.025491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93239.991057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67915.079466                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              25                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.925926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        96000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        97000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       477500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.925926                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19038.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19400                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19100                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998040                       # Cycle average of tags in use
system.l2.tags.total_refs                     1545801                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1013030                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.525918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.781623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.296897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       36.623055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.043975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.342161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.050345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.943252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.047424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.869308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.324713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.572235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.030363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13408542                       # Number of tag accesses
system.l2.tags.data_accesses                 13408542                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        467008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      18257024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         47168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6278720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         53824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6144128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         57984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6083328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37389184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       467008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        53824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        57984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        625984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25416384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25416384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         285266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          98105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          96002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          95052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              584206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       397131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             397131                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9255206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        361819333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           934780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        124432234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1066689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        121764878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1149132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        120559938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             740982190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9255206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       934780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1066689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1149132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12405807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      503704169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            503704169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      503704169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9255206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       361819333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          934780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       124432234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1066689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       121764878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1149132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       120559938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1244686359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    395869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    199306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     92347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     90410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     89722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000606776750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1157284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             373101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      584206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     397131                       # Number of write requests accepted
system.mem_ctrls.readBursts                    584206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   397131                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 102640                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1262                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             78880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             83076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14228696250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2407830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23258058750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29546.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48296.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   273468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  317092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                584206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               397131                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  208675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  121577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   86475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.761359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.855052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.187732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160586     55.98%     55.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69703     24.30%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16667      5.81%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8816      3.07%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5313      1.85%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3403      1.19%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2038      0.71%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1577      0.55%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18738      6.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.152040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.485949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.724039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23893     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.566227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.537362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17610     73.70%     73.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              449      1.88%     75.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4801     20.09%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              770      3.22%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              194      0.81%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30820224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6568960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25334400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37389184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25416384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       610.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       502.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    740.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    503.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50458861500                       # Total gap between requests
system.mem_ctrls.avgGap                      51418.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       467008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12755584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        47168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5910208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        53824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5786240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        57984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5742208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25334400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9255206.276484027505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 252791303.568716675043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 934779.638998044189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 117129030.288402140141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1066688.841787456069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 114672221.386449351907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1149132.093530838611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 113799591.275688618422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 502079403.117199122906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       285266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        98105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        96002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        95052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       397131                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    238539750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7947605250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     37445250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5040666750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     41167500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4973812000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     45082000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4933740250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1220749358500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32690.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27860.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50807.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51380.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48950.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51809.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49759.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51905.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3073921.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1074841320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            571265145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1728372660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1174453020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3982867200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20070080760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2475116640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31076996745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.886699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6144480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1684800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42629671000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            973310520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            517296450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1710008580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          891883980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3982867200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14700756570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6996652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29772776100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.039537                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18023821250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1684800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30750329750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    841501222.222222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5576829229.684438                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  37420022000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12591396000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  37867555000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       777323                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          777323                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       777323                       # number of overall hits
system.cpu1.icache.overall_hits::total         777323                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3948                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3948                       # number of overall misses
system.cpu1.icache.overall_misses::total         3948                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    146977999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    146977999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    146977999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    146977999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       781271                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       781271                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       781271                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       781271                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005053                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005053                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005053                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005053                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37228.469858                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37228.469858                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37228.469858                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37228.469858                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          818                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   204.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3288                       # number of writebacks
system.cpu1.icache.writebacks::total             3288                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          628                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          628                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          628                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          628                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3320                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3320                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3320                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    125065500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    125065500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    125065500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    125065500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004249                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004249                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004249                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004249                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37670.331325                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37670.331325                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37670.331325                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37670.331325                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3288                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       777323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         777323                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    146977999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    146977999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       781271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       781271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005053                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005053                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37228.469858                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37228.469858                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          628                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          628                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3320                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    125065500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    125065500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004249                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004249                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37670.331325                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37670.331325                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.024730                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             771898                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           234.762165                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364376000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.024730                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969523                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969523                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1565862                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1565862                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1296047                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1296047                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1296047                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1296047                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       172795                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172795                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       172795                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172795                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15519257506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15519257506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15519257506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15519257506                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1468842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1468842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1468842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1468842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.117640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.117640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.117640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.117640                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89813.116734                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89813.116734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89813.116734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89813.116734                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       183488                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       143651                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2574                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            727                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.285159                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   197.594223                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120223                       # number of writebacks
system.cpu1.dcache.writebacks::total           120223                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        92289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        92289                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92289                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80506                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80506                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6816877391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6816877391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6816877391                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6816877391                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054809                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054809                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054809                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054809                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84675.395511                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84675.395511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84675.395511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84675.395511                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120223                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       994639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         994639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       120470                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120470                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10709077500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10709077500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1115109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1115109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.108034                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.108034                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88894.143770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88894.143770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        75051                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75051                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3480719000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3480719000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76635.747154                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76635.747154                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52325                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52325                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4810180006                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4810180006                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.147922                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147922                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91928.905991                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91928.905991                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17238                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17238                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3336158391                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3336158391                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099191                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099191                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95082.463334                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95082.463334                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           53                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1109500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1109500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.288043                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.288043                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20933.962264                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20933.962264                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        63000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        63000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       470500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       470500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6818.840580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6818.840580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           68                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       408500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       408500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.492754                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.492754                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6007.352941                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6007.352941                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        77000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        77000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        71000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        71000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5343                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5343                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60313                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60313                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3887683500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3887683500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64458.466666                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64458.466666                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60313                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60313                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3827370500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3827370500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918621                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918621                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63458.466666                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63458.466666                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.696777                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1442110                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140726                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.247644                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364387500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.696777                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3210397                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3210397                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50458951000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496213                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       927924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       278564                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          615896                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             427                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            659                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21977                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474238                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           27                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           27                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2510546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1508992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55385472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       422912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15403520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       446080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15057408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       426752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14958848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103609984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1094837                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30617280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1904533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.376050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.621440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1289109     67.69%     67.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 550827     28.92%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35783      1.88%     98.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  21450      1.13%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   7364      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1904533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659801473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207597957                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5369687                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206453928                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5121270                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679839030                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17763870                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211730403                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5095706                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               125693012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740096                       # Number of bytes of host memory used
host_op_rate                                    69836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2583.29                       # Real time elapsed on the host
host_tick_rate                               29123327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180116799                       # Number of instructions simulated
sim_ops                                     180406181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075234                       # Number of seconds simulated
sim_ticks                                 75234061000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.634561                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5035463                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5105171                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           190393                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5264741                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             28876                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37421                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8545                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5396110                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6310                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5663                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           182800                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4210857                       # Number of branches committed
system.cpu0.commit.bw_lim_events               384289                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3058815                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29910168                       # Number of instructions committed
system.cpu0.commit.committedOps              29915748                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140388218                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.213093                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.098695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    133017123     94.75%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2765552      1.97%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       470590      0.34%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188747      0.13%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       140854      0.10%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       132976      0.09%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1676442      1.19%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1611645      1.15%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       384289      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140388218                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8907083                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59345                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25363886                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8240291                       # Number of loads committed
system.cpu0.commit.membars                       9573                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10056      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16352445     54.66%     54.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6570      0.02%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3940357     13.17%     67.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        443895      1.48%     69.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       121018      0.40%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       147795      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4452149     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        186653      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3793805     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       312242      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29915748                       # Class of committed instruction
system.cpu0.commit.refs                       8744849                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29910168                       # Number of Instructions Simulated
system.cpu0.committedOps                     29915748                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.971350                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.971350                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            129973506                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7658                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4477697                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34419317                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3303147                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4776838                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                188736                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                13242                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2639561                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5396110                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   650217                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    138219393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                14716                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38374987                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 392658                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036290                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2465984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5064339                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.258080                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         140881788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.272459                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708353                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               114734006     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20318634     14.42%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  824010      0.58%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4448369      3.16%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  146706      0.10%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20219      0.01%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  352114      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   29728      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8002      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           140881788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9216024                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8668444                       # number of floating regfile writes
system.cpu0.idleCycles                        7812116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              187235                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4429397                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.362986                       # Inst execution rate
system.cpu0.iew.exec_refs                    32106485                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    511492                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49693918                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9105777                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13710                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            93943                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              534369                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32917724                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31594993                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           154370                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53973784                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                536536                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45058038                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                188736                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46092072                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2497555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10305                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3876                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       865486                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        29811                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3876                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        48999                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        138236                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25791981                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30719064                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857984                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22129118                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.206593                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30747657                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57540346                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17174262                       # number of integer regfile writes
system.cpu0.ipc                              0.201153                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.201153                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12393      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17063192     31.52%     31.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6721      0.01%     31.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  822      0.00%     31.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3955823      7.31%     38.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                508      0.00%     38.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             492793      0.91%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            121172      0.22%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            150314      0.28%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18567082     34.30%     74.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             192351      0.36%     75.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13102023     24.21%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        315454      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54128153                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20527335                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38829716                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8984464                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10646193                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6734989                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124427                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 345437      5.13%      5.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      5.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1331      0.02%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               679424     10.09%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 193      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4140651     61.48%     76.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7158      0.11%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1560788     23.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40323414                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         217163192                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21734600                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25277386                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32893466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54128153                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24258                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3001979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119824                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2012                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2997276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    140881788                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.384210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.169289                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          121847405     86.49%     86.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6358361      4.51%     91.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3056673      2.17%     93.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2340614      1.66%     94.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4096358      2.91%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1924348      1.37%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             576289      0.41%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             284222      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             397518      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      140881788                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.364024                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           149322                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           92160                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9105777                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             534369                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9239735                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4801036                       # number of misc regfile writes
system.cpu0.numCycles                       148693904                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1774338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              100033505                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25232167                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6826329                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4351454                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26264168                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               170686                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47474477                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33546542                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28359462                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5919675                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                254446                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                188736                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30090651                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3127300                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10256433                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37218044                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        297767                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7632                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16679283                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7488                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   172951686                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66442950                       # The number of ROB writes
system.cpu0.timesIdled                          78255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2337                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.462571                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4984702                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5011636                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           175754                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5143477                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13158                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14839                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1681                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5222675                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1255                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5398                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           170735                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4044256                       # Number of branches committed
system.cpu1.commit.bw_lim_events               365953                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3099730                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            29006270                       # Number of instructions committed
system.cpu1.commit.committedOps              29013205                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    138527400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.209440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.095115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    131558855     94.97%     94.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2540698      1.83%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       399647      0.29%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151374      0.11%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117468      0.08%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       124758      0.09%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1682724      1.21%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1585923      1.14%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       365953      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    138527400                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8875843                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               25025                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24481648                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8047105                       # Number of loads committed
system.cpu1.commit.membars                      11293                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11293      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15817695     54.52%     54.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            272      0.00%     54.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3926650     13.53%     68.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        441776      1.52%     69.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       120991      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       146944      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4271693     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         36089      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3780810     13.03%     98.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311216      1.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         29013205                       # Class of committed instruction
system.cpu1.commit.refs                       8399808                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   29006270                       # Number of Instructions Simulated
system.cpu1.committedOps                     29013205                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.832153                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.832153                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            129943824                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5036                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4407792                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33533766                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1926303                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4341248                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                176592                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13298                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2629669                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5222675                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   520691                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    137846663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6525                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37506089                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 363222                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037262                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            989340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4997860                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.267590                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         139017636                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.269929                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.701442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113351774     81.54%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19999551     14.39%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  739812      0.53%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4427476      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123242      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8515      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  344031      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22288      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     947      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           139017636                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9184338                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8642171                       # number of floating regfile writes
system.cpu1.idleCycles                        1145085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              174746                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4262928                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.379747                       # Inst execution rate
system.cpu1.iew.exec_refs                    31925536                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    357604                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               50015756                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8929990                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             12014                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            81406                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              378376                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32054433                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31567932                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           144107                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53226342                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                539919                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             45006298                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                176592                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46047027                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2505791                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4381                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4451                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       882885                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25673                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4451                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        37753                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        136993                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25372047                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29801081                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858268                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21776013                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212618                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29828614                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56539574                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16580791                       # number of integer regfile writes
system.cpu1.ipc                              0.206947                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.206947                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13038      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16509275     30.93%     30.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 275      0.00%     30.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3942177      7.39%     38.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             493094      0.92%     39.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121249      0.23%     39.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            149529      0.28%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18465676     34.60%     74.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38350      0.07%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13175559     24.69%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        314451      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53370449                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20600877                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38958995                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8956309                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10671691                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6772614                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.126898                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 345336      5.10%      5.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    4      0.00%      5.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1751      0.03%      5.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               682919     10.08%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 103      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4169877     61.57%     76.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.00%     76.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1572584     23.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39529148                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213694825                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20844772                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24428421                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32030278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53370449                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24155                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3041228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           122672                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2485                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3083546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    139017636                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.383911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.173178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          120491521     86.67%     86.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6009803      4.32%     91.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2951945      2.12%     93.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2302028      1.66%     94.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4083179      2.94%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1929996      1.39%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             571485      0.41%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             282366      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             395313      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      139017636                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.380775                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           146349                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           91613                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8929990                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             378376                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9209945                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4783817                       # number of misc regfile writes
system.cpu1.numCycles                       140162721                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10173245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100381121                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24627533                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6795943                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2961295                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26139926                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               168045                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46340722                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32670823                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27794031                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5483556                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 73840                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                176592                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29793708                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3166498                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10243046                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36097676                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        221364                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6344                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16629475                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6322                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   170263995                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64716392                       # The number of ROB writes
system.cpu1.timesIdled                          15270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.581662                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4971966                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4992853                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           176016                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5132932                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12987                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14530                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1543                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5211496                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1234                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5337                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171086                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4032244                       # Number of branches committed
system.cpu2.commit.bw_lim_events               367328                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21401                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3099477                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28925831                       # Number of instructions committed
system.cpu2.commit.committedOps              28932717                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    138352362                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.209123                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.094101                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    131397533     94.97%     94.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2538254      1.83%     96.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       399555      0.29%     97.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150320      0.11%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119394      0.09%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       125069      0.09%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1681515      1.22%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1573394      1.14%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       367328      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    138352362                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8858117                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24858                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24408476                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8023782                       # Number of loads committed
system.cpu2.commit.membars                      11253                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11253      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15766672     54.49%     54.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            248      0.00%     54.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3916529     13.54%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        443824      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       121459      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147968      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4260478     14.73%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35629      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3768641     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       312240      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28932717                       # Class of committed instruction
system.cpu2.commit.refs                       8376988                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28925831                       # Number of Instructions Simulated
system.cpu2.committedOps                     28932717                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.841068                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.841068                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            129807704                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4949                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4394878                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33457850                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1907481                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4327136                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                176880                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13090                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2623235                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5211496                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   523001                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    137695985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 5981                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37439536                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 363620                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037216                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            964641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4984953                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.267364                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         138842436                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.269796                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.701832                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113234063     81.56%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19951421     14.37%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  740302      0.53%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4414249      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123373      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8468      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  346476      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23023      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1061      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           138842436                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9169339                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8622781                       # number of floating regfile writes
system.cpu2.idleCycles                        1189468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              175156                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4249783                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.379659                       # Inst execution rate
system.cpu2.iew.exec_refs                    31924156                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358407                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49848505                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8906375                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11870                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            82195                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378810                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31972996                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31565749                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           145402                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53164356                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                538245                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             44959886                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                176880                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             45998612                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2505970                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4355                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4404                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       882593                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25604                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4404                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38289                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136867                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25307428                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29716954                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858026                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21714420                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212216                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29744802                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56457227                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16528497                       # number of integer regfile writes
system.cpu2.ipc                              0.206566                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.206566                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12935      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16456207     30.87%     30.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 253      0.00%     30.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3931791      7.38%     38.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             494864      0.93%     39.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121760      0.23%     39.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150686      0.28%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18464499     34.64%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37898      0.07%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13175402     24.71%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315687      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53309758                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20589410                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38941985                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8938147                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10651853                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6767793                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.126952                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 342251      5.06%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    4      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1336      0.02%      5.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   3      0.00%      5.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               674777      9.97%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  88      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4173714     61.67%     76.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   64      0.00%     76.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1575553     23.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39475206                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         213410063                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20778807                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24365826                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31948985                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53309758                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24011                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3040279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122303                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2610                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3086235                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    138842436                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.383959                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.173123                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          120342373     86.68%     86.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5992663      4.32%     90.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2952436      2.13%     93.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2295351      1.65%     94.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4082499      2.94%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1934179      1.39%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             568158      0.41%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             281885      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             392892      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      138842436                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.380697                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           147798                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           92282                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8906375                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378810                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9193085                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4777236                       # number of misc regfile writes
system.cpu2.numCycles                       140031904                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10305081                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100193184                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24558300                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6808399                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2939150                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26181983                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               162397                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46227206                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32590555                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27725898                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5465453                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 72528                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                176880                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29833109                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3167598                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10228063                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35999143                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        234660                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6203                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16606866                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6201                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   170007179                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64554729                       # The number of ROB writes
system.cpu2.timesIdled                          14459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.467834                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4973526                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5000135                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           174396                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5129450                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12976                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14510                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1534                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5208250                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1160                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5402                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           169156                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4038819                       # Number of branches committed
system.cpu3.commit.bw_lim_events               365607                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3064663                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28967110                       # Number of instructions committed
system.cpu3.commit.committedOps              28974104                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    138352184                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.209423                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.094975                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    131391046     94.97%     94.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2538837      1.84%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       399283      0.29%     97.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       150739      0.11%     97.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118808      0.09%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       124337      0.09%     97.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1681978      1.22%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1581549      1.14%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       365607      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    138352184                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8866660                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24908                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24446323                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8035748                       # Number of loads committed
system.cpu3.commit.membars                      11361                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11361      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15793849     54.51%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            246      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3921696     13.54%     68.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        442544      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       120948      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147328      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4266062     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35606      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3775088     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311600      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28974104                       # Class of committed instruction
system.cpu3.commit.refs                       8388356                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28967110                       # Number of Instructions Simulated
system.cpu3.committedOps                     28974104                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.832423                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.832423                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            129801654                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5267                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4398244                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33449703                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1921919                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4312484                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                174925                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14019                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2625400                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5208250                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   519763                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    137664583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6371                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37404528                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 360330                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037207                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            991634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4986502                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.267211                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         138836382                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.269554                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700809                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113235652     81.56%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19948334     14.37%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  739351      0.53%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4416694      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  122939      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8749      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  342249      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21488      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     926      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           138836382                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9175984                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8631319                       # number of floating regfile writes
system.cpu3.idleCycles                        1144951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              173226                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4252936                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.379941                       # Inst execution rate
system.cpu3.iew.exec_refs                    31924655                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    357655                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               49853135                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8909803                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11985                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            80038                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              377571                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31981199                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31567000                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           142970                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53184681                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                538205                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             45032398                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                174925                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             46071257                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2504556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4289                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4376                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       874055                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        24963                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4376                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        36979                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        136247                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25323855                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29746089                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858455                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21739391                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212500                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29773427                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56484950                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16546137                       # number of integer regfile writes
system.cpu3.ipc                              0.206936                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.206936                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13096      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16472173     30.89%     30.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 248      0.00%     30.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3936940      7.38%     38.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             492977      0.92%     39.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121275      0.23%     39.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150016      0.28%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18465068     34.63%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              37816      0.07%     74.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13175243     24.71%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315023      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53327651                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20593511                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38946338                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8945994                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10637110                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6770703                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126964                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 343006      5.07%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1475      0.02%      5.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   2      0.00%      5.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               678022     10.01%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  79      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4173074     61.63%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   42      0.00%     76.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1574999     23.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39491747                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         213437270                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20800095                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24355560                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31957096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53327651                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24103                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3007095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           121221                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2372                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3057826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    138836382                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.384104                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.173381                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          120333745     86.67%     86.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5989870      4.31%     90.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2953460      2.13%     93.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2296603      1.65%     94.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4084382      2.94%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1934724      1.39%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             569020      0.41%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             280840      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             393738      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      138836382                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.380963                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           145505                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           91651                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8909803                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             377571                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9199935                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4779972                       # number of misc regfile writes
system.cpu3.numCycles                       139981333                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10355481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100241721                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24593832                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6756228                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2955792                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26133807                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               159353                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46226250                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32590277                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27725657                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5453755                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 68481                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                174925                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29775937                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3131825                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10216115                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36010135                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        234252                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6371                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16606168                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6369                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   170015334                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64561966                       # The number of ROB writes
system.cpu3.timesIdled                          15028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8937613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15614359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5030707                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2317526                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11012866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7156151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23892227                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9473677                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8847230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199375                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6477764                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4140                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78121                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8847232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24538865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24538865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    583928384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               583928384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11400                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8937220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8937220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8937220                       # Request fanout histogram
system.membus.respLayer1.occupancy        45902028008                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19232073046                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1822                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5722110.197368                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8803420.247961                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          912    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68358500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    70015496500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5218564500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       506662                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          506662                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       506662                       # number of overall hits
system.cpu2.icache.overall_hits::total         506662                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16339                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16339                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16339                       # number of overall misses
system.cpu2.icache.overall_misses::total        16339                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1007358500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1007358500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1007358500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1007358500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       523001                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       523001                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       523001                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       523001                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.031241                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.031241                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.031241                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.031241                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61653.620173                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61653.620173                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61653.620173                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61653.620173                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15341                       # number of writebacks
system.cpu2.icache.writebacks::total            15341                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          998                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          998                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          998                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          998                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15341                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15341                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15341                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15341                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    939887500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    939887500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    939887500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    939887500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.029333                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.029333                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.029333                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.029333                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61266.377681                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61266.377681                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61266.377681                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61266.377681                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15341                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       506662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         506662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16339                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16339                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1007358500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1007358500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       523001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       523001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.031241                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.031241                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61653.620173                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61653.620173                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          998                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          998                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15341                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15341                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    939887500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    939887500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.029333                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.029333                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61266.377681                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61266.377681                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             536730                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15373                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            34.913810                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1061343                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1061343                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2870509                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2870509                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2870509                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2870509                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5727842                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5727842                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5727842                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5727842                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 427375164470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 427375164470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 427375164470                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 427375164470                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8598351                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8598351                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8598351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8598351                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666156                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.666156                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666156                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.666156                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74613.644104                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74613.644104                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74613.644104                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74613.644104                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108375525                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        21655                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2537398                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            281                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.711283                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.064057                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2943927                       # number of writebacks
system.cpu2.dcache.writebacks::total          2943927                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2779137                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2779137                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2779137                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2779137                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2948705                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2948705                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2948705                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2948705                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 251418445741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 251418445741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 251418445741                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 251418445741                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.342938                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.342938                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.342938                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.342938                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85264.021237                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85264.021237                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85264.021237                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85264.021237                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2943927                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2664152                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2664152                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5589459                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5589459                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 416729585000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 416729585000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8253611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8253611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.677214                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.677214                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74556.336311                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74556.336311                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2663237                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2663237                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2926222                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2926222                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 249840186500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 249840186500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.354538                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.354538                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85379.778602                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85379.778602                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       206357                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        206357                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       138383                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138383                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10645579470                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10645579470                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.401413                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.401413                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76928.376101                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76928.376101                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115900                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115900                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22483                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22483                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1578259241                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1578259241                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.065217                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065217                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 70197.893564                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70197.893564                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3034                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3034                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          912                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          912                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39815000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39815000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231120                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231120                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 43656.798246                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43656.798246                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          494                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          494                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          418                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2544000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2544000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105930                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105930                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6086.124402                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6086.124402                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1455                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1455                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1412                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1412                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      9718000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9718000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2867                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2867                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.492501                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.492501                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6882.436261                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6882.436261                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1379                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1379                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8547000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8547000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.480991                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.480991                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6197.969543                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6197.969543                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2583500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2583500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2375500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2375500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1109                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1109                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4228                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4228                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    131353000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    131353000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5337                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5337                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.792205                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.792205                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31067.407758                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31067.407758                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4225                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4225                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    127125000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    127125000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791643                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791643                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30088.757396                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30088.757396                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.539744                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5833069                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2951575                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.976256                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.539744                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985617                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985617                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20172550                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20172550                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1934                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          968                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5417229.338843                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8640472.642729                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          968    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68300000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            968                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    69990183000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5243878000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       502841                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          502841                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       502841                       # number of overall hits
system.cpu3.icache.overall_hits::total         502841                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16922                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16922                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16922                       # number of overall misses
system.cpu3.icache.overall_misses::total        16922                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1000126500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1000126500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1000126500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1000126500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       519763                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       519763                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       519763                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       519763                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032557                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032557                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032557                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032557                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59102.145137                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59102.145137                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59102.145137                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59102.145137                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16070                       # number of writebacks
system.cpu3.icache.writebacks::total            16070                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          852                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          852                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16070                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16070                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16070                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16070                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    942353500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    942353500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    942353500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    942353500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030918                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030918                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030918                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030918                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58640.541381                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58640.541381                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58640.541381                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58640.541381                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16070                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       502841                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         502841                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16922                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16922                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1000126500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1000126500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       519763                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       519763                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032557                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032557                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59102.145137                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59102.145137                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          852                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16070                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16070                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    942353500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    942353500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030918                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030918                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58640.541381                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58640.541381                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             532572                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16102                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            33.074898                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1055596                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1055596                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2869864                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2869864                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2869864                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2869864                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5735999                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5735999                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5735999                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5735999                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 428055745382                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 428055745382                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 428055745382                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 428055745382                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8605863                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8605863                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8605863                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8605863                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666522                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.666522                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666522                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.666522                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74626.188983                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74626.188983                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74626.188983                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74626.188983                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    108326895                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        18147                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2536418                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            273                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.708613                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    66.472527                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2943685                       # number of writebacks
system.cpu3.dcache.writebacks::total          2943685                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2787276                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2787276                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2787276                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2787276                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2948723                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2948723                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2948723                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2948723                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 251313308746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251313308746                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 251313308746                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251313308746                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342641                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342641                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342641                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342641                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85227.845663                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85227.845663                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85227.845663                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85227.845663                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2943685                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2663718                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2663718                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5598172                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5598172                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 417639479000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 417639479000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8261890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8261890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.677590                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.677590                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74602.830888                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74602.830888                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2672301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2672301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2925871                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2925871                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 249747449500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 249747449500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.354141                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.354141                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85358.325606                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85358.325606                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       206146                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        206146                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137827                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137827                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10416266382                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10416266382                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       343973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       343973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.400691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.400691                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75574.933663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75574.933663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114975                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114975                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22852                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22852                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1565859246                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1565859246                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066435                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066435                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 68521.759408                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68521.759408                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3094                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3094                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1022                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1022                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     32091500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     32091500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.248299                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.248299                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31400.684932                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31400.684932                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          484                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          484                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          538                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          538                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2672000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2672000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130709                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130709                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4966.542751                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4966.542751                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1473                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1473                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1405                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1405                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10744000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10744000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2878                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2878                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.488186                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.488186                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7646.975089                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7646.975089                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1362                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1362                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9592000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9592000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.473245                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.473245                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7042.584435                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7042.584435                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2335000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2335000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2125000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2125000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1087                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1087                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    128646000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    128646000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5402                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5402                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.798778                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.798778                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29813.673233                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29813.673233                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4313                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4313                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    124327000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    124327000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.798408                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.798408                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28826.107118                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28826.107118                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.583142                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5831791                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2951597                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.975809                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.583142                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20188089                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20188089                       # Number of data accesses
system.cpu0.numPwrStateTransitions                554                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          277                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3203276.173285                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4449703.787822                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          277    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     13946500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            277                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74346753500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    887307500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       572421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          572421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       572421                       # number of overall hits
system.cpu0.icache.overall_hits::total         572421                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77796                       # number of overall misses
system.cpu0.icache.overall_misses::total        77796                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5695712499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5695712499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5695712499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5695712499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       650217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       650217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       650217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       650217                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119646                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119646                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119646                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119646                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73213.436411                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73213.436411                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73213.436411                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73213.436411                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2059                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.023810                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73381                       # number of writebacks
system.cpu0.icache.writebacks::total            73381                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4414                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4414                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4414                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4414                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73382                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5341842499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5341842499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5341842499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5341842499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112858                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112858                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112858                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112858                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72794.997397                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72794.997397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72794.997397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72794.997397                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73381                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       572421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         572421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5695712499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5695712499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       650217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       650217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119646                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119646                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73213.436411                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73213.436411                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4414                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4414                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5341842499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5341842499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112858                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112858                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72794.997397                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72794.997397                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999987                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             645899                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73414                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.798036                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999987                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1373816                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1373816                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3124559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3124559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3124559                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3124559                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5838274                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5838274                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5838274                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5838274                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 434890870861                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 434890870861                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 434890870861                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 434890870861                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8962833                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8962833                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8962833                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8962833                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.651387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.651387                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.651387                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.651387                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74489.630131                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74489.630131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74489.630131                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74489.630131                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108327985                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        15177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2529855                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            224                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.819839                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.754464                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2969824                       # number of writebacks
system.cpu0.dcache.writebacks::total          2969824                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2865804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2865804                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2865804                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2865804                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2972470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2972470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2972470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2972470                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 253026713469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 253026713469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 253026713469                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 253026713469                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.331644                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.331644                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.331644                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.331644                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85123.386769                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85123.386769                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85123.386769                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85123.386769                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2969824                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2811164                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2811164                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5656964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5656964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 421144409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 421144409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8468128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8468128                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.668030                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.668030                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74447.072582                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74447.072582                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2723262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2723262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2933702                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2933702                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 250252668500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 250252668500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.346440                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.346440                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85302.688719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85302.688719                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       313395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        313395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13746461361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13746461361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366501                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366501                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75817.447251                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75817.447251                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142542                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142542                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38768                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38768                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2774044969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2774044969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078366                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078366                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71555.018804                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71555.018804                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3814                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3814                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          982                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          982                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     31988000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31988000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.204754                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.204754                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32574.338086                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32574.338086                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          157                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          157                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032736                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032736                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5742.038217                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5742.038217                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2861                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2861                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1299                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1299                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7496000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7496000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4160                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4160                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.312260                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.312260                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5770.592764                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5770.592764                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1259                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1259                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6261000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6261000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.302644                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.302644                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4972.994440                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4972.994440                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       165000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       165000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    130970500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    130970500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5663                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5663                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.630938                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.630938                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36655.611531                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36655.611531                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3573                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3573                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    127397500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    127397500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.630938                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.630938                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35655.611531                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35655.611531                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.939994                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6112547                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2973866                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.055421                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.939994                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20928739                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20928739                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              616003                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6791                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              611805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              610264                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              609633                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2477313                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10452                       # number of overall hits
system.l2.overall_hits::.cpu0.data             616003                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6791                       # number of overall hits
system.l2.overall_hits::.cpu1.data             611805                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5890                       # number of overall hits
system.l2.overall_hits::.cpu2.data             610264                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6475                       # number of overall hits
system.l2.overall_hits::.cpu3.data             609633                       # number of overall hits
system.l2.overall_hits::total                 2477313                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2351050                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2336141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2334832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2334448                       # number of demand (read+write) misses
system.l2.demand_misses::total                9448152                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62931                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2351050                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9704                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2336141                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9451                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2334832                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9595                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2334448                       # number of overall misses
system.l2.overall_misses::total               9448152                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5105302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 239904753986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    841572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 238693502984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    844481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 238423777479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    838915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 238321947486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     962974252935                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5105302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 239904753986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    841572000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 238693502984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    844481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 238423777479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    838915000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 238321947486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    962974252935                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2967053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2947946                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2945096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2944081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11925465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2967053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2947946                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2945096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2944081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11925465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.857569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.792386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.588299                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.616062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.792786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.597075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.792929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792267                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.857569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.792386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.588299                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.616062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.792786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.597075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.792929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792267                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81125.399247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102041.536329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86724.237428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102174.270724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89353.666279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102116.031251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87432.516936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102089.208021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101921.968755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81125.399247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102041.536329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86724.237428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102174.270724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89353.666279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102116.031251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87432.516936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102089.208021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101921.968755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199374                       # number of writebacks
system.l2.writebacks::total                    199374                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         124394                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2604                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         129754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2331                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         130311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         131443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              523597                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        124394                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2604                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        129754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2331                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        130311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        131443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             523597                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2226656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2206387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2204521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2203005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8924555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2226656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2206387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2204521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2203005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8924555                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4465317022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 210294030493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    587678500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 208911410494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    600238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 208631856485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    592946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 208478149496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 842561626490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4465317022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 210294030493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    587678500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 208911410494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    600238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 208631856485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    592946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 208478149496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 842561626490                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.853631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.430433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.464116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.748540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.443311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.748283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.748361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.853631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.430433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.464116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.748540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.443311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.748283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.748361                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71283.117110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94443.879294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82771.619718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94684.844723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84303.089888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94638.180578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83232.172937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94633.534420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94409.371278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71283.117110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94443.879294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82771.619718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94684.844723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84303.089888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94638.180578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83232.172937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94633.534420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94409.371278                       # average overall mshr miss latency
system.l2.replacements                       16145935                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7593817                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7593817                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7593817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7593817                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             234                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             261                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  979                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           361                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                875                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5164000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       733500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1327500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       771500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7996500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          410                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1854                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.664825                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.382586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.421456                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.363415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.471953                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14304.709141                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5058.620690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  6034.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5177.852349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9138.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          217                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           871                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7158999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2910000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4851500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3001000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17921499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.664825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.382586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.415709                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.360976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.469795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19831.022161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20068.965517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20277.027027                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20575.773823                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           170                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                589                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              391                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       843500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       476500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       802500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1061500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3184000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          319                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            980                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.987654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.365672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.278997                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.397436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.398980                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10543.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4862.244898                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  9016.853933                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  8560.483871                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8143.222506                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           95                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          369                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1775500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2123500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1875000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2999000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8773000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.950617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.354478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.260188                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.365385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.376531                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 23058.441558                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22352.631579                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22590.361446                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 26307.017544                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23775.067751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30597                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77322                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2669876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1565067500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1529122000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1518750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7282816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.774031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.680652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.684771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.690196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.716482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90738.036977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97841.179045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96255.948634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94827.079171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94188.148263                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2375635002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1405107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1370233001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1358590001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6509565504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.774031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.680652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.684728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.690196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.716473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80738.003059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87841.179045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86259.553100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84827.048014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84188.842669                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5105302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    841572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    844481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    838915000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7630271000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.857569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.588299                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.616062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.597075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.755889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81125.399247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86724.237428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89353.666279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87432.516936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83226.306432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          289                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2604                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2331                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2471                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7695                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62642                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83986                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4465317022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    587678500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    600238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    592946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6246179522                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.853631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.430433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.464116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.443311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.692445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71283.117110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82771.619718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84303.089888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83232.172937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74371.675303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       607413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       604300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       602951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       602444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2417108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2321626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2320145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2318946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2318432                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9279149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 237234877986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 237128435484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 236894655479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 236803196986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 948061165935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2929039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2924445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2921897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2920876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11696257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.792624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.793644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.793745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.793343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102184.795478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102204.144777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102156.175900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102139.375658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102171.132928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       124394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       129754                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       130310                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       131443                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       515901                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2197232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2190391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2188636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2186989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8763248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 207918395491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 207506302994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 207261623484                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 207119559495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 829805881464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.750155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.748994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.749046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.748744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.749235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94627.420086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94734.822684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94698.992196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94705.350368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94691.589404                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19257322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16145999                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.192699                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.235292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.617106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.708051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.092044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.093771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.096636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.032669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.092080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.032348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174399999                       # Number of tag accesses
system.l2.tags.data_accesses                174399999                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4009088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     142504896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        454400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     141208320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        455680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     141088256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        455936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     140991872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          571168448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4009088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       454400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       455680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       455936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5375104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12760000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12760000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2226639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2206380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2204504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2202998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8924507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         53288204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1894153979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6039818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1876920083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6056831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1875324210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6060234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1874043088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7591886446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     53288204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6039818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6056831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6060234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71445087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169604031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169604031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169604031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        53288204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1894153979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6039818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1876920083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6056831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1875324210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6060234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1874043088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7761490477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2202695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2184191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2182100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2180777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000486380750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13614928                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8924508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199375                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8924508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90758                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83039                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2782793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3805460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1100391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 304380988448                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44168750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            470013800948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34456.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53206.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7834723                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104798                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8924508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  207833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  491038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  914419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1283744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1402982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1195841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  970826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  829071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  663846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 440502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 210937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  69137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1010561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    566.818692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   337.777457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.214853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       266759     26.40%     26.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114434     11.32%     37.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58749      5.81%     43.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45268      4.48%     48.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35364      3.50%     51.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29487      2.92%     54.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24440      2.42%     56.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20689      2.05%     58.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       415371     41.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1010561                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1219.457758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    281.482289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1425.270016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4208     58.09%     58.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           24      0.33%     58.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           19      0.26%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.07%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           17      0.23%     58.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           28      0.39%     59.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           52      0.72%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          152      2.10%     62.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          293      4.04%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          419      5.78%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          437      6.03%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          486      6.71%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          433      5.98%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          355      4.90%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          187      2.58%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           88      1.21%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           28      0.39%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            7      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.372074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7042     97.21%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.51%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116      1.60%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.52%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              565360000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5808512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7445248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               571168512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12760000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7514.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7591.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75234127000                       # Total gap between requests
system.mem_ctrls.avgGap                       8245.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4009152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140972480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       454400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    139788224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       455680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    139654400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       455936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    139569728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7445248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 53289054.807236842811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1873785332.417453765869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6039817.523608089425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1858044377.000996828079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6056831.094097126275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1856265608.206367969513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6060233.808194934390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1855140160.518518209457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98961134.106531873345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2226639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2206380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2204504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2202998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1874407250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117350948486                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    289722500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116796221238                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    301991000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 116601385993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    294247250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 116504877231                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1879328629000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29922.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52703.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40805.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52935.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42414.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52892.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41303.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52884.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9426099.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2588749800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1375953150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12527901120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          111979440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5938651680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33853958130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        381283200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56778476520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.691104                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    655912250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2512120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72066028750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4626648600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2459125845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50545066740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          495273600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5938651680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34146219360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135168480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98346154305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1307.202522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     47608000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2512120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72674333000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1902                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          952                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean         5413000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8651155.098900                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          952    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68359000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            952                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70080885000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5153176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       503179                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          503179                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       503179                       # number of overall hits
system.cpu1.icache.overall_hits::total         503179                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17512                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17512                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17512                       # number of overall misses
system.cpu1.icache.overall_misses::total        17512                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1013354000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1013354000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1013354000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1013354000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       520691                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       520691                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       520691                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       520691                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033632                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033632                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033632                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033632                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57866.263134                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57866.263134                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57866.263134                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57866.263134                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.240000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16495                       # number of writebacks
system.cpu1.icache.writebacks::total            16495                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1017                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1017                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16495                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16495                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16495                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16495                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    949353000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    949353000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    949353000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    949353000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.031679                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031679                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.031679                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031679                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57553.986056                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57553.986056                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57553.986056                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57553.986056                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16495                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       503179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         503179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17512                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17512                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1013354000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1013354000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       520691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       520691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033632                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033632                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57866.263134                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57866.263134                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1017                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1017                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16495                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16495                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    949353000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    949353000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.031679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031679                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57553.986056                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57553.986056                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             528419                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16527                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            31.973074                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1057877                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1057877                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2867544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2867544                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2867544                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2867544                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5754838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5754838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5754838                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5754838                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 430015316997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 430015316997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 430015316997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 430015316997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8622382                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8622382                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8622382                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8622382                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.667430                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.667430                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.667430                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.667430                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74722.401742                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74722.401742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74722.401742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74722.401742                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108518218                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16708                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2537874                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            291                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.759498                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.415808                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2946970                       # number of writebacks
system.cpu1.dcache.writebacks::total          2946970                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2803146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2803146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2803146                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2803146                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2951692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2951692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2951692                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2951692                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 251715891563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 251715891563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 251715891563                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 251715891563                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342329                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342329                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342329                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342329                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85278.508585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85278.508585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85278.508585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85278.508585                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2946970                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2662257                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2662257                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5616054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5616054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 418903078500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 418903078500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8278311                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8278311                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.678406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.678406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74590.286792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74590.286792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2687159                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2687159                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2928895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2928895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 250096085000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 250096085000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.353803                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.353803                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85389.228702                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85389.228702                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       205287                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        205287                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138784                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138784                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11112238497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11112238497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80068.584974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80068.584974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115987                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115987                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1619806563                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1619806563                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.066257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71053.496644                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71053.496644                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1040                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1040                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28198500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28198500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.252672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.252672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27113.942308                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27113.942308                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          482                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          482                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          558                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          558                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3094500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3094500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135569                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135569                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5545.698925                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5545.698925                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1417                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1417                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9462500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9462500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2885                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2885                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.491161                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.491161                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6677.840508                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6677.840508                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1367                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1367                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8290500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8290500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.473830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.473830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6064.740307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6064.740307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2217500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2217500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2022500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2022500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1121                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1121                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    126732500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    126732500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5398                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5398                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792330                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792330                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29631.166706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29631.166706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4275                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4275                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    122452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    122452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791960                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791960                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28643.742690                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28643.742690                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.599364                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5832475                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2954814                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.973889                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.599364                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987480                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987480                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20224345                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20224345                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75234061000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11837456                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11666048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15946561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8659                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13389                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          637                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11716176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       220146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8914974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8853486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        46023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8844625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8843452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35820401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9392832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379960000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2111360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377274624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1963648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    376897344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2056960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    376816896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526473664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16184052                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14523904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28112438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.620026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.743887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14522555     51.66%     51.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10330062     36.75%     88.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2724484      9.69%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 489936      1.74%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45401      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28112438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23871954194                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4505324979                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24208832                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4505798707                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25373118                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4535975337                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110272034                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4509714105                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26080387                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
