# RTL-synthesis-VSD-workshop
This is a RTL to FPGA workflow using Yosys synthesis Tool. This is a 10 days Project by VSDIAT.
