# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new" \
"../../../../Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Single_Cycle_Top.v" \
"../../../../Single_Cycle_Processor_V_2.0.srcs/Single_Cycle_Top_SimSet/imports/new/Single_Cycle_Top_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
