<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>ccfilt Source File &mdash; Bedrock  documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css" />

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            Bedrock
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rtsim-module.html">RTSIM Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dsp-digaree-module.html">DSP Digaree Module</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Bedrock</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">ccfilt Source File</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/_gen_src_rst/ccfilt_source.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="ccfilt-source-file">
<span id="ccfilt-source"></span><h1>ccfilt Source File<a class="headerlink" href="#ccfilt-source-file" title="Permalink to this heading">ÔÉÅ</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">  1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>
<span class="linenos">  2</span><span class="c1">// Cascaded Differentiator and post-filter</span>
<span class="linenos">  3</span><span class="c1">//  also includes a barrel shifter to adjust scale to compensate</span>
<span class="linenos">  4</span><span class="c1">//  for changing decimation intervals</span>
<span class="linenos">  5</span><span class="k">module</span><span class="w"> </span><span class="n">ccfilt</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos">  6</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dw</span><span class="o">=</span><span class="mh">32</span><span class="p">,</span><span class="w">  </span><span class="c1">// data width of mon_chan output:</span>
<span class="linenos">  7</span><span class="w">             </span><span class="c1">// should be CIC input data width (18),</span>
<span class="linenos">  8</span><span class="w">             </span><span class="c1">// plus 2 * log2(max sample period)</span>
<span class="linenos">  9</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">outw</span><span class="o">=</span><span class="mh">20</span><span class="p">,</span><span class="w">  </span><span class="c1">// output data width</span>
<span class="linenos"> 10</span><span class="w">             </span><span class="c1">// comments below assume outw == 20</span>
<span class="linenos"> 11</span><span class="w">             </span><span class="c1">// outw must be 20 if using half-band filter</span>
<span class="linenos"> 12</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">shift_wi</span><span class="o">=</span><span class="mh">4</span><span class="p">,</span>
<span class="linenos"> 13</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">shift_base</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span>
<span class="linenos"> 14</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dsr_len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">12</span><span class="p">,</span><span class="w">  </span><span class="c1">// expected length of strobe pattern</span>
<span class="linenos"> 15</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">use_hb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">,</span><span class="w">  </span><span class="c1">// compile-time conditional half-band code</span>
<span class="linenos"> 16</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">use_delay</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="w">  </span><span class="c1">// match pipeline length with use_hb case</span>
<span class="linenos"> 17</span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 18</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<span class="linenos"> 19</span><span class="w">     </span><span class="c1">// unprocessed double-integrator output</span>
<span class="linenos"> 20</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sr_in</span><span class="p">,</span>
<span class="linenos"> 21</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">sr_valid</span><span class="p">,</span>
<span class="linenos"> 22</span>
<span class="linenos"> 23</span><span class="w">     </span><span class="c1">// semi-static configuration</span>
<span class="linenos"> 24</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">shift_wi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">shift</span><span class="p">,</span><span class="w">  </span><span class="c1">// controls scaling of result</span>
<span class="linenos"> 25</span>
<span class="linenos"> 26</span><span class="w">     </span><span class="c1">// filtered and scaled result, ready for storage</span>
<span class="linenos"> 27</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">outw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">result</span><span class="p">,</span>
<span class="linenos"> 28</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<span class="linenos"> 29</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">strobe</span>
<span class="linenos"> 30</span><span class="p">);</span>
<span class="linenos"> 31</span>
<span class="linenos"> 32</span><span class="c1">// Two stages of differentiator</span>
<span class="linenos"> 33</span><span class="kt">wire</span><span class="w"> </span><span class="n">valid2</span><span class="p">;</span>
<span class="linenos"> 34</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d2</span><span class="p">;</span>
<span class="linenos"> 35</span><span class="n">doublediff</span><span class="w"> </span><span class="p">#(.</span><span class="n">dw</span><span class="p">(</span><span class="n">dw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dsr_len</span><span class="p">(</span><span class="n">dsr_len</span><span class="p">))</span><span class="w"> </span><span class="n">diff</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<span class="linenos"> 36</span><span class="w">     </span><span class="p">.</span><span class="n">d_in</span><span class="p">(</span><span class="n">sr_in</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">g_in</span><span class="p">(</span><span class="n">sr_valid</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">d_out</span><span class="p">(</span><span class="n">d2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">g_out</span><span class="p">(</span><span class="n">valid2</span><span class="p">));</span>
<span class="linenos"> 37</span>
<span class="linenos"> 38</span><span class="c1">// Reduce bit width for entry to half-band filter</span>
<span class="linenos"> 39</span><span class="c1">// First get 21 bits, then see below</span>
<span class="linenos"> 40</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="nl">outw:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d3</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 41</span><span class="kt">reg</span><span class="w"> </span><span class="n">ovf</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 42</span><span class="cp">`define UNIFORM(x) ((~|(x)) | &amp;(x))  </span><span class="c1">// All 0&#39;s or all 1&#39;s</span>
<span class="linenos"> 43</span><span class="c1">// Lowest supported filter is R=4 (for which we set shift=0), and N=2 always.</span>
<span class="linenos"> 44</span><span class="c1">// Input to CIC is 18 bits, so maximum 22 bits come out.</span>
<span class="linenos"> 45</span><span class="c1">// Check for overflow is a simulation-only feature to check for bugs.</span>
<span class="linenos"> 46</span>
<span class="linenos"> 47</span><span class="c1">// Invent some extra bits, just so the case statement is all legal Verilog,</span>
<span class="linenos"> 48</span><span class="c1">// even if dw is less than 36.</span>
<span class="linenos"> 49</span><span class="c1">// This construction should not result in any actual extra hardware.</span>
<span class="linenos"> 50</span><span class="k">localparam</span><span class="w"> </span><span class="n">dwmax</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">outw</span><span class="o">+</span><span class="mh">16</span><span class="o">+</span><span class="n">shift_base</span><span class="p">;</span>
<span class="linenos"> 51</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="nl">dwmax:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d2e</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{{</span><span class="n">dwmax</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="n">dw</span><span class="p">{</span><span class="n">d2</span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="p">]}},</span><span class="n">d2</span><span class="p">};</span>
<span class="linenos"> 52</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="nl">shift_wi:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">full_shift</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">shift</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">shift_base</span><span class="p">;</span>
<span class="linenos"> 53</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="nl">dwmax:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d2es</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">d2e</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">full_shift</span><span class="p">;</span>
<span class="linenos"> 54</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 55</span><span class="w">     </span><span class="n">d3</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d2es</span><span class="p">;</span>
<span class="linenos"> 56</span><span class="w">     </span><span class="n">ovf</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="w"> </span><span class="no">`UNIFORM</span><span class="p">(</span><span class="n">d2es</span><span class="p">[</span><span class="nl">dwmax:</span><span class="n">outw</span><span class="p">]);</span>
<span class="linenos"> 57</span><span class="k">end</span>
<span class="linenos"> 58</span><span class="kt">reg</span><span class="w"> </span><span class="n">valid3</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 59</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">valid3</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">valid2</span><span class="p">;</span>
<span class="linenos"> 60</span>
<span class="linenos"> 61</span><span class="no">`ifdef</span><span class="w"> </span><span class="n">SIMULATE</span>
<span class="linenos"> 62</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ch_id</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 63</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d2_prev</span><span class="p">;</span>
<span class="linenos"> 64</span><span class="kt">wire</span><span class="w"> </span><span class="n">print_overflow</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ovf</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">valid3</span><span class="p">;</span>
<span class="linenos"> 65</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 66</span><span class="w">     </span><span class="n">ch_id</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">valid3</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">(</span><span class="n">ch_id</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 67</span><span class="w">     </span><span class="n">d2_prev</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d2</span><span class="p">;</span>
<span class="linenos"> 68</span><span class="k">end</span>
<span class="linenos"> 69</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">print_overflow</span><span class="p">)</span><span class="w"> </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;overflow %d %x %x %d %d&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">shift</span><span class="p">,</span><span class="w"> </span><span class="n">d2_prev</span><span class="p">,</span><span class="w"> </span><span class="n">d3</span><span class="p">,</span><span class="w"> </span><span class="n">ch_id</span><span class="p">,</span><span class="w"> </span><span class="nb">$time</span><span class="p">);</span>
<span class="linenos"> 70</span><span class="no">`endif</span>
<span class="linenos"> 71</span>
<span class="linenos"> 72</span><span class="c1">// Universal definition; note: old and new are msb numbers, not bit widths.</span>
<span class="linenos"> 73</span><span class="cp">`define SAT(x,old,new) ((~|x[old:new] | &amp;x[old:new]) ? x[new:0] : {x[old],{new{~x[old]}}})</span>
<span class="linenos"> 74</span>
<span class="linenos"> 75</span><span class="c1">// Factor of two scaling of output by virtue of the LO table construction.</span>
<span class="linenos"> 76</span><span class="c1">// When properly set up, saturation will only occur with pathological LO choices and/or ADC clipping.</span>
<span class="linenos"> 77</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">outw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d4</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 78</span><span class="kt">reg</span><span class="w"> </span><span class="n">valid4</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 79</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 80</span><span class="w">     </span><span class="n">d4</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`SAT</span><span class="p">(</span><span class="n">d3</span><span class="p">,</span><span class="w"> </span><span class="n">outw</span><span class="p">,</span><span class="w"> </span><span class="n">outw</span><span class="o">-</span><span class="mh">1</span><span class="p">);</span>
<span class="linenos"> 81</span><span class="w">     </span><span class="n">valid4</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">valid3</span><span class="p">;</span>
<span class="linenos"> 82</span><span class="k">end</span>
<span class="linenos"> 83</span>
<span class="linenos"> 84</span><span class="no">`undef</span><span class="w"> </span><span class="n">SAT</span>
<span class="linenos"> 85</span>
<span class="linenos"> 86</span><span class="c1">// Instantiate half-band filter .. or not</span>
<span class="linenos"> 87</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">outw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d5</span><span class="p">;</span>
<span class="linenos"> 88</span><span class="kt">wire</span><span class="w"> </span><span class="n">valid5</span><span class="p">;</span>
<span class="linenos"> 89</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">delay_v45</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w">   </span><span class="c1">// seems half_filter take 4 cycles?</span>
<span class="linenos"> 90</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">outw</span><span class="o">*</span><span class="mh">4</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">delay_d45</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 91</span><span class="k">generate</span>
<span class="linenos"> 92</span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">use_hb</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">g_use_hb</span>
<span class="linenos"> 93</span><span class="w">     </span><span class="n">half_filt</span><span class="w"> </span><span class="p">#(.</span><span class="n">len</span><span class="p">(</span><span class="n">dsr_len</span><span class="p">))</span>
<span class="linenos"> 94</span><span class="w">             </span><span class="n">hb</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">ind</span><span class="p">(</span><span class="n">d4</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">ing</span><span class="p">(</span><span class="n">valid4</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">outd</span><span class="p">(</span><span class="n">d5</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">outg</span><span class="p">(</span><span class="n">valid5</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="n">reset</span><span class="p">));</span>
<span class="linenos"> 95</span><span class="k">end</span>
<span class="linenos"> 96</span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">use_delay</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">g_use_delay</span>
<span class="linenos"> 97</span><span class="w">     </span><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 98</span><span class="w">             </span><span class="n">delay_v45</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">delay_v45</span><span class="p">[</span><span class="mh">4</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">valid4</span><span class="p">};</span>
<span class="linenos"> 99</span><span class="w">             </span><span class="n">delay_d45</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">delay_d45</span><span class="p">[</span><span class="n">outw</span><span class="o">*</span><span class="p">(</span><span class="mh">4</span><span class="o">-</span><span class="mh">1</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">d4</span><span class="p">};</span>
<span class="linenos">100</span>
<span class="linenos">101</span><span class="w">     </span><span class="k">end</span>
<span class="linenos">102</span><span class="w">     </span><span class="k">assign</span><span class="w"> </span><span class="n">d5</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">delay_d45</span><span class="p">[</span><span class="n">outw</span><span class="o">*</span><span class="mh">4</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="n">outw</span><span class="o">*</span><span class="p">(</span><span class="mh">4</span><span class="o">-</span><span class="mh">1</span><span class="p">)];</span>
<span class="linenos">103</span><span class="w">     </span><span class="k">assign</span><span class="w"> </span><span class="n">valid5</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">delay_v45</span><span class="p">[</span><span class="mh">4</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span>
<span class="linenos">104</span><span class="k">end</span>
<span class="linenos">105</span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">g_use_short</span>
<span class="linenos">106</span><span class="w">     </span><span class="k">assign</span><span class="w"> </span><span class="n">d5</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">d4</span><span class="p">;</span>
<span class="linenos">107</span><span class="w">     </span><span class="k">assign</span><span class="w"> </span><span class="n">valid5</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">valid4</span><span class="p">;</span>
<span class="linenos">108</span><span class="k">end</span>
<span class="linenos">109</span><span class="k">endgenerate</span>
<span class="linenos">110</span>
<span class="linenos">111</span><span class="k">assign</span><span class="w"> </span><span class="n">strobe</span><span class="o">=</span><span class="n">valid5</span><span class="p">;</span>
<span class="linenos">112</span><span class="k">assign</span><span class="w"> </span><span class="n">result</span><span class="o">=</span><span class="n">d5</span><span class="p">;</span>
<span class="linenos">113</span><span class="k">endmodule</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, LBNL ATG.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>