{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512504782646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512504782647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 15:13:02 2017 " "Processing started: Tue Dec  5 15:13:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512504782647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504782647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504782647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512504783221 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_fifo.qsys " "Elaborating Platform Designer system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504792799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:16 Progress: Loading protobuf-serializer/varint_in_fifo.qsys " "2017.12.05.15:13:16 Progress: Loading protobuf-serializer/varint_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504796746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:17 Progress: Reading input file " "2017.12.05.15:13:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504797069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:17 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:13:17 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504797289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:17 Progress: Parameterizing module fifo_0 " "2017.12.05.15:13:17 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504797511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:17 Progress: Building connections " "2017.12.05.15:13:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504797515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:17 Progress: Parameterizing connections " "2017.12.05.15:13:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504797515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:17 Progress: Validating " "2017.12.05.15:13:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504797534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:18 Progress: Done reading input file " "2017.12.05.15:13:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:18 : varint_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:13:18 : varint_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:18 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:18 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:18 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:18 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Transforming system: varint_in_fifo\" " "Varint_in_fifo: \"Transforming system: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform generation_view_transform " "Varint_in_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform generation_view_transform took 0.000s " "Varint_in_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform merlin_avalon_transform " "Varint_in_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform merlin_avalon_transform took 0.038s " "Varint_in_fifo: Running transform merlin_avalon_transform took 0.038s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504798854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Naming system components in system: varint_in_fifo\" " "Varint_in_fifo: \"Naming system components in system: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504799069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Processing generation queue\" " "Varint_in_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504799070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Generating: varint_in_fifo\" " "Varint_in_fifo: \"Generating: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504799072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Generating: varint_in_fifo_fifo_171_ad2l2zy\" " "Varint_in_fifo: \"Generating: varint_in_fifo_fifo_171_ad2l2zy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504799104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Done \"varint_in_fifo\" with 2 modules, 3 files " "Varint_in_fifo: Done \"varint_in_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504799112 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_fifo.qsys " "Finished elaborating Platform Designer system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504799937 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_index.qsys " "Elaborating Platform Designer system entity \"varint_in_index.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504799945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:23 Progress: Loading protobuf-serializer/varint_in_index.qsys " "2017.12.05.15:13:23 Progress: Loading protobuf-serializer/varint_in_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504803790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:24 Progress: Reading input file " "2017.12.05.15:13:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504804110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:24 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:13:24 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504804326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:24 Progress: Parameterizing module fifo_0 " "2017.12.05.15:13:24 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504804552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:24 Progress: Building connections " "2017.12.05.15:13:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504804555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:24 Progress: Parameterizing connections " "2017.12.05.15:13:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504804555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:24 Progress: Validating " "2017.12.05.15:13:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504804574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:25 Progress: Done reading input file " "2017.12.05.15:13:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:25 : varint_in_index.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:13:25 : varint_in_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:25 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:25 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:25 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:25 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Transforming system: varint_in_index\" " "Varint_in_index: \"Transforming system: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform generation_view_transform " "Varint_in_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform generation_view_transform took 0.000s " "Varint_in_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform merlin_avalon_transform " "Varint_in_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform merlin_avalon_transform took 0.035s " "Varint_in_index: Running transform merlin_avalon_transform took 0.035s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504805869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Naming system components in system: varint_in_index\" " "Varint_in_index: \"Naming system components in system: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504806046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Processing generation queue\" " "Varint_in_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504806048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Generating: varint_in_index\" " "Varint_in_index: \"Generating: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504806049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Generating: varint_in_index_fifo_171_sdxy63a\" " "Varint_in_index: \"Generating: varint_in_index_fifo_171_sdxy63a\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504806081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Done \"varint_in_index\" with 2 modules, 3 files " "Varint_in_index: Done \"varint_in_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504806089 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_index.qsys " "Finished elaborating Platform Designer system entity \"varint_in_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504806880 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_size.qsys " "Elaborating Platform Designer system entity \"varint_in_size.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504806885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:30 Progress: Loading protobuf-serializer/varint_in_size.qsys " "2017.12.05.15:13:30 Progress: Loading protobuf-serializer/varint_in_size.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:31 Progress: Reading input file " "2017.12.05.15:13:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:31 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:13:31 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:31 Progress: Parameterizing module fifo_0 " "2017.12.05.15:13:31 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:31 Progress: Building connections " "2017.12.05.15:13:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:31 Progress: Parameterizing connections " "2017.12.05.15:13:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:31 Progress: Validating " "2017.12.05.15:13:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504811901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:32 Progress: Done reading input file " "2017.12.05.15:13:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504812685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:32 : varint_in_size.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:13:32 : varint_in_size.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504812868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:32 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:32 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504812868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:32 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:32 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504812868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Transforming system: varint_in_size\" " "Varint_in_size: \"Transforming system: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform generation_view_transform " "Varint_in_size: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform generation_view_transform took 0.000s " "Varint_in_size: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.001s " "Fifo_0: Running transform generation_view_transform took 0.001s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform merlin_avalon_transform " "Varint_in_size: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform merlin_avalon_transform took 0.045s " "Varint_in_size: Running transform merlin_avalon_transform took 0.045s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Naming system components in system: varint_in_size\" " "Varint_in_size: \"Naming system components in system: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Processing generation queue\" " "Varint_in_size: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Generating: varint_in_size\" " "Varint_in_size: \"Generating: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Generating: varint_in_size_fifo_171_i6uzucq\" " "Varint_in_size: \"Generating: varint_in_size_fifo_171_i6uzucq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Done \"varint_in_size\" with 2 modules, 3 files " "Varint_in_size: Done \"varint_in_size\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504813740 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_size.qsys " "Finished elaborating Platform Designer system entity \"varint_in_size.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504814569 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_fifo.qsys " "Elaborating Platform Designer system entity \"raw_data_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504814574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:38 Progress: Loading protobuf-serializer/raw_data_in_fifo.qsys " "2017.12.05.15:13:38 Progress: Loading protobuf-serializer/raw_data_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504818686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:39 Progress: Reading input file " "2017.12.05.15:13:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504819056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:39 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:13:39 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504819279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:39 Progress: Parameterizing module fifo_0 " "2017.12.05.15:13:39 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504819504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:39 Progress: Building connections " "2017.12.05.15:13:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504819507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:39 Progress: Parameterizing connections " "2017.12.05.15:13:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504819507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:39 Progress: Validating " "2017.12.05.15:13:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504819526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:40 Progress: Done reading input file " "2017.12.05.15:13:40 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:40 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:13:40 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:40 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:40 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:40 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:40 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Transforming system: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Transforming system: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform generation_view_transform " "Raw_data_in_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform generation_view_transform took 0.000s " "Raw_data_in_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform merlin_avalon_transform " "Raw_data_in_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.033s " "Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.033s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504820831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Naming system components in system: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Naming system components in system: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504821015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Processing generation queue\" " "Raw_data_in_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504821016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Generating: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Generating: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504821018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Generating: raw_data_in_fifo_fifo_171_ad2l2zy\" " "Raw_data_in_fifo: \"Generating: raw_data_in_fifo_fifo_171_ad2l2zy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504821051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Done \"raw_data_in_fifo\" with 2 modules, 3 files " "Raw_data_in_fifo: Done \"raw_data_in_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504821059 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_fifo.qsys " "Finished elaborating Platform Designer system entity \"raw_data_in_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504821961 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_index.qsys " "Elaborating Platform Designer system entity \"raw_data_in_index.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504821966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:45 Progress: Loading protobuf-serializer/raw_data_in_index.qsys " "2017.12.05.15:13:45 Progress: Loading protobuf-serializer/raw_data_in_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504825948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:46 Progress: Reading input file " "2017.12.05.15:13:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504826280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:46 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:13:46 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504826512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:46 Progress: Parameterizing module fifo_0 " "2017.12.05.15:13:46 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504826756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:46 Progress: Building connections " "2017.12.05.15:13:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504826759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:46 Progress: Parameterizing connections " "2017.12.05.15:13:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504826760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:46 Progress: Validating " "2017.12.05.15:13:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504826787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:47 Progress: Done reading input file " "2017.12.05.15:13:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504827521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:47 : raw_data_in_index.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:13:47 : raw_data_in_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504827696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:47 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:47 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504827697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:47 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:47 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504827697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Transforming system: raw_data_in_index\" " "Raw_data_in_index: \"Transforming system: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform generation_view_transform " "Raw_data_in_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform generation_view_transform took 0.000s " "Raw_data_in_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform merlin_avalon_transform " "Raw_data_in_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform merlin_avalon_transform took 0.047s " "Raw_data_in_index: Running transform merlin_avalon_transform took 0.047s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Naming system components in system: raw_data_in_index\" " "Raw_data_in_index: \"Naming system components in system: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Processing generation queue\" " "Raw_data_in_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Generating: raw_data_in_index\" " "Raw_data_in_index: \"Generating: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Generating: raw_data_in_index_fifo_171_sdxy63a\" " "Raw_data_in_index: \"Generating: raw_data_in_index_fifo_171_sdxy63a\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Done \"raw_data_in_index\" with 2 modules, 3 files " "Raw_data_in_index: Done \"raw_data_in_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504828605 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_index.qsys " "Finished elaborating Platform Designer system entity \"raw_data_in_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504829313 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_wstrb.qsys " "Elaborating Platform Designer system entity \"raw_data_in_wstrb.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504829317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:53 Progress: Loading protobuf-serializer/raw_data_in_wstrb.qsys " "2017.12.05.15:13:53 Progress: Loading protobuf-serializer/raw_data_in_wstrb.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504833243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:53 Progress: Reading input file " "2017.12.05.15:13:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504833600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:53 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:13:53 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504833825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 Progress: Parameterizing module fifo_0 " "2017.12.05.15:13:54 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 Progress: Building connections " "2017.12.05.15:13:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 Progress: Parameterizing connections " "2017.12.05.15:13:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 Progress: Validating " "2017.12.05.15:13:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 Progress: Done reading input file " "2017.12.05.15:13:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:13:54 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:54 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:13:54 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:13:54 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504834945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Transforming system: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Transforming system: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform generation_view_transform " "Raw_data_in_wstrb: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s " "Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform merlin_avalon_transform " "Raw_data_in_wstrb: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.044s " "Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.044s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Naming system components in system: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Naming system components in system: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Processing generation queue\" " "Raw_data_in_wstrb: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb_fifo_171_ke7pjxy\" " "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb_fifo_171_ke7pjxy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Done \"raw_data_in_wstrb\" with 2 modules, 3 files " "Raw_data_in_wstrb: Done \"raw_data_in_wstrb\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504835854 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_wstrb.qsys " "Finished elaborating Platform Designer system entity \"raw_data_in_wstrb.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504836749 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_out_fifo.qsys " "Elaborating Platform Designer system entity \"varint_out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504836753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:00 Progress: Loading protobuf-serializer/varint_out_fifo.qsys " "2017.12.05.15:14:00 Progress: Loading protobuf-serializer/varint_out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504840732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:01 Progress: Reading input file " "2017.12.05.15:14:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504841129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:01 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:14:01 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504841353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:01 Progress: Parameterizing module fifo_0 " "2017.12.05.15:14:01 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504841587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:01 Progress: Building connections " "2017.12.05.15:14:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504841590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:01 Progress: Parameterizing connections " "2017.12.05.15:14:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504841590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:01 Progress: Validating " "2017.12.05.15:14:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504841618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:02 Progress: Done reading input file " "2017.12.05.15:14:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504842371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:02 : varint_out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:14:02 : varint_out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504842549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:02 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:02 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504842549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:02 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:02 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504842549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Transforming system: varint_out_fifo\" " "Varint_out_fifo: \"Transforming system: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform generation_view_transform " "Varint_out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform generation_view_transform took 0.000s " "Varint_out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform merlin_avalon_transform " "Varint_out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform merlin_avalon_transform took 0.050s " "Varint_out_fifo: Running transform merlin_avalon_transform took 0.050s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Naming system components in system: varint_out_fifo\" " "Varint_out_fifo: \"Naming system components in system: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Processing generation queue\" " "Varint_out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Generating: varint_out_fifo\" " "Varint_out_fifo: \"Generating: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Generating: varint_out_fifo_fifo_171_u2h7cyi\" " "Varint_out_fifo: \"Generating: varint_out_fifo_fifo_171_u2h7cyi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Done \"varint_out_fifo\" with 2 modules, 3 files " "Varint_out_fifo: Done \"varint_out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504843437 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_out_fifo.qsys " "Finished elaborating Platform Designer system entity \"varint_out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504844145 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_out_index.qsys " "Elaborating Platform Designer system entity \"varint_out_index.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504844150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Loading protobuf-serializer/varint_out_index.qsys " "2017.12.05.15:14:08 Progress: Loading protobuf-serializer/varint_out_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Reading input file " "2017.12.05.15:14:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:14:08 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Parameterizing module fifo_0 " "2017.12.05.15:14:08 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Building connections " "2017.12.05.15:14:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Parameterizing connections " "2017.12.05.15:14:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:08 Progress: Validating " "2017.12.05.15:14:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504848957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:09 Progress: Done reading input file " "2017.12.05.15:14:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504849460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:09 : varint_out_index.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:14:09 : varint_out_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504849626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:09 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:09 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504849626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:09 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:09 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504849626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Transforming system: varint_out_index\" " "Varint_out_index: \"Transforming system: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform generation_view_transform " "Varint_out_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform generation_view_transform took 0.000s " "Varint_out_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform merlin_avalon_transform " "Varint_out_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform merlin_avalon_transform took 0.033s " "Varint_out_index: Running transform merlin_avalon_transform took 0.033s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Naming system components in system: varint_out_index\" " "Varint_out_index: \"Naming system components in system: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Processing generation queue\" " "Varint_out_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Generating: varint_out_index\" " "Varint_out_index: \"Generating: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Generating: varint_out_index_fifo_171_z22fama\" " "Varint_out_index: \"Generating: varint_out_index_fifo_171_z22fama\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Done \"varint_out_index\" with 2 modules, 3 files " "Varint_out_index: Done \"varint_out_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504850501 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_out_index.qsys " "Finished elaborating Platform Designer system entity \"varint_out_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504851251 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_out_fifo.qsys " "Elaborating Platform Designer system entity \"raw_data_out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504851255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:15 Progress: Loading protobuf-serializer/raw_data_out_fifo.qsys " "2017.12.05.15:14:15 Progress: Loading protobuf-serializer/raw_data_out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504855241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:15 Progress: Reading input file " "2017.12.05.15:14:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504855610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:15 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:14:15 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504855830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 Progress: Parameterizing module fifo_0 " "2017.12.05.15:14:16 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 Progress: Building connections " "2017.12.05.15:14:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 Progress: Parameterizing connections " "2017.12.05.15:14:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 Progress: Validating " "2017.12.05.15:14:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 Progress: Done reading input file " "2017.12.05.15:14:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:14:16 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:16 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:16 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:16 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504856755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Transforming system: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Transforming system: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform generation_view_transform " "Raw_data_out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform generation_view_transform took 0.000s " "Raw_data_out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform merlin_avalon_transform " "Raw_data_out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.036s " "Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.036s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Naming system components in system: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Naming system components in system: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Processing generation queue\" " "Raw_data_out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Generating: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Generating: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Generating: raw_data_out_fifo_fifo_171_u2h7cyi\" " "Raw_data_out_fifo: \"Generating: raw_data_out_fifo_fifo_171_u2h7cyi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Done \"raw_data_out_fifo\" with 2 modules, 3 files " "Raw_data_out_fifo: Done \"raw_data_out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504857671 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_out_fifo.qsys " "Finished elaborating Platform Designer system entity \"raw_data_out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504858428 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_out_index.qsys " "Elaborating Platform Designer system entity \"raw_data_out_index.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504858433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:22 Progress: Loading protobuf-serializer/raw_data_out_index.qsys " "2017.12.05.15:14:22 Progress: Loading protobuf-serializer/raw_data_out_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504862247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:22 Progress: Reading input file " "2017.12.05.15:14:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504862577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:22 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:14:22 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504862800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 Progress: Parameterizing module fifo_0 " "2017.12.05.15:14:23 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 Progress: Building connections " "2017.12.05.15:14:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 Progress: Parameterizing connections " "2017.12.05.15:14:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 Progress: Validating " "2017.12.05.15:14:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 Progress: Done reading input file " "2017.12.05.15:14:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 : raw_data_out_index.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:14:23 : raw_data_out_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:23 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:23 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:23 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504863924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Transforming system: raw_data_out_index\" " "Raw_data_out_index: \"Transforming system: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform generation_view_transform " "Raw_data_out_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform generation_view_transform took 0.000s " "Raw_data_out_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform merlin_avalon_transform " "Raw_data_out_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform merlin_avalon_transform took 0.043s " "Raw_data_out_index: Running transform merlin_avalon_transform took 0.043s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Naming system components in system: raw_data_out_index\" " "Raw_data_out_index: \"Naming system components in system: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Processing generation queue\" " "Raw_data_out_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Generating: raw_data_out_index\" " "Raw_data_out_index: \"Generating: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Generating: raw_data_out_index_fifo_171_z22fama\" " "Raw_data_out_index: \"Generating: raw_data_out_index_fifo_171_z22fama\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Done \"raw_data_out_index\" with 2 modules, 3 files " "Raw_data_out_index: Done \"raw_data_out_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504864811 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_out_index.qsys " "Finished elaborating Platform Designer system entity \"raw_data_out_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504865544 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "out_fifo.qsys " "Elaborating Platform Designer system entity \"out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504865549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:29 Progress: Loading protobuf-serializer/out_fifo.qsys " "2017.12.05.15:14:29 Progress: Loading protobuf-serializer/out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504869453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:29 Progress: Reading input file " "2017.12.05.15:14:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504869797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:30 Progress: Adding fifo_0 \[fifo 17.1\] " "2017.12.05.15:14:30 Progress: Adding fifo_0 \[fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504870018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:30 Progress: Parameterizing module fifo_0 " "2017.12.05.15:14:30 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504870265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:30 Progress: Building connections " "2017.12.05.15:14:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504870268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:30 Progress: Parameterizing connections " "2017.12.05.15:14:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504870268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:30 Progress: Validating " "2017.12.05.15:14:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504870297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:31 Progress: Done reading input file " "2017.12.05.15:14:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:31 : out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.05.15:14:31 : out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:31 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:31 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.05.15:14:31 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.05.15:14:31 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Transforming system: out_fifo\" " "Out_fifo: \"Transforming system: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform generation_view_transform " "Out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform generation_view_transform took 0.000s " "Out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform merlin_avalon_transform " "Out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform merlin_avalon_transform took 0.052s " "Out_fifo: Running transform merlin_avalon_transform took 0.052s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504871937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Naming system components in system: out_fifo\" " "Out_fifo: \"Naming system components in system: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504872133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Processing generation queue\" " "Out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504872135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Generating: out_fifo\" " "Out_fifo: \"Generating: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504872137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Generating: out_fifo_fifo_171_onw3uty\" " "Out_fifo: \"Generating: out_fifo_fifo_171_onw3uty\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504872178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Done \"out_fifo\" with 2 modules, 3 files " "Out_fifo: Done \"out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504872188 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "out_fifo.qsys " "Finished elaborating Platform Designer system entity \"out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504872850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protobuf_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file protobuf_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 protobuf_serializer " "Found entity 1: protobuf_serializer" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_fifo/synth/varint_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_fifo/synth/varint_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_fifo " "Found entity 1: varint_in_fifo" {  } { { "varint_in_fifo/synth/varint_in_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_fifo/synth/varint_in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_in_fifo/synth/varint_in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_fifo_cfg:config " "Found design unit 1: varint_in_fifo_cfg:config" {  } { { "varint_in_fifo/synth/varint_in_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_fifo_fifo_171_ad2l2zy " "Found entity 1: varint_in_fifo_fifo_171_ad2l2zy" {  } { { "varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_index/synth/varint_in_index.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_index/synth/varint_in_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_index " "Found entity 1: varint_in_index" {  } { { "varint_in_index/synth/varint_in_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_index/synth/varint_in_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_in_index/synth/varint_in_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_index_cfg:config " "Found design unit 1: varint_in_index_cfg:config" {  } { { "varint_in_index/synth/varint_in_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_index_fifo_171_sdxy63a " "Found entity 1: varint_in_index_fifo_171_sdxy63a" {  } { { "varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_size/synth/varint_in_size.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_size/synth/varint_in_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_size " "Found entity 1: varint_in_size" {  } { { "varint_in_size/synth/varint_in_size.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_size/synth/varint_in_size_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_in_size/synth/varint_in_size_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_size_cfg:config " "Found design unit 1: varint_in_size_cfg:config" {  } { { "varint_in_size/synth/varint_in_size_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_size_fifo_171_i6uzucq " "Found entity 1: varint_in_size_fifo_171_i6uzucq" {  } { { "varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_fifo/synth/raw_data_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_fifo/synth/raw_data_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_fifo " "Found entity 1: raw_data_in_fifo" {  } { { "raw_data_in_fifo/synth/raw_data_in_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_fifo_cfg:config " "Found design unit 1: raw_data_in_fifo_cfg:config" {  } { { "raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_fifo_fifo_171_ad2l2zy " "Found entity 1: raw_data_in_fifo_fifo_171_ad2l2zy" {  } { { "raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_index/synth/raw_data_in_index.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_index/synth/raw_data_in_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_index " "Found entity 1: raw_data_in_index" {  } { { "raw_data_in_index/synth/raw_data_in_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_index/synth/raw_data_in_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_in_index/synth/raw_data_in_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_index_cfg:config " "Found design unit 1: raw_data_in_index_cfg:config" {  } { { "raw_data_in_index/synth/raw_data_in_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_index_fifo_171_sdxy63a " "Found entity 1: raw_data_in_index_fifo_171_sdxy63a" {  } { { "raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_wstrb/synth/raw_data_in_wstrb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_wstrb/synth/raw_data_in_wstrb.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_wstrb " "Found entity 1: raw_data_in_wstrb" {  } { { "raw_data_in_wstrb/synth/raw_data_in_wstrb.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_wstrb_cfg:config " "Found design unit 1: raw_data_in_wstrb_cfg:config" {  } { { "raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_wstrb_fifo_171_ke7pjxy " "Found entity 1: raw_data_in_wstrb_fifo_171_ke7pjxy" {  } { { "raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_fifo/synth/varint_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_fifo/synth/varint_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_fifo " "Found entity 1: varint_out_fifo" {  } { { "varint_out_fifo/synth/varint_out_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_fifo/synth/varint_out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_out_fifo/synth/varint_out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_out_fifo_cfg:config " "Found design unit 1: varint_out_fifo_cfg:config" {  } { { "varint_out_fifo/synth/varint_out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_fifo_fifo_171_u2h7cyi " "Found entity 1: varint_out_fifo_fifo_171_u2h7cyi" {  } { { "varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_index/synth/varint_out_index.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_index/synth/varint_out_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_index " "Found entity 1: varint_out_index" {  } { { "varint_out_index/synth/varint_out_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_index/synth/varint_out_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_out_index/synth/varint_out_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_out_index_cfg:config " "Found design unit 1: varint_out_index_cfg:config" {  } { { "varint_out_index/synth/varint_out_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_index_fifo_171_z22fama " "Found entity 1: varint_out_index_fifo_171_z22fama" {  } { { "varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_fifo/synth/raw_data_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_fifo/synth/raw_data_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_fifo " "Found entity 1: raw_data_out_fifo" {  } { { "raw_data_out_fifo/synth/raw_data_out_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_out_fifo_cfg:config " "Found design unit 1: raw_data_out_fifo_cfg:config" {  } { { "raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_fifo_fifo_171_u2h7cyi " "Found entity 1: raw_data_out_fifo_fifo_171_u2h7cyi" {  } { { "raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_index/synth/raw_data_out_index.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_index/synth/raw_data_out_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_index " "Found entity 1: raw_data_out_index" {  } { { "raw_data_out_index/synth/raw_data_out_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_index/synth/raw_data_out_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_out_index/synth/raw_data_out_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_out_index_cfg:config " "Found design unit 1: raw_data_out_index_cfg:config" {  } { { "raw_data_out_index/synth/raw_data_out_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_index_fifo_171_z22fama " "Found entity 1: raw_data_out_index_fifo_171_z22fama" {  } { { "raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/synth/out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fifo/synth/out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo " "Found entity 1: out_fifo" {  } { { "out_fifo/synth/out_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/synth/out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file out_fifo/synth/out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_fifo_cfg:config " "Found design unit 1: out_fifo_cfg:config" {  } { { "out_fifo/synth/out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo_fifo_171_onw3uty " "Found entity 1: out_fifo_fifo_171_onw3uty" {  } { { "out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_0 " "Found entity 1: fsm_0" {  } { { "fsm_0.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_1 " "Found entity 1: fsm_1" {  } { { "fsm_1.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_2 " "Found entity 1: fsm_2" {  } { { "fsm_2.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_3a.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_3a.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3a " "Found entity 1: fsm_3a" {  } { { "fsm_3a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_3a.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3b " "Found entity 1: fsm_3b" {  } { { "fsm_3b.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_3b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_3.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3 " "Found entity 1: fsm_3" {  } { { "fsm_3.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_4.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_4 " "Found entity 1: fsm_4" {  } { { "fsm_4.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "protobuf_serializer " "Elaborating entity \"protobuf_serializer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512504873141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_fifo varint_in_fifo:in0 " "Elaborating entity \"varint_in_fifo\" for hierarchy \"varint_in_fifo:in0\"" {  } { { "protobuf_serializer.v" "in0" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_fifo_fifo_171_ad2l2zy varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0 " "Elaborating entity \"varint_in_fifo_fifo_171_ad2l2zy\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\"" {  } { { "varint_in_fifo/synth/varint_in_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873392 ""}  } { { "varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_171/synth/varint_in_fifo_fifo_171_ad2l2zy.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504873392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_koa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_koa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_koa1 " "Found entity 1: scfifo_koa1" {  } { { "db/scfifo_koa1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_koa1 varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated " "Elaborating entity \"scfifo_koa1\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7ga1 " "Found entity 1: a_dpfifo_7ga1" {  } { { "db/a_dpfifo_7ga1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7ga1 varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo " "Elaborating entity \"a_dpfifo_7ga1\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\"" {  } { { "db/scfifo_koa1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4in1 " "Found entity 1: altsyncram_4in1" {  } { { "db/altsyncram_4in1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_4in1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4in1 varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|altsyncram_4in1:FIFOram " "Elaborating entity \"altsyncram_4in1\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|altsyncram_4in1:FIFOram\"" {  } { { "db/a_dpfifo_7ga1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_te8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_te8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_te8 " "Found entity 1: cmpr_te8" {  } { { "db/cmpr_te8.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cmpr_te8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_te8 varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:almost_full_comparer " "Elaborating entity \"cmpr_te8\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:almost_full_comparer\"" {  } { { "db/a_dpfifo_7ga1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_te8 varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:two_comparison " "Elaborating entity \"cmpr_te8\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:two_comparison\"" {  } { { "db/a_dpfifo_7ga1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ra " "Found entity 1: cntr_1ra" {  } { { "db/cntr_1ra.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_1ra.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ra varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_1ra:rd_ptr_msb " "Elaborating entity \"cntr_1ra\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_1ra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7ga1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ls6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ls6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ls6 " "Found entity 1: cntr_ls6" {  } { { "db/cntr_ls6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_ls6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ls6 varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_ls6:usedw_counter " "Elaborating entity \"cntr_ls6\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_ls6:usedw_counter\"" {  } { { "db/a_dpfifo_7ga1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9sa " "Found entity 1: cntr_9sa" {  } { { "db/cntr_9sa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_9sa.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9sa varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_9sa:wr_ptr " "Elaborating entity \"cntr_9sa\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_9sa:wr_ptr\"" {  } { { "db/a_dpfifo_7ga1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_index varint_in_index:in1 " "Elaborating entity \"varint_in_index\" for hierarchy \"varint_in_index:in1\"" {  } { { "protobuf_serializer.v" "in1" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_index_fifo_171_sdxy63a varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0 " "Elaborating entity \"varint_in_index_fifo_171_sdxy63a\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\"" {  } { { "varint_in_index/synth/varint_in_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504873858 ""}  } { { "varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_171/synth/varint_in_index_fifo_171_sdxy63a.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504873858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1f91 " "Found entity 1: a_dpfifo_1f91" {  } { { "db/a_dpfifo_1f91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1f91 varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo " "Elaborating entity \"a_dpfifo_1f91\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shn1 " "Found entity 1: altsyncram_shn1" {  } { { "db/altsyncram_shn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_shn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504873945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504873945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shn1 varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\|altsyncram_shn1:FIFOram " "Elaborating entity \"altsyncram_shn1\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\|altsyncram_shn1:FIFOram\"" {  } { { "db/a_dpfifo_1f91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_size varint_in_size:in2 " "Elaborating entity \"varint_in_size\" for hierarchy \"varint_in_size:in2\"" {  } { { "protobuf_serializer.v" "in2" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_size_fifo_171_i6uzucq varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0 " "Elaborating entity \"varint_in_size_fifo_171_i6uzucq\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\"" {  } { { "varint_in_size/synth/varint_in_size.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504873964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874134 ""}  } { { "varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_171/synth/varint_in_size_fifo_171_i6uzucq.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504874134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ul91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ul91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ul91 " "Found entity 1: scfifo_ul91" {  } { { "db/scfifo_ul91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504874174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504874174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ul91 varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated " "Elaborating entity \"scfifo_ul91\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hd91 " "Found entity 1: a_dpfifo_hd91" {  } { { "db/a_dpfifo_hd91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504874179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504874179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hd91 varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo " "Elaborating entity \"a_dpfifo_hd91\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\"" {  } { { "db/scfifo_ul91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sen1 " "Found entity 1: altsyncram_sen1" {  } { { "db/altsyncram_sen1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_sen1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504874222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504874222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sen1 varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\|altsyncram_sen1:FIFOram " "Elaborating entity \"altsyncram_sen1\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_171_i6uzucq:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\|altsyncram_sen1:FIFOram\"" {  } { { "db/a_dpfifo_hd91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_fifo raw_data_in_fifo:in3 " "Elaborating entity \"raw_data_in_fifo\" for hierarchy \"raw_data_in_fifo:in3\"" {  } { { "protobuf_serializer.v" "in3" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_fifo_fifo_171_ad2l2zy raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0 " "Elaborating entity \"raw_data_in_fifo_fifo_171_ad2l2zy\" for hierarchy \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\"" {  } { { "raw_data_in_fifo/synth/raw_data_in_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_171_ad2l2zy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874408 ""}  } { { "raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_171/synth/raw_data_in_fifo_fifo_171_ad2l2zy.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504874408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_index raw_data_in_index:in4 " "Elaborating entity \"raw_data_in_index\" for hierarchy \"raw_data_in_index:in4\"" {  } { { "protobuf_serializer.v" "in4" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_index_fifo_171_sdxy63a raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0 " "Elaborating entity \"raw_data_in_index_fifo_171_sdxy63a\" for hierarchy \"raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\"" {  } { { "raw_data_in_index/synth/raw_data_in_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_in_index:in4\|raw_data_in_index_fifo_171_sdxy63a:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874592 ""}  } { { "raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_171/synth/raw_data_in_index_fifo_171_sdxy63a.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504874592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_wstrb raw_data_in_wstrb:in5 " "Elaborating entity \"raw_data_in_wstrb\" for hierarchy \"raw_data_in_wstrb:in5\"" {  } { { "protobuf_serializer.v" "in5" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_wstrb_fifo_171_ke7pjxy raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0 " "Elaborating entity \"raw_data_in_wstrb_fifo_171_ke7pjxy\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\"" {  } { { "raw_data_in_wstrb/synth/raw_data_in_wstrb.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504874773 ""}  } { { "raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_171/synth/raw_data_in_wstrb_fifo_171_ke7pjxy.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504874773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1m91 " "Found entity 1: scfifo_1m91" {  } { { "db/scfifo_1m91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504874811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504874811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1m91 raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated " "Elaborating entity \"scfifo_1m91\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kd91 " "Found entity 1: a_dpfifo_kd91" {  } { { "db/a_dpfifo_kd91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504874816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504874816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kd91 raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo " "Elaborating entity \"a_dpfifo_kd91\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\"" {  } { { "db/scfifo_1m91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fn1 " "Found entity 1: altsyncram_2fn1" {  } { { "db/altsyncram_2fn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_2fn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504874858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504874858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fn1 raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\|altsyncram_2fn1:FIFOram " "Elaborating entity \"altsyncram_2fn1\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_171_ke7pjxy:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\|altsyncram_2fn1:FIFOram\"" {  } { { "db/a_dpfifo_kd91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_0 fsm_0:f0 " "Elaborating entity \"fsm_0\" for hierarchy \"fsm_0:f0\"" {  } { { "protobuf_serializer.v" "f0" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_1 fsm_1:f1 " "Elaborating entity \"fsm_1\" for hierarchy \"fsm_1:f1\"" {  } { { "protobuf_serializer.v" "f1" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_2 fsm_2:f2 " "Elaborating entity \"fsm_2\" for hierarchy \"fsm_2:f2\"" {  } { { "protobuf_serializer.v" "f2" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3a fsm_3a:f3a " "Elaborating entity \"fsm_3a\" for hierarchy \"fsm_3a:f3a\"" {  } { { "protobuf_serializer.v" "f3a" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3b fsm_3b:f3b " "Elaborating entity \"fsm_3b\" for hierarchy \"fsm_3b:f3b\"" {  } { { "protobuf_serializer.v" "f3b" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3 fsm_3:f3 " "Elaborating entity \"fsm_3\" for hierarchy \"fsm_3:f3\"" {  } { { "protobuf_serializer.v" "f3" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_4 fsm_4:f4 " "Elaborating entity \"fsm_4\" for hierarchy \"fsm_4:f4\"" {  } { { "protobuf_serializer.v" "f4" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_fifo varint_out_fifo:out0 " "Elaborating entity \"varint_out_fifo\" for hierarchy \"varint_out_fifo:out0\"" {  } { { "protobuf_serializer.v" "out0" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_fifo_fifo_171_u2h7cyi varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0 " "Elaborating entity \"varint_out_fifo_fifo_171_u2h7cyi\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\"" {  } { { "varint_out_fifo/synth/varint_out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504874949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875120 ""}  } { { "varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_171/synth/varint_out_fifo_fifo_171_u2h7cyi.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504875120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lna1 " "Found entity 1: scfifo_lna1" {  } { { "db/scfifo_lna1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lna1 varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated " "Elaborating entity \"scfifo_lna1\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8fa1 " "Found entity 1: a_dpfifo_8fa1" {  } { { "db/a_dpfifo_8fa1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8fa1 varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo " "Elaborating entity \"a_dpfifo_8fa1\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\"" {  } { { "db/scfifo_lna1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6gn1 " "Found entity 1: altsyncram_6gn1" {  } { { "db/altsyncram_6gn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6gn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6gn1 varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|altsyncram_6gn1:FIFOram " "Elaborating entity \"altsyncram_6gn1\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|altsyncram_6gn1:FIFOram\"" {  } { { "db/a_dpfifo_8fa1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ve8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ve8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ve8 " "Found entity 1: cmpr_ve8" {  } { { "db/cmpr_ve8.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cmpr_ve8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:almost_full_comparer " "Elaborating entity \"cmpr_ve8\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8fa1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:two_comparison " "Elaborating entity \"cmpr_ve8\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:two_comparison\"" {  } { { "db/a_dpfifo_8fa1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_asa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asa " "Found entity 1: cntr_asa" {  } { { "db/cntr_asa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_asa.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asa varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_asa:rd_ptr_msb " "Elaborating entity \"cntr_asa\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_asa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8fa1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ns6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ns6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ns6 " "Found entity 1: cntr_ns6" {  } { { "db/cntr_ns6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_ns6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ns6 varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_ns6:usedw_counter " "Elaborating entity \"cntr_ns6\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_ns6:usedw_counter\"" {  } { { "db/a_dpfifo_8fa1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bsa " "Found entity 1: cntr_bsa" {  } { { "db/cntr_bsa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_bsa.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bsa varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_bsa:wr_ptr " "Elaborating entity \"cntr_bsa\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_bsa:wr_ptr\"" {  } { { "db/a_dpfifo_8fa1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_index varint_out_index:out1 " "Elaborating entity \"varint_out_index\" for hierarchy \"varint_out_index:out1\"" {  } { { "protobuf_serializer.v" "out1" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_index_fifo_171_z22fama varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0 " "Elaborating entity \"varint_out_index_fifo_171_z22fama\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\"" {  } { { "varint_out_index/synth/varint_out_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875572 ""}  } { { "varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_171/synth/varint_out_index_fifo_171_z22fama.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504875572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sn91 " "Found entity 1: scfifo_sn91" {  } { { "db/scfifo_sn91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sn91 varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated " "Elaborating entity \"scfifo_sn91\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ff91 " "Found entity 1: a_dpfifo_ff91" {  } { { "db/a_dpfifo_ff91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ff91 varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo " "Elaborating entity \"a_dpfifo_ff91\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\"" {  } { { "db/scfifo_sn91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oin1 " "Found entity 1: altsyncram_oin1" {  } { { "db/altsyncram_oin1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_oin1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504875662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504875662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oin1 varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\|altsyncram_oin1:FIFOram " "Elaborating entity \"altsyncram_oin1\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\|altsyncram_oin1:FIFOram\"" {  } { { "db/a_dpfifo_ff91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_fifo raw_data_out_fifo:out2 " "Elaborating entity \"raw_data_out_fifo\" for hierarchy \"raw_data_out_fifo:out2\"" {  } { { "protobuf_serializer.v" "out2" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_fifo_fifo_171_u2h7cyi raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0 " "Elaborating entity \"raw_data_out_fifo_fifo_171_u2h7cyi\" for hierarchy \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\"" {  } { { "raw_data_out_fifo/synth/raw_data_out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_171_u2h7cyi:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504875851 ""}  } { { "raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_171/synth/raw_data_out_fifo_fifo_171_u2h7cyi.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504875851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_index raw_data_out_index:out3 " "Elaborating entity \"raw_data_out_index\" for hierarchy \"raw_data_out_index:out3\"" {  } { { "protobuf_serializer.v" "out3" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_index_fifo_171_z22fama raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0 " "Elaborating entity \"raw_data_out_index_fifo_171_z22fama\" for hierarchy \"raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\"" {  } { { "raw_data_out_index/synth/raw_data_out_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504875865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_out_index:out3\|raw_data_out_index_fifo_171_z22fama:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876034 ""}  } { { "raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_171/synth/raw_data_out_index_fifo_171_z22fama.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504876034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo out_fifo:out4 " "Elaborating entity \"out_fifo\" for hierarchy \"out_fifo:out4\"" {  } { { "protobuf_serializer.v" "out4" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo_fifo_171_onw3uty out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0 " "Elaborating entity \"out_fifo_fifo_171_onw3uty\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\"" {  } { { "out_fifo/synth/out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\"" {  } { { "out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\"" {  } { { "out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512504876217 ""}  } { { "out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_171/synth/out_fifo_fifo_171_onw3uty.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512504876217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tcb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tcb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tcb1 " "Found entity 1: scfifo_tcb1" {  } { { "db/scfifo_tcb1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tcb1 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated " "Elaborating entity \"scfifo_tcb1\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g4b1 " "Found entity 1: a_dpfifo_g4b1" {  } { { "db/a_dpfifo_g4b1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g4b1 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo " "Elaborating entity \"a_dpfifo_g4b1\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\"" {  } { { "db/scfifo_tcb1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mn1 " "Found entity 1: altsyncram_6mn1" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mn1 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram " "Elaborating entity \"altsyncram_6mn1\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\"" {  } { { "db/a_dpfifo_g4b1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hp6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hp6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hp6 " "Found entity 1: decode_hp6" {  } { { "db/decode_hp6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/decode_hp6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hp6 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|decode_hp6:decode2 " "Elaborating entity \"decode_hp6\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|decode_hp6:decode2\"" {  } { { "db/altsyncram_6mn1.tdf" "decode2" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1k7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1k7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1k7 " "Found entity 1: mux_1k7" {  } { { "db/mux_1k7.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/mux_1k7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1k7 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|mux_1k7:mux3 " "Elaborating entity \"mux_1k7\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|mux_1k7:mux3\"" {  } { { "db/altsyncram_6mn1.tdf" "mux3" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4f8 " "Found entity 1: cmpr_4f8" {  } { { "db/cmpr_4f8.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cmpr_4f8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4f8 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:almost_full_comparer " "Elaborating entity \"cmpr_4f8\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g4b1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4f8 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:two_comparison " "Elaborating entity \"cmpr_4f8\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:two_comparison\"" {  } { { "db/a_dpfifo_g4b1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fsa " "Found entity 1: cntr_fsa" {  } { { "db/cntr_fsa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_fsa.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fsa out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_fsa:rd_ptr_msb " "Elaborating entity \"cntr_fsa\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_fsa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_g4b1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ss6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ss6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ss6 " "Found entity 1: cntr_ss6" {  } { { "db/cntr_ss6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_ss6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ss6 out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_ss6:usedw_counter " "Elaborating entity \"cntr_ss6\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_ss6:usedw_counter\"" {  } { { "db/a_dpfifo_g4b1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gsa " "Found entity 1: cntr_gsa" {  } { { "db/cntr_gsa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_gsa.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512504876632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504876632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gsa out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_gsa:wr_ptr " "Elaborating entity \"cntr_gsa\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_171_onw3uty:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_gsa:wr_ptr\"" {  } { { "db/a_dpfifo_g4b1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512504876633 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[7\]\" " "Converted tri-state node \"out_fifo_data\[7\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 272 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[6\]\" " "Converted tri-state node \"out_fifo_data\[6\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 240 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[5\]\" " "Converted tri-state node \"out_fifo_data\[5\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 208 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[4\]\" " "Converted tri-state node \"out_fifo_data\[4\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 176 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[3\]\" " "Converted tri-state node \"out_fifo_data\[3\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 144 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[2\]\" " "Converted tri-state node \"out_fifo_data\[2\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 112 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[1\]\" " "Converted tri-state node \"out_fifo_data\[1\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 80 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[0\]\" " "Converted tri-state node \"out_fifo_data\[0\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 48 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512504877344 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512504877344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[8\] GND " "Pin \"axs_s0_rdata\[8\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[9\] GND " "Pin \"axs_s0_rdata\[9\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[10\] GND " "Pin \"axs_s0_rdata\[10\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[11\] GND " "Pin \"axs_s0_rdata\[11\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[12\] GND " "Pin \"axs_s0_rdata\[12\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[13\] GND " "Pin \"axs_s0_rdata\[13\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[14\] GND " "Pin \"axs_s0_rdata\[14\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[15\] GND " "Pin \"axs_s0_rdata\[15\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[16\] GND " "Pin \"axs_s0_rdata\[16\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[17\] GND " "Pin \"axs_s0_rdata\[17\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[18\] GND " "Pin \"axs_s0_rdata\[18\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[19\] GND " "Pin \"axs_s0_rdata\[19\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[20\] GND " "Pin \"axs_s0_rdata\[20\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[21\] GND " "Pin \"axs_s0_rdata\[21\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[22\] GND " "Pin \"axs_s0_rdata\[22\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[23\] GND " "Pin \"axs_s0_rdata\[23\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[24\] GND " "Pin \"axs_s0_rdata\[24\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[25\] GND " "Pin \"axs_s0_rdata\[25\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[26\] GND " "Pin \"axs_s0_rdata\[26\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[27\] GND " "Pin \"axs_s0_rdata\[27\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[28\] GND " "Pin \"axs_s0_rdata\[28\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[29\] GND " "Pin \"axs_s0_rdata\[29\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[30\] GND " "Pin \"axs_s0_rdata\[30\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[31\] GND " "Pin \"axs_s0_rdata\[31\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512504878498 "|protobuf_serializer|axs_s0_rdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512504878498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512504878591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512504879487 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[0\] " "No output dependent on input pin \"axs_s0_awaddr\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[1\] " "No output dependent on input pin \"axs_s0_awaddr\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[2\] " "No output dependent on input pin \"axs_s0_awaddr\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[3\] " "No output dependent on input pin \"axs_s0_awaddr\[3\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[4\] " "No output dependent on input pin \"axs_s0_awaddr\[4\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[5\] " "No output dependent on input pin \"axs_s0_awaddr\[5\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[6\] " "No output dependent on input pin \"axs_s0_awaddr\[6\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[7\] " "No output dependent on input pin \"axs_s0_awaddr\[7\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awaddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[0\] " "No output dependent on input pin \"axs_s0_awlen\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[1\] " "No output dependent on input pin \"axs_s0_awlen\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[2\] " "No output dependent on input pin \"axs_s0_awlen\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[3\] " "No output dependent on input pin \"axs_s0_awlen\[3\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[4\] " "No output dependent on input pin \"axs_s0_awlen\[4\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[5\] " "No output dependent on input pin \"axs_s0_awlen\[5\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[6\] " "No output dependent on input pin \"axs_s0_awlen\[6\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[7\] " "No output dependent on input pin \"axs_s0_awlen\[7\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awlen[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awsize\[0\] " "No output dependent on input pin \"axs_s0_awsize\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awsize[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awsize\[1\] " "No output dependent on input pin \"axs_s0_awsize\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awsize[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awsize\[2\] " "No output dependent on input pin \"axs_s0_awsize\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awsize[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awburst\[0\] " "No output dependent on input pin \"axs_s0_awburst\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awburst\[1\] " "No output dependent on input pin \"axs_s0_awburst\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_awburst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[0\] " "No output dependent on input pin \"axs_s0_araddr\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[1\] " "No output dependent on input pin \"axs_s0_araddr\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[2\] " "No output dependent on input pin \"axs_s0_araddr\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[3\] " "No output dependent on input pin \"axs_s0_araddr\[3\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[4\] " "No output dependent on input pin \"axs_s0_araddr\[4\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[5\] " "No output dependent on input pin \"axs_s0_araddr\[5\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[6\] " "No output dependent on input pin \"axs_s0_araddr\[6\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[7\] " "No output dependent on input pin \"axs_s0_araddr\[7\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[8\] " "No output dependent on input pin \"axs_s0_araddr\[8\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[9\] " "No output dependent on input pin \"axs_s0_araddr\[9\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[10\] " "No output dependent on input pin \"axs_s0_araddr\[10\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[11\] " "No output dependent on input pin \"axs_s0_araddr\[11\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[12\] " "No output dependent on input pin \"axs_s0_araddr\[12\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[13\] " "No output dependent on input pin \"axs_s0_araddr\[13\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[14\] " "No output dependent on input pin \"axs_s0_araddr\[14\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[15\] " "No output dependent on input pin \"axs_s0_araddr\[15\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_araddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arsize\[0\] " "No output dependent on input pin \"axs_s0_arsize\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_arsize[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arsize\[1\] " "No output dependent on input pin \"axs_s0_arsize\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_arsize[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arsize\[2\] " "No output dependent on input pin \"axs_s0_arsize\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_arsize[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arburst\[0\] " "No output dependent on input pin \"axs_s0_arburst\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_arburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arburst\[1\] " "No output dependent on input pin \"axs_s0_arburst\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512504880049 "|protobuf_serializer|axs_s0_arburst[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512504880049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1624 " "Implemented 1624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "109 " "Implemented 109 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512504880056 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512504880056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1280 " "Implemented 1280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512504880056 ""} { "Info" "ICUT_CUT_TM_RAMS" "189 " "Implemented 189 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512504880056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512504880056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1254 " "Peak virtual memory: 1254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512504880080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 15:14:40 2017 " "Processing ended: Tue Dec  5 15:14:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512504880080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512504880080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:27 " "Total CPU time (on all processors): 00:05:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512504880080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512504880080 ""}
