============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 06 2019  11:48:47 pm
  Module:                 rv32i_core
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[30]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1412/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2891/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2767/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[30]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[29]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1410/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2887/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2761/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[29]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[28]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1408/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2885/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2758/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[28]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[27]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1409/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2848/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2704/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[27]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[26]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1406/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2879/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2749/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[26]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[25]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1424/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2875/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2743/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[25]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[24]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1422/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2873/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2740/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[24]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[23]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1420/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2869/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2734/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[23]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[22]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1416/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2817/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2656/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[22]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[21]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1418/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2865/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2728/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[21]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-260 ps) Setup Check with Pin u_id_ex/imm_ex_reg[20]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    -260                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1461/z           (u)     in_1->z F     unmapped_complex2      7   7.0     0    26     961    (-,-) 
  u_decode/u_decode_unit/g1440/z           (u)     in_0->z F     unmapped_complex2     11  11.0     0    30     990    (-,-) 
  u_decode/u_decode_unit/g1414/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1007    (-,-) 
  u_id_ex/g2863/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1023    (-,-) 
  u_id_ex/g2725/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1040    (-,-) 
  u_id_ex/imm_ex_reg[20]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-258 ps) Setup Check with Pin u_id_ex/imm_ex_reg[11]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1038                  
             Slack:=    -258                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1453/z           (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     972    (-,-) 
  u_decode/u_decode_unit/g1447/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     988    (-,-) 
  u_decode/u_decode_unit/g1411/z           (u)     in_0->z R     unmapped_complex2      1   1.1     0    16    1005    (-,-) 
  u_id_ex/g2857/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1021    (-,-) 
  u_id_ex/g2716/z                          (u)     in_0->z R     unmapped_nand2         1   1.1     0    16    1038    (-,-) 
  u_id_ex/imm_ex_reg[11]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1038    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[19]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1425/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g2836/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2686/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[19]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[18]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1423/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g2984/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2795/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[18]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[17]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1413/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g2992/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2652/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[17]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[16]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1421/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g3010/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2712/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[16]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[15]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1419/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g3046/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2684/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[15]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[14]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1415/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g3072/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2657/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[14]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[13]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1407/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g3090/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2792/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[13]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: VIOLATED (-252 ps) Setup Check with Pin u_id_ex/imm_ex_reg[12]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/imm_ex_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1032                  
             Slack:=    -252                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_decode/u_decode_unit/g1505/z           (u)     in_1->z F     unmapped_or2           5   5.0     0    24     935    (-,-) 
  u_decode/u_decode_unit/g1503/z           (u)     in_1->z F     unmapped_or2           3   3.0     0    21     955    (-,-) 
  u_decode/u_decode_unit/g1467/z           (u)     in_1->z F     unmapped_complex2      8   8.0     0    27     982    (-,-) 
  u_decode/u_decode_unit/g1417/z           (u)     in_0->z R     unmapped_nand2         1   1.1     0    16     999    (-,-) 
  u_id_ex/g3112/z                          (u)     in_1->z F     unmapped_complex2      1   1.0     0    16    1016    (-,-) 
  u_id_ex/g2742/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1032    (-,-) 
  u_id_ex/imm_ex_reg[12]/d                 -       -       R     unmapped_d_flop        1     -     -     0    1032    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/wb_reg_file_ex_reg/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/wb_reg_file_ex_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3076/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2688/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/wb_reg_file_ex_reg/d             -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_ex_reg[4]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_ex_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2814/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2653/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_ex_reg[4]/d                  -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_ex_reg[3]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_ex_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3008/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2706/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_ex_reg[3]/d                  -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_ex_reg[2]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_ex_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2824/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2668/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_ex_reg[2]/d                  -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_ex_reg[1]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_ex_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2830/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2677/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_ex_reg[1]/d                  -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_ex_reg[0]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_ex_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3048/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2694/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_ex_reg[0]/d                  -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[31]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2838/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2689/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[31]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[30]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[30]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2842/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2695/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[30]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[29]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[29]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2828/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2674/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[29]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[28]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[28]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2852/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2710/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[28]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[27]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[27]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3100/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2738/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[27]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[26]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[26]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3060/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2756/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[26]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[25]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[25]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3004/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2693/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[25]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[24]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[24]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2902/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2785/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[24]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[23]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[23]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2860/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2722/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[23]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[22]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[22]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2866/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2731/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[22]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[21]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[21]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2870/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2737/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[21]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[20]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[20]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2876/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2746/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[20]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[19]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[19]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2882/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2755/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[19]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[18]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2888/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2764/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[18]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[17]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2894/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2773/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[17]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[16]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3110/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2708/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[16]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[15]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g3036/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2801/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[15]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[14]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2996/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2666/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[14]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[13]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2988/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2804/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[13]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[12]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  R     unmapped_d_flop       15 115.4     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z R     unmapped_or2           1   1.1     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z R     unmapped_or2           2   2.2     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z R     unmapped_complex2     15  16.5     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z R     unmapped_complex2     32  35.2     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z F     unmapped_nand2       142  12.0     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z R     unmapped_nand2         3   3.3     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z F     unmapped_nand2         4   4.0     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z F     unmapped_complex2      6   6.0     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z F     unmapped_complex2     10  10.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z F     unmapped_complex2     18  18.0     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z F     unmapped_or2           1   1.0     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z R     unmapped_or2           1   1.1     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z F     unmapped_nor2          2   2.0     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z F     unmapped_or2           8   8.0     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z R     unmapped_complex2     65   9.9     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z F     unmapped_nand2        73   9.0     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z F     unmapped_or2          84  10.0     0    40     951    (-,-) 
  u_id_ex/g3141/z                          (u)     in_0->z F     unmapped_or2         158  13.0     0    44     995    (-,-) 
  u_id_ex/g2898/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2779/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[12]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[11]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2858/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2719/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[11]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[10]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2912/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2800/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[10]/d            -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[9]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2918/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2646/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[9]/d             -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: VIOLATED (-247 ps) Setup Check with Pin u_id_ex/rs2_data_ex_reg[8]/clk->d
          Group: clk
     Startpoint: (R) u_mem_wb/rd_out_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_id_ex/rs2_data_ex_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      20                  
       Uncertainty:-     200                  
     Required Time:=     780                  
      Launch Clock:-       0                  
         Data Path:-    1028                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_mem_wb/rd_out_reg[3]/clk               -       -       R     (arrival)          43364     -     0     -       0    (-,-) 
  u_mem_wb/rd_out_reg[3]/q                 (u)     clk->q  F     unmapped_d_flop       15 114.0     0   102     102    (-,-) 
  u_fwd/g1623/z                            (u)     in_1->z F     unmapped_or2           1   1.0     0    16     119    (-,-) 
  u_fwd/g1585/z                            (u)     in_0->z F     unmapped_or2           1   1.0     0    16     135    (-,-) 
  u_fwd/g1574/z                            (u)     in_1->z F     unmapped_or2           2   2.0     0    19     154    (-,-) 
  u_fwd/g1563/z                            (u)     in_0->z R     unmapped_complex2      1   1.1     0    16     171    (-,-) 
  u_fwd/g1558/z                            (u)     in_1->z R     unmapped_or2           1   1.1     0    16     187    (-,-) 
  u_fwd/g1653/z                            (u)     in_0->z F     unmapped_complex2     15  15.0     0    33     220    (-,-) 
  u_exe/g2423/z                            (u)     in_0->z F     unmapped_complex2     32  32.0     0    41     262    (-,-) 
  u_exe/g2361/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     278    (-,-) 
  u_exe/g2164/z                            (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     294    (-,-) 
  u_exe/g2082/z                            (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     313    (-,-) 
  u_exe/g2011/z                            (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     330    (-,-) 
  u_exe/g1994/z                            (u)     in_0->z R     unmapped_nand2       142  13.2     0    42     372    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g2/z   (u)     in_1->z F     unmapped_nand2         3   3.0     0    21     393    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g854/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     409    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g70/z  (u)     in_1->z R     unmapped_nand2         4   4.4     0    22     431    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g782/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     448    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g775/z (u)     in_0->z R     unmapped_complex2      6   6.6     0    25     473    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g540/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     489    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g728/z (u)     in_0->z R     unmapped_complex2     10  11.0     0    29     518    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g720/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     534    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g694/z (u)     in_0->z R     unmapped_complex2     18  19.8     0    35     569    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g576/z (u)     in_0->z F     unmapped_complex2      1   1.0     0    16     586    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g644/z (u)     in_0->z R     unmapped_complex2      2   2.2     0    19     605    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g618/z (u)     in_0->z R     unmapped_or2           1   1.1     0    16     621    (-,-) 
  u_exe/u_alu_top/u_arith/add_87_34/g619/z (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     638    (-,-) 
  u_exe/u_alu_top/u_arith/g979/z           (u)     in_1->z R     unmapped_nand2         1   1.1     0    16     654    (-,-) 
  u_exe/u_alu_top/u_arith/g898/z           (u)     in_1->z F     unmapped_nand2         1   1.0     0    16     671    (-,-) 
  u_exe/u_alu_top/u_arith/g830/z           (u)     in_0->z F     unmapped_complex2      2   2.0     0    19     690    (-,-) 
  u_exe/u_alu_top/u_arith/g814/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     706    (-,-) 
  u_exe/u_alu_top/u_arith/g800/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     722    (-,-) 
  u_exe/u_alu_top/u_arith/g793/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     739    (-,-) 
  u_exe/u_alu_top/u_arith/g788/z           (u)     in_1->z F     unmapped_or2           1   1.0     0    16     756    (-,-) 
  u_exe/u_alu_top/u_arith/g993/z           (u)     in_1->z R     unmapped_nor2          2   2.2     0    19     774    (-,-) 
  u_branch/g1018/z                         (u)     in_1->z F     unmapped_complex2      1   1.0     0    16     791    (-,-) 
  u_branch/g1006/z                         (u)     in_1->z R     unmapped_complex2      1   1.1     0    16     807    (-,-) 
  u_branch/g1005/z                         (u)     in_1->z R     unmapped_or2           8   8.8     0    27     834    (-,-) 
  u_branch/g1002/z                         (u)     in_0->z F     unmapped_complex2     65   9.0     0    38     873    (-,-) 
  u_branch/g1004/z                         (u)     in_0->z R     unmapped_nand2        73   9.9     0    38     911    (-,-) 
  u_hazard/g487/z                          (u)     in_1->z R     unmapped_or2          84  11.0     0    40     951    (-,-) 
  u_id_ex/g3140/z                          (u)     in_0->z F     unmapped_complex2    158  13.0     0    44     995    (-,-) 
  u_id_ex/g2922/z                          (u)     in_0->z F     unmapped_complex2      1   1.0     0    16    1011    (-,-) 
  u_id_ex/g2655/z                          (u)     in_1->z R     unmapped_nand2         1   1.1     0    16    1028    (-,-) 
  u_id_ex/rs2_data_ex_reg[8]/d             -       -       R     unmapped_d_flop        1     -     -     0    1028    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

