// Seed: 3023222461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_14 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output tri1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6
  );
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_1[1'd0 : id_2] = 1;
  assign id_5 = 1;
endmodule
