[connectivity]
sp=cp9_1_opt_d32_accel_1.cp9_1_update_0_sm102_0149_write_pipe0:DDR[0]
sp=cp9_1_opt_d32_accel_1.raw_update_0_sm92_0127_read_pipe0:DDR[1]
