// Seed: 396806259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_8;
  always @(id_2 or id_2 or 1) begin : LABEL_0
    id_8[-1] <= id_8 == id_7[1];
    $signed(44);
    ;
  end
endmodule
module module_1 #(
    parameter id_6 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_12,
      id_14,
      id_10,
      id_1,
      id_3
  );
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  wire id_17;
  assign id_9 = id_3[id_6];
endmodule
