Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: clbv2_wr_ref_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clbv2_wr_ref_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clbv2_wr_ref_top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : clbv2_wr_ref_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../platform/xilinx/chipscope" "../../ip_cores/gn4124-core/hdl/spec/ip_cores"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" into library work
Parsing module <sockit_owm>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 28.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v" into library work
Parsing module <jtag_tap>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_adder>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" into library work
Parsing module <jtag_cores>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v" included at line 29.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" into library work
Parsing module <lm32_top_full>.
Parsing module <lm32_mc_arithmetic_full>.
Parsing module <lm32_cpu_full>.
Parsing module <lm32_load_store_unit_full>.
Parsing module <lm32_decoder_full>.
Parsing module <lm32_icache_full>.
Parsing module <lm32_dcache_full>.
Parsing module <lm32_instruction_unit_full>.
Parsing module <lm32_interrupt_full>.
Parsing module <lm32_top_full_debug>.
Parsing module <lm32_mc_arithmetic_full_debug>.
Parsing module <lm32_cpu_full_debug>.
Parsing module <lm32_load_store_unit_full_debug>.
Parsing module <lm32_decoder_full_debug>.
Parsing module <lm32_icache_full_debug>.
Parsing module <lm32_dcache_full_debug>.
Parsing module <lm32_debug_full_debug>.
Parsing module <lm32_instruction_unit_full_debug>.
Parsing module <lm32_jtag_full_debug>.
Parsing module <lm32_interrupt_full_debug>.
Parsing module <lm32_top_medium>.
Parsing module <lm32_mc_arithmetic_medium>.
Parsing module <lm32_cpu_medium>.
Parsing module <lm32_load_store_unit_medium>.
Parsing module <lm32_decoder_medium>.
Parsing module <lm32_instruction_unit_medium>.
Parsing module <lm32_interrupt_medium>.
Parsing module <lm32_top_medium_debug>.
Parsing module <lm32_mc_arithmetic_medium_debug>.
Parsing module <lm32_cpu_medium_debug>.
Parsing module <lm32_load_store_unit_medium_debug>.
Parsing module <lm32_decoder_medium_debug>.
Parsing module <lm32_icache_medium_debug>.
Parsing module <lm32_debug_medium_debug>.
Parsing module <lm32_instruction_unit_medium_debug>.
Parsing module <lm32_jtag_medium_debug>.
Parsing module <lm32_interrupt_medium_debug>.
Parsing module <lm32_top_medium_icache>.
Parsing module <lm32_mc_arithmetic_medium_icache>.
Parsing module <lm32_cpu_medium_icache>.
Parsing module <lm32_load_store_unit_medium_icache>.
Parsing module <lm32_decoder_medium_icache>.
Parsing module <lm32_icache_medium_icache>.
Parsing module <lm32_instruction_unit_medium_icache>.
Parsing module <lm32_interrupt_medium_icache>.
Parsing module <lm32_top_medium_icache_debug>.
Parsing module <lm32_mc_arithmetic_medium_icache_debug>.
Parsing module <lm32_cpu_medium_icache_debug>.
Parsing module <lm32_load_store_unit_medium_icache_debug>.
Parsing module <lm32_decoder_medium_icache_debug>.
Parsing module <lm32_icache_medium_icache_debug>.
Parsing module <lm32_debug_medium_icache_debug>.
Parsing module <lm32_instruction_unit_medium_icache_debug>.
Parsing module <lm32_jtag_medium_icache_debug>.
Parsing module <lm32_interrupt_medium_icache_debug>.
Parsing module <lm32_top_minimal>.
Parsing module <lm32_mc_arithmetic_minimal>.
Parsing module <lm32_cpu_minimal>.
Parsing module <lm32_load_store_unit_minimal>.
Parsing module <lm32_decoder_minimal>.
Parsing module <lm32_instruction_unit_minimal>.
Parsing module <lm32_interrupt_minimal>.
Parsing module <lm32_top_wr_node>.
Parsing module <lm32_mc_arithmetic_wr_node>.
Parsing module <lm32_cpu_wr_node>.
Parsing module <lm32_load_store_unit_wr_node>.
Parsing module <lm32_decoder_wr_node>.
Parsing module <lm32_debug_wr_node>.
Parsing module <lm32_instruction_unit_wr_node>.
Parsing module <lm32_interrupt_wr_node>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/genram_pkg.vhd" into library work
Parsing package <genram_pkg>.
Parsing package body <genram_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" into library work
Parsing package <wishbone_pkg>.
Parsing package body <wishbone_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" into library work
Parsing package <memory_loader_pkg>.
Parsing package body <memory_loader_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/wr_fabric_pkg.vhd" into library work
Parsing package <wr_fabric_pkg>.
Parsing package body <wr_fabric_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd" into library work
Parsing entity <generic_dpram_split>.
Parsing architecture <syn> of entity <generic_dpram_split>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" into library work
Parsing entity <generic_dpram_sameclock>.
Parsing architecture <syn> of entity <generic_dpram_sameclock>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" into library work
Parsing entity <generic_dpram_dualclock>.
Parsing architecture <syn> of entity <generic_dpram_dualclock>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_registers_pkg.vhd" into library work
Parsing package <ep_wbgen2_pkg>.
Parsing package body <ep_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/endpoint_pkg.vhd" into library work
Parsing package <endpoint_pkg>.
Parsing package body <endpoint_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd" into library work
Parsing entity <generic_dpram>.
Parsing architecture <syn> of entity <generic_dpram>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gencores_pkg.vhd" into library work
Parsing package <gencores_pkg>.
Parsing package body <gencores_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd" into library work
Parsing entity <gc_sync_register>.
Parsing architecture <rtl> of entity <gc_sync_register>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" into library work
Parsing entity <gc_sync_ffs>.
Parsing architecture <behavioral> of entity <gc_sync_ffs>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/endpoint_private_pkg.vhd" into library work
Parsing package <endpoint_private_pkg>.
Parsing package body <endpoint_private_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" into library work
Parsing entity <inferred_sync_fifo>.
Parsing architecture <syn> of entity <inferred_sync_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" into library work
Parsing entity <inferred_async_fifo>.
Parsing architecture <syn> of entity <inferred_async_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_sync_detect_16bit.vhd" into library work
Parsing entity <ep_sync_detect_16bit>.
Parsing architecture <behavioral> of entity <ep_sync_detect_16bit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_sync_detect.vhd" into library work
Parsing entity <ep_sync_detect>.
Parsing architecture <behavioral> of entity <ep_sync_detect>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_crc32_pkg.vhd" into library work
Parsing package <ep_crc32_pkg>.
Parsing package body <ep_crc32_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" into library work
Parsing package <uart_wbgen2_pkg>.
Parsing package body <uart_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" into library work
Parsing package <wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd" into library work
Parsing entity <gc_shiftreg>.
Parsing architecture <wrapper> of entity <gc_shiftreg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd" into library work
Parsing entity <generic_sync_fifo>.
Parsing architecture <syn> of entity <generic_sync_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd" into library work
Parsing entity <generic_async_fifo>.
Parsing architecture <syn> of entity <generic_async_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" into library work
Parsing entity <gc_pulse_synchronizer>.
Parsing architecture <rtl> of entity <gc_pulse_synchronizer>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" into library work
Parsing entity <gc_extend_pulse>.
Parsing architecture <rtl> of entity <gc_extend_pulse>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd" into library work
Parsing entity <gc_crc_gen>.
Parsing architecture <rtl> of entity <gc_crc_gen>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd" into library work
Parsing package <spll_wbgen2_pkg>.
Parsing package body <spll_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/softpll_pkg.vhd" into library work
Parsing package <softpll_pkg>.
Parsing package body <softpll_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/minic_wbgen2_pkg.vhd" into library work
Parsing package <minic_wbgen2_pkg>.
Parsing package body <minic_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_vlan_unit.vhd" into library work
Parsing entity <ep_tx_vlan_unit>.
Parsing architecture <behavioral> of entity <ep_tx_vlan_unit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_8bit.vhd" into library work
Parsing entity <ep_tx_pcs_8bit>.
Parsing architecture <behavioral> of entity <ep_tx_pcs_8bit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" into library work
Parsing entity <ep_tx_pcs_16bit>.
Parsing architecture <behavioral> of entity <ep_tx_pcs_16bit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_packet_injection.vhd" into library work
Parsing entity <ep_tx_packet_injection>.
Parsing architecture <rtl> of entity <ep_tx_packet_injection>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_inject_ctrl.vhd" into library work
Parsing entity <ep_tx_inject_ctrl>.
Parsing architecture <rtl> of entity <ep_tx_inject_ctrl>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd" into library work
Parsing entity <ep_tx_header_processor>.
Parsing architecture <behavioral> of entity <ep_tx_header_processor>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd" into library work
Parsing entity <ep_tx_crc_inserter>.
Parsing architecture <behavioral> of entity <ep_tx_crc_inserter>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_ts_counter.vhd" into library work
Parsing entity <ep_ts_counter>.
Parsing architecture <syn> of entity <ep_ts_counter>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd" into library work
Parsing entity <ep_rx_wb_master>.
Parsing architecture <behavioral> of entity <ep_rx_wb_master>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_vlan_unit.vhd" into library work
Parsing entity <ep_rx_vlan_unit>.
Parsing architecture <behavioral> of entity <ep_rx_vlan_unit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_status_reg_insert.vhd" into library work
Parsing entity <ep_rx_status_reg_insert>.
Parsing architecture <rtl> of entity <ep_rx_status_reg_insert>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_8bit.vhd" into library work
Parsing entity <ep_rx_pcs_8bit>.
Parsing architecture <behavioral> of entity <ep_rx_pcs_8bit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" into library work
Parsing entity <ep_rx_pcs_16bit>.
Parsing architecture <behavioral> of entity <ep_rx_pcs_16bit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_oob_insert.vhd" into library work
Parsing entity <ep_rx_oob_insert>.
Parsing architecture <behavioral> of entity <ep_rx_oob_insert>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_early_address_match.vhd" into library work
Parsing entity <ep_rx_early_address_match>.
Parsing architecture <behavioral> of entity <ep_rx_early_address_match>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_crc_size_check.vhd" into library work
Parsing entity <ep_rx_crc_size_check>.
Parsing architecture <behavioral> of entity <ep_rx_crc_size_check>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd" into library work
Parsing entity <ep_rx_buffer>.
Parsing architecture <behavioral> of entity <ep_rx_buffer>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rtu_header_extract.vhd" into library work
Parsing entity <ep_rtu_header_extract>.
Parsing architecture <rtl> of entity <ep_rtu_header_extract>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd" into library work
Parsing entity <ep_pcs_tbi_mdio_wb>.
Parsing architecture <syn> of entity <ep_pcs_tbi_mdio_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" into library work
Parsing entity <ep_packet_filter>.
Parsing architecture <behavioral> of entity <ep_packet_filter>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" into library work
Parsing entity <ep_clock_alignment_fifo>.
Parsing architecture <structural> of entity <ep_clock_alignment_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd" into library work
Parsing entity <ep_autonegotiation>.
Parsing architecture <syn> of entity <ep_autonegotiation>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_syscon_pkg.vhd" into library work
Parsing package <sysc_wbgen2_pkg>.
Parsing package body <sysc_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_diags_pkg.vhd" into library work
Parsing package <wrc_diags_wbgen2_pkg>.
Parsing package body <wrc_diags_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" into library work
Parsing entity <dmtd_with_deglitcher>.
Parsing architecture <rtl> of entity <dmtd_with_deglitcher>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" into library work
Parsing entity <uart_baud_gen>.
Parsing architecture <behavioral> of entity <uart_baud_gen>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" into library work
Parsing entity <uart_async_tx>.
Parsing architecture <behavioral> of entity <uart_async_tx>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" into library work
Parsing entity <uart_async_rx>.
Parsing architecture <behavioral> of entity <uart_async_rx>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" into library work
Parsing entity <simple_uart_wb>.
Parsing architecture <syn> of entity <simple_uart_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" into library work
Parsing entity <wb_slave_adapter>.
Parsing architecture <rtl> of entity <wb_slave_adapter>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" into library work
Parsing entity <wbgen2_fifo_sync>.
Parsing architecture <rtl> of entity <wbgen2_fifo_sync>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" into library work
Parsing entity <wbgen2_eic>.
Parsing architecture <syn> of entity <wbgen2_eic>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" into library work
Parsing entity <generic_simple_dpram>.
Parsing architecture <syn> of entity <generic_simple_dpram>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd" into library work
Parsing entity <generic_shiftreg_fifo>.
Parsing architecture <rtl> of entity <generic_shiftreg_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd" into library work
Parsing entity <gc_pulse_synchronizer2>.
Parsing architecture <rtl> of entity <gc_pulse_synchronizer2>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" into library work
Parsing package <eb_hdr_pkg>.
Parsing package body <eb_hdr_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" into library work
Parsing entity <spll_wb_slave>.
Parsing architecture <syn> of entity <spll_wb_slave>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd" into library work
Parsing entity <spll_aligner>.
Parsing architecture <rtl> of entity <spll_aligner>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd" into library work
Parsing entity <pps_gen_wb>.
Parsing architecture <syn> of entity <pps_gen_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/minic_wb_slave.vhd" into library work
Parsing entity <minic_wb_slave>.
Parsing architecture <syn> of entity <minic_wb_slave>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_wishbone_controller.vhd" into library work
Parsing entity <ep_wishbone_controller>.
Parsing architecture <syn> of entity <ep_wishbone_controller>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd" into library work
Parsing entity <ep_tx_path>.
Parsing architecture <rtl> of entity <ep_tx_path>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" into library work
Parsing entity <ep_timestamping_unit>.
Parsing architecture <syn> of entity <ep_timestamping_unit>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd" into library work
Parsing entity <ep_rx_path>.
Parsing architecture <behavioral> of entity <ep_rx_path>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_leds_controller.vhd" into library work
Parsing entity <ep_leds_controller>.
Parsing architecture <rtl> of entity <ep_leds_controller>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" into library work
Parsing entity <ep_1000basex_pcs>.
Parsing architecture <rtl> of entity <ep_1000basex_pcs>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_diags_wb.vhd" into library work
Parsing entity <wrc_diags_wb>.
Parsing architecture <syn> of entity <wrc_diags_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" into library work
Parsing package <wrcore_pkg>.
Parsing package body <wrcore_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_phase_meas.vhd" into library work
Parsing entity <dmtd_phase_meas>.
Parsing architecture <syn> of entity <dmtd_phase_meas>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" into library work
Parsing entity <wb_simple_uart>.
Parsing architecture <syn> of entity <wb_simple_uart>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" into library work
Parsing entity <wb_onewire_master>.
Parsing architecture <rtl> of entity <wb_onewire_master>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" into library work
Parsing entity <lm32_ram>.
Parsing architecture <syn> of entity <lm32_ram>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" into library work
Parsing entity <lm32_dp_ram>.
Parsing architecture <syn> of entity <lm32_dp_ram>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" into library work
Parsing entity <gc_frequency_meter>.
Parsing architecture <behavioral> of entity <gc_frequency_meter>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd" into library work
Parsing package <eb_internals_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd" into library work
Parsing package <wr_streamers_wbgen2_pkg>.
Parsing package body <wr_streamers_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/streamers_pkg.vhd" into library work
Parsing package <streamers_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" into library work
Parsing entity <wr_softpll_ng>.
Parsing architecture <rtl> of entity <wr_softpll_ng>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" into library work
Parsing entity <wr_pps_gen>.
Parsing architecture <behavioral> of entity <wr_pps_gen>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" into library work
Parsing entity <wr_mini_nic>.
Parsing architecture <behavioral> of entity <wr_mini_nic>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" into library work
Parsing entity <wr_endpoint>.
Parsing architecture <syn> of entity <wr_endpoint>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" into library work
Parsing entity <xwr_diags_wb>.
Parsing architecture <syn> of entity <xwr_diags_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_syscon_wb.vhd" into library work
Parsing entity <wrc_syscon_wb>.
Parsing architecture <syn> of entity <wrc_syscon_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" into library work
Parsing entity <xwb_simple_uart>.
Parsing architecture <rtl> of entity <xwb_simple_uart>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" into library work
Parsing entity <xwb_onewire_master>.
Parsing architecture <rtl> of entity <xwb_onewire_master>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" into library work
Parsing entity <xwb_crossbar>.
Parsing architecture <rtl> of entity <xwb_crossbar>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" into library work
Parsing entity <sdb_rom>.
Parsing architecture <rtl> of entity <sdb_rom>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd" into library work
Parsing entity <eb_fifo>.
Parsing architecture <rtl> of entity <eb_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/xtx_streamers_stats.vhd" into library work
Parsing entity <xtx_streamers_stats>.
Parsing architecture <rtl> of entity <xtx_streamers_stats>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/xrx_streamers_stats.vhd" into library work
Parsing entity <xrx_streamers_stats>.
Parsing architecture <rtl> of entity <xrx_streamers_stats>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/streamers_priv_pkg.vhd" into library work
Parsing package <streamers_priv_pkg>.
Parsing package body <streamers_priv_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/escape_inserter.vhd" into library work
Parsing entity <gc_escape_inserter>.
Parsing architecture <behavioral> of entity <gc_escape_inserter>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/escape_detector.vhd" into library work
Parsing entity <escape_detector>.
Parsing architecture <behavioral> of entity <escape_detector>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/dropping_buffer.vhd" into library work
Parsing entity <dropping_buffer>.
Parsing architecture <behavioral> of entity <dropping_buffer>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/xwr_softpll_ng.vhd" into library work
Parsing entity <xwr_softpll_ng>.
Parsing architecture <wrapper> of entity <xwr_softpll_ng>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/xwr_pps_gen.vhd" into library work
Parsing entity <xwr_pps_gen>.
Parsing architecture <behavioral> of entity <xwr_pps_gen>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/xwr_mini_nic.vhd" into library work
Parsing entity <xwr_mini_nic>.
Parsing architecture <wrapper> of entity <xwr_mini_nic>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/xwr_endpoint.vhd" into library work
Parsing entity <xwr_endpoint>.
Parsing architecture <syn> of entity <xwr_endpoint>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" into library work
Parsing entity <wrc_periph>.
Parsing architecture <struct> of entity <wrc_periph>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/pulse_stamper.vhd" into library work
Parsing entity <pulse_stamper>.
Parsing architecture <rtl> of entity <pulse_stamper>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_mux.vhd" into library work
Parsing entity <xwrf_mux>.
Parsing architecture <behaviour> of entity <xwrf_mux>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd" into library work
Parsing entity <xwb_fabric_source>.
Parsing architecture <rtl> of entity <xwb_fabric_source>.
Parsing entity <wb_fabric_source>.
Parsing architecture <wrapper> of entity <wb_fabric_source>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwb_fabric_sink.vhd" into library work
Parsing entity <xwb_fabric_sink>.
Parsing architecture <rtl> of entity <xwb_fabric_sink>.
Parsing entity <wb_fabric_sink>.
Parsing architecture <wrapper> of entity <wb_fabric_sink>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" into library work
Parsing entity <xwb_lm32>.
Parsing architecture <rtl> of entity <xwb_lm32>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" into library work
Parsing entity <xwb_dpram>.
Parsing architecture <struct> of entity <xwb_dpram>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" into library work
Parsing entity <xwb_sdb_crossbar>.
Parsing architecture <rtl> of entity <xwb_sdb_crossbar>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd" into library work
Parsing entity <eb_wbm_fifo>.
Parsing architecture <rtl> of entity <eb_wbm_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd" into library work
Parsing entity <eb_tx_mux>.
Parsing architecture <rtl> of entity <eb_tx_mux>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd" into library work
Parsing entity <eb_tag_fifo>.
Parsing architecture <rtl> of entity <eb_tag_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd" into library work
Parsing entity <eb_slave_fsm>.
Parsing architecture <behavioral> of entity <eb_slave_fsm>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd" into library work
Parsing entity <eb_pass_fifo>.
Parsing architecture <rtl> of entity <eb_pass_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd" into library work
Parsing entity <eb_commit_fifo>.
Parsing architecture <rtl> of entity <eb_commit_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" into library work
Parsing entity <eb_checksum>.
Parsing architecture <behavioral> of entity <eb_checksum>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd" into library work
Parsing entity <eb_cfg_fifo>.
Parsing architecture <rtl> of entity <eb_cfg_fifo>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd" into library work
Parsing entity <gtp_bitslide>.
Parsing architecture <behavioral> of entity <gtp_bitslide>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd" into library work
Parsing entity <whiterabbit_gtxe2_channel_wrapper_GT>.
Parsing architecture <RTL> of entity <whiterabbit_gtxe2_channel_wrapper_gt>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_tbi_phy/disparity_gen_pkg.vhd" into library work
Parsing package <disparity_gen_pkg>.
Parsing package body <disparity_gen_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd" into library work
Parsing entity <xtx_streamer>.
Parsing architecture <rtl> of entity <xtx_streamer>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/xrx_streamer.vhd" into library work
Parsing entity <xrx_streamer>.
Parsing architecture <rtl> of entity <xrx_streamer>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/xrtx_streamers_stats.vhd" into library work
Parsing entity <xrtx_streamers_stats>.
Parsing architecture <rtl> of entity <xrtx_streamers_stats>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/wr_streamers_wb.vhd" into library work
Parsing entity <wr_streamers_wb>.
Parsing architecture <syn> of entity <wr_streamers_wb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" into library work
Parsing entity <wr_core>.
Parsing architecture <struct> of entity <wr_core>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_pkg.vhd" into library work
Parsing package <lbk_wbgen2_pkg>.
Parsing package body <lbk_wbgen2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" into library work
Parsing package <etherbone_pkg>.
Parsing package body <etherbone_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd" into library work
Parsing entity <eb_stream_widen>.
Parsing architecture <rtl> of entity <eb_stream_widen>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd" into library work
Parsing entity <eb_stream_narrow>.
Parsing architecture <rtl> of entity <eb_stream_narrow>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd" into library work
Parsing entity <eb_slave_top>.
Parsing architecture <rtl> of entity <eb_slave_top>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd" into library work
Parsing entity <eb_eth_tx>.
Parsing architecture <rtl> of entity <eb_eth_tx>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd" into library work
Parsing entity <eb_eth_rx>.
Parsing architecture <rtl> of entity <eb_eth_rx>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_xilinx_pkg.vhd" into library work
Parsing package <wr_xilinx_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" into library work
Parsing entity <wr_gtx_phy_family7>.
Parsing architecture <rtl> of entity <wr_gtx_phy_family7>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_streamers/xwr_streamers.vhd" into library work
Parsing entity <xwr_streamers>.
Parsing architecture <rtl> of entity <xwr_streamers>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd" into library work
Parsing entity <spec_serial_dac>.
Parsing architecture <syn> of entity <spec_serial_dac>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" into library work
Parsing entity <xwr_core>.
Parsing architecture <struct> of entity <xwr_core>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" into library work
Parsing entity <lbk_wishbone_controller>.
Parsing architecture <syn> of entity <lbk_wishbone_controller>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd" into library work
Parsing entity <eb_ethernet_slave>.
Parsing architecture <rtl> of entity <eb_ethernet_slave>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" into library work
Parsing package <wr_board_pkg>.
Parsing package body <wr_board_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd" into library work
Parsing entity <xwrc_platform_xilinx>.
Parsing architecture <rtl> of entity <xwrc_platform_xilinx>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd" into library work
Parsing entity <spec_serial_dac_arb>.
Parsing architecture <behavioral> of entity <spec_serial_dac_arb>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" into library work
Parsing entity <xwrf_loopback>.
Parsing architecture <behav> of entity <xwrf_loopback>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_reset.vhd" into library work
Parsing entity <gc_reset>.
Parsing architecture <rtl> of entity <gc_reset>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" into library work
Parsing entity <xwrc_board_common>.
Parsing architecture <struct> of entity <xwrc_board_common>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" into library work
Parsing package <wr_clbv2_pkg>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" into library work
Parsing entity <xwrc_board_clbv2>.
Parsing architecture <struct> of entity <xwrc_board_clbv2>.
Parsing VHDL file "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" into library work
Parsing entity <clbv2_wr_ref_top>.
Parsing architecture <top> of entity <clbv2_wr_ref_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <clbv2_wr_ref_top> (architecture <top>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" Line 68: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" Line 120: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" Line 121: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" Line 123: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" Line 124: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/wr_clbv2_pkg.vhd" Line 125: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 95: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 198: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 199: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 205: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 206: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 207: Range is empty (null range)

Elaborating entity <xwrc_board_clbv2> (architecture <struct>) with generics from library <work>.

Elaborating entity <xwrc_platform_xilinx> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd" Line 193: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd" Line 639: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd" Line 903: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <wr_gtx_phy_family7> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_sync_ffs> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" Line 213: <bufg> remains a black-box since it has no binding entity.

Elaborating entity <whiterabbit_gtxe2_channel_wrapper_GT> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd" Line 584: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd" Line 586: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd" Line 691: Assignment to rxcharisk_float_i ignored, since the identifier is never used

Elaborating entity <gtp_bitslide> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd" Line 103: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd" Line 112: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd" Line 1075: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <gc_reset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <spec_serial_dac_arb> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <spec_serial_dac> (architecture <syn>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd" Line 108. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd" Line 177. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 126: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 182: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 183: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 185: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 186: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 187: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 93: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 204: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 205: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 211: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 212: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 213: Range is empty (null range)

Elaborating entity <xwrc_board_common> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 302: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 303: Range is empty (null range)
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/wr_board_pkg.vhd" Line 318: Comparison between arrays of unequal length always returns FALSE.
Note: "[Board:Software for LM32 in WR Core]  Using user-provided LM32 firmware (../../bin/wrpc/wrc_no_vlan.bram)."
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 388: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 479: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 480: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 481: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 493: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 494: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 114: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 248: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 250: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 252: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 264: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 265: Range is empty (null range)

Elaborating entity <xwr_core> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 541: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 713: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 714: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 715: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 733: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 734: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 115: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 283: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 285: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 287: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 304: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 305: Range is empty (null range)

Elaborating entity <wr_core> (architecture <struct>) with generics from library <work>.

Elaborating entity <xwr_pps_gen> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <wr_pps_gen> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pps_gen_wb> (architecture <syn>) from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd" Line 522. Case statement is complete. others clause is never selected

Elaborating entity <xwr_softpll_ng> (architecture <wrapper>) with generics from library <work>.

Elaborating entity <wr_softpll_ng> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_frequency_meter> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gc_pulse_synchronizer> (architecture <rtl>) from library <work>.

Elaborating entity <dmtd_with_deglitcher> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.

Elaborating entity <spll_aligner> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_pulse_synchronizer2> (architecture <rtl>) from library <work>.

Elaborating entity <spll_wb_slave> (architecture <syn>) with generics from library <work>.

Elaborating entity <wbgen2_fifo_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 90: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 168: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 200: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <wbgen2_eic> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" Line 51: Net <spll_dfr_host_out_int[47]> does not have a driver.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" Line 68: Net <spll_dfr_host_full_int> does not have a driver.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" Line 69: Net <spll_dfr_host_empty_int> does not have a driver.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" Line 70: Net <spll_dfr_host_usedw_int[12]> does not have a driver.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 683: Range is empty (null range)
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 683: Assignment ignored
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 685: Range is empty (null range)
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 685: Assignment ignored
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 694: Range is empty (null range)

Elaborating entity <xwr_endpoint> (architecture <syn>) with generics from library <work>.

Elaborating entity <wr_endpoint> (architecture <syn>) with generics from library <work>.

Elaborating entity <ep_1000basex_pcs> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_tx_pcs_16bit> (architecture <behavioral>) from library <work>.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <gc_sync_register> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_rx_pcs_16bit> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <ep_sync_detect_16bit> (architecture <behavioral>) from library <work>.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_pcs_tbi_mdio_wb> (architecture <syn>) from library <work>.

Elaborating entity <ep_autonegotiation> (architecture <syn>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd" Line 275. Case statement is complete. others clause is never selected

Elaborating entity <ep_tx_path> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_tx_header_processor> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <ep_tx_crc_inserter> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gc_crc_gen> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_rx_path> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <ep_packet_filter> (architecture <behavioral>) from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_dualclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" Line 91: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" Line 185: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" Line 212: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" Line 294. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" Line 129. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" Line 129. Case statement is complete. others clause is never selected

Elaborating entity <generic_shiftreg_fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_shiftreg> (architecture <wrapper>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd" Line 25: <srlc32e> remains a black-box since it has no binding entity.

Elaborating entity <ep_clock_alignment_fifo> (architecture <structural>) with generics from library <work>.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <ep_rx_oob_insert> (architecture <behavioral>) from library <work>.

Elaborating entity <ep_rx_crc_size_check> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <ep_rtu_header_extract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_rx_buffer> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd" Line 224. Case statement is complete. others clause is never selected

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.

Elaborating entity <ep_rx_status_reg_insert> (architecture <rtl>) from library <work>.

Elaborating entity <ep_rx_wb_master> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd" Line 216. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd" Line 115: Net <stat_is_hp> does not have a driver.

Elaborating entity <ep_timestamping_unit> (architecture <syn>) with generics from library <work>.

Elaborating entity <ep_ts_counter> (architecture <syn>) with generics from library <work>.

Elaborating entity <gc_sync_ffs> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <ep_wishbone_controller> (architecture <syn>) from library <work>.

Elaborating entity <ep_leds_controller> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwr_mini_nic> (architecture <wrapper>) with generics from library <work>.

Elaborating entity <wr_mini_nic> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.

Elaborating entity <minic_wb_slave> (architecture <syn>) from library <work>.

Elaborating entity <wbgen2_eic> (architecture <syn>) with generics from library <work>.

Elaborating entity <xwb_lm32> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 34: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 35: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 22: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 23: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 386: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 430: Comparison between arrays of unequal length always returns FALSE.
Going to verilog side to elaborate module lm32_top_medium_icache

Elaborating module <lm32_top_medium_icache(eba_reset='b0,sdb_address='b0)>.

Elaborating module <lm32_cpu_medium_icache(eba_reset=32'b0,sdb_address=32'b0)>.

Elaborating module <lm32_instruction_unit_medium_icache(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache_medium_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.
Going to vhdl side to elaborate module lm32_ram

Elaborating entity <lm32_ram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_simple_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 90: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 168: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 169: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 237: Comparison between arrays of unequal length always returns FALSE.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module lm32_ram

Elaborating entity <lm32_ram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_simple_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 54307: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 54309: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder_medium_icache>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" Line 54383: Assignment to x_result_sel_logic_d ignored, since the identifier is never used

Elaborating module <lm32_load_store_unit_medium_icache(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_interrupt_medium_icache>.
Going to vhdl side to elaborate module lm32_dp_ram

Elaborating entity <lm32_dp_ram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_simple_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 90: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 168: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 169: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 237: Comparison between arrays of unequal length always returns FALSE.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module lm32_dp_ram
Back to verilog to continue elaboration
Back to vhdl to continue elaboration
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 518: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 562: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 606: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 650: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" Line 694: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 313: Comparison between arrays of unequal length always returns FALSE.
Note: "[WR Core] Using user-provided LM32 firmware."

Elaborating entity <xwb_dpram> (architecture <struct>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_split> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd" Line 106: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" Line 225: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd" Line 132: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 287: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd" Line 288: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 101: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 102: Range is empty (null range)

Elaborating entity <wrc_periph> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 138: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 139: Range is empty (null range)
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 342: Assignment ignored
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 344: Range is empty (null range)
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 344: Assignment ignored
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 346: Range is empty (null range)
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 346: Assignment ignored
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 393: Assignment ignored

Elaborating entity <wrc_syscon_wb> (architecture <syn>) from library <work>.

Elaborating entity <xwb_simple_uart> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_simple_uart> (architecture <syn>) with generics from library <work>.

Elaborating entity <simple_uart_wb> (architecture <syn>) from library <work>.

Elaborating entity <uart_baud_gen> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <uart_async_tx> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" Line 168. Case statement is complete. others clause is never selected

Elaborating entity <uart_async_rx> (architecture <behavioral>) from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 200: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <xwb_onewire_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_onewire_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module sockit_owm

Elaborating module <sockit_owm(OVD_E=1,CDR_E=1,BDW=32,OWN=2,BAW=1,BTP_N="5.0",BTP_O="1.0",CDR_N=4,CDR_O=0)>.
Back to vhdl to continue elaboration

Elaborating entity <xwr_diags_wb> (architecture <syn>) with generics from library <work>.

Elaborating entity <wrc_diags_wb> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" Line 81: Net <wb_out_err> does not have a driver.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 101: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" Line 102: Range is empty (null range)

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" Line 2079: Range is empty (null range)

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0x20000]"
Note: "Mapping slave #1[0x20000/0x3f000]"
Note: "Mapping slave #2[0x30000/0x3ff00]"

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0xffffffff/0x0]"
Note: "Mapping slave #1[0xffffffff/0x0]"
Note: "Mapping slave #2[0xffffffff/0x0]"

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0xf00]"
Note: "Mapping slave #1[0x100/0xf00]"
Note: "Mapping slave #2[0x200/0xf00]"
Note: "Mapping slave #3[0x300/0xf00]"
Note: "Mapping slave #4[0x400/0xf00]"
Note: "Mapping slave #5[0x500/0xf00]"
Note: "Mapping slave #6[0x600/0xf00]"
Note: "Mapping slave #7[0x700/0xf00]"
Note: "Mapping slave #8[0x800/0xf00]"
Note: "Mapping slave #9[0xc00/0xc00]"

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0xffffffff/0x0]"

Elaborating entity <xwrf_mux> (architecture <behaviour>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_mux.vhd" Line 255. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 115: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 283: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 285: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 287: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 304: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" Line 305: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 114: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 248: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 250: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 252: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 264: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd" Line 265: Range is empty (null range)
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 548: Assignment ignored
WARNING:HDLCompiler:220 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 549: Assignment ignored
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 93: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 204: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 205: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 211: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 212: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" Line 213: Range is empty (null range)

Elaborating entity <xwrf_loopback> (architecture <behav>) with generics from library <work>.

Elaborating entity <lbk_wishbone_controller> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" Line 58: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" Line 59: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" Line 60: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" Line 61: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" Line 62: Assignment to allzeros ignored, since the identifier is never used

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 90: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 168: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 200: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <inferred_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.

Elaborating entity <ep_rx_wb_master> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd" Line 216. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd" Line 115: Net <stat_is_hp> does not have a driver.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" Line 47: Net <regs_fromwb_mcr_clr_o> does not have a driver.
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 95: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 198: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 199: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 205: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 206: Range is empty (null range)
WARNING:HDLCompiler:746 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" Line 207: Range is empty (null range)

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clbv2_wr_ref_top>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd".
        g_dpram_initf = "../../bin/wrpc/wrc_no_vlan.bram"
        g_simulation = 0
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <wrs_rx_data_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <tm_dac_value_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <timestamps_o_tsval> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <timestamps_o_port_id> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <timestamps_o_frame_id> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <tm_tai_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <tm_cycles_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <clk_sys_62m5_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <rst_sys_62m5_n_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <wrs_tx_dreq_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <wrs_rx_first_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <wrs_rx_last_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <wrs_rx_valid_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <timestamps_o_stb> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <timestamps_o_incorrect> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <fc_tx_pause_ready_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <tm_link_up_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <tm_time_valid_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.vhd" line 298: Output port <link_ok_o> of the instance <cmp_xwrc_board_clbv2> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <sfp_mod_def1_b> created at line 361
    Found 1-bit tristate buffer for signal <sfp_mod_def2_b> created at line 362
    Found 1-bit tristate buffer for signal <onewire_b> created at line 367
    Found 1-bit tristate buffer for signal <eeprom_sda_b> created at line 399
    Found 1-bit tristate buffer for signal <eeprom_scl_b> created at line 403
    Summary:
	inferred   5 Tristate(s).
Unit <clbv2_wr_ref_top> synthesized.

Synthesizing Unit <xwrc_board_clbv2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd".
        g_simulation = 0
        g_with_external_clock_input = true
        g_aux_clks = 0
        g_fabric_iface = plain
        g_streamers_op_mode = tx_and_rx
        g_tx_streamer_params = (32,256,128,256,1024,false)
        g_rx_streamer_params = (32,256,false,0)
        g_dpram_initf = "../../bin/wrpc/wrc_no_vlan.bram"
        g_diag_id = 0
        g_diag_ver = 0
        g_diag_ro_size = 0
        g_diag_rw_size = 0
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_rx_data> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_rx_k> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_rx_bitslide> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <clk_ext_rst_o> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <clk_ref_locked_o> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_ref_clk> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_tx_disparity> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_tx_enc_err> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_rx_clk> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_rx_enc_err> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_rdy> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_sfp_tx_fault> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 308: Output port <phy8_o_sfp_los> of the instance <cmp_xwrc_platform> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 350: Output port <synced_o> of the instance <cmp_arst_edge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 350: Output port <npulse_o> of the instance <cmp_arst_edge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 387: Output port <dac_clr_n_o> of the instance <cmp_dac_arb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_tx_data> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_tx_k> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_loopen_vec> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_tx_prbs_sel> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <owr_pwren_o> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_slave_o_dat> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_eth_master_o_adr> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_eth_master_o_sel> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_eth_master_o_dat> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_rst> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_loopen> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <phy8_o_sfp_tx_disable> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_slave_o_ack> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_slave_o_err> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_slave_o_rty> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_slave_o_stall> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_slave_o_int> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_eth_master_o_cyc> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_eth_master_o_stb> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <wb_eth_master_o_we> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/clbv2/xwrc_board_clbv2.vhd" line 407: Output port <pps_csync_o> of the instance <cmp_board_common> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xwrc_board_clbv2> synthesized.

Synthesizing Unit <xwrc_platform_xilinx>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd".
        g_fpga_family = "kintex7"
        g_with_external_clock_input = true
        g_use_default_plls = true
        g_gtp_enable_ch0 = 0
        g_gtp_enable_ch1 = 1
        g_simulation = 0
WARNING:Xst:647 - Input <phy8_i_tx_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_tx_k> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_loopen_vec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_tx_prbs_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_125m_pllref_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_125m_dmtd_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_62m5_dmtd_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_dmtd_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_62m5_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_125m_ref_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_ref_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_125m_ext_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_ext_locked_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_ext_stopped_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_loopen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_sfp_tx_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy16_i_loopen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwrc_platform_xilinx> synthesized.

Synthesizing Unit <gc_extend_pulse_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 1000
    Found 10-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 10-bit subtractor for signal <GND_151_o_GND_151_o_sub_2_OUT<9:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_1> synthesized.

Synthesizing Unit <wr_gtx_phy_family7>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd".
        g_simulation = 0
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 286: Output port <synced_o> of the instance <U_EdgeDet_rst_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 286: Output port <npulse_o> of the instance <U_EdgeDet_rst_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <DRPDO_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <CPLLFBCLKLOST_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <CPLLREFCLKLOST_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <DRPRDY_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <EYESCANDATAERROR_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <TXOUTCLKFABRIC_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd" line 328: Output port <TXOUTCLKPCS_OUT> of the instance <U_GTX_INST> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <p_rx_cdr_lock_filter.rxcdrlock_cnt>.
    Found 7-bit register for signal <p_reset_pulse.reset_cnt>.
    Found 1-bit register for signal <rx_cdr_lock_filtered>.
    Found 1-bit register for signal <rst_int>.
    Found 16-bit register for signal <rx_data_o>.
    Found 2-bit register for signal <rx_k_o>.
    Found 1-bit register for signal <rx_enc_err_o>.
    Found 1-bit register for signal <cur_disp>.
    Found 7-bit adder for signal <p_reset_pulse.reset_cnt[6]_GND_154_o_add_1_OUT> created at line 300.
    Found 2-bit adder for signal <p_rx_cdr_lock_filter.rxcdrlock_cnt[1]_GND_154_o_add_7_OUT> created at line 463.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <wr_gtx_phy_family7> synthesized.

Synthesizing Unit <gc_sync_ffs_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd".
        g_sync_edge = "positive"
    Set property "shreg_extract = no" for signal <sync0>.
    Set property "KEEP = TRUE" for signal <sync0>.
    Set property "ASYNC_REG = TRUE" for signal <sync0>.
    Set property "shreg_extract = no" for signal <sync1>.
    Set property "KEEP = TRUE" for signal <sync1>.
    Set property "ASYNC_REG = TRUE" for signal <sync1>.
    Set property "shreg_extract = no" for signal <sync2>.
    Set property "ASYNC_REG = TRUE" for signal <sync2>.
    Found 1-bit register for signal <sync1>.
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <synced_o>.
    Found 1-bit register for signal <npulse_o>.
    Found 1-bit register for signal <ppulse_o>.
    Found 1-bit register for signal <sync0>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sync0 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sync1 may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <gc_sync_ffs_1> synthesized.

Synthesizing Unit <whiterabbit_gtxe2_channel_wrapper_GT>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = "00110000000100001101100100001100"
        PMA_RSV_IN = "00000000000000011000010010000000"
        PCS_RSVD_ATTR_IN = "000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <whiterabbit_gtxe2_channel_wrapper_GT> synthesized.

Synthesizing Unit <gtp_bitslide>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd".
        g_simulation = 0
        g_target = "kintex7"
    Found 1-bit register for signal <gtp_rx_slide_o>.
    Found 1-bit register for signal <synced_o>.
    Found 1-bit register for signal <gtp_rx_cdr_rst_o>.
    Found 24-bit register for signal <counter>.
    Found 3-bit register for signal <state>.
    Found 5-bit register for signal <cur_slide>.
    Found 5-bit register for signal <commas_missed>.
    Found 5-bit register for signal <bitslide_o>.
INFO:Xst:1799 - State s_reset_cdr is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | gtp_rx_clk_i (rising_edge)                     |
    | Reset              | gtp_rst_i (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_sync_lost                                    |
    | Power Up State     | s_sync_lost                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <commas_missed[4]_GND_280_o_add_3_OUT> created at line 1241.
    Found 5-bit adder for signal <cur_slide[4]_GND_280_o_add_13_OUT> created at line 1241.
    Found 24-bit adder for signal <counter[23]_GND_280_o_add_16_OUT> created at line 1241.
    Found 5-bit comparator greater for signal <cur_slide[4]_PWR_61_o_LessThan_13_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gtp_bitslide> synthesized.

Synthesizing Unit <gc_reset>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_reset.vhd".
        g_clocks = 2
        g_logdelay = 4
        g_syncdepth = 3
    Found 1-bit register for signal <master_rstn>.
    Found 4-bit register for signal <locked_count>.
    Found 3-bit register for signal <shifters<1>>.
    Found 3-bit register for signal <shifters<0>>.
    Found 4-bit adder for signal <locked_count[3]_GND_307_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <gc_reset> synthesized.

Synthesizing Unit <spec_serial_dac_arb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd".
        g_invert_sclk = false
        g_num_extra_bits = 8
    Found 1-bit register for signal <d1_ready>.
    Found 16-bit register for signal <d2>.
    Found 1-bit register for signal <d2_ready>.
    Found 1-bit register for signal <dac_load>.
    Found 2-bit register for signal <dac_cs_sel>.
    Found 2-bit register for signal <state>.
    Found 16-bit register for signal <dac_data>.
    Found 16-bit register for signal <d1>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_i (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_data                                      |
    | Power Up State     | wait_done                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spec_serial_dac_arb> synthesized.

Synthesizing Unit <spec_serial_dac>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd".
        g_num_data_bits = 16
        g_num_extra_bits = 8
        g_num_cs_select = 2
    Found 12-bit register for signal <divider>.
    Found 1-bit register for signal <iDacClk>.
    Found 24-bit register for signal <dataSh>.
    Found 2-bit register for signal <cs_sel_reg>.
    Found 26-bit register for signal <bitCounter>.
    Found 1-bit register for signal <sendingData>.
    Found 12-bit adder for signal <divider[11]_GND_309_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <spec_serial_dac> synthesized.

Synthesizing Unit <xwrc_board_common>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd".
        g_simulation = 0
        g_with_external_clock_input = true
        g_board_name = "CLB2"
        g_flash_secsz_kb = 256
        g_flash_sdbfs_baddr = 6291456
        g_phys_uart = true
        g_virtual_uart = true
        g_aux_clks = 0
        g_ep_rxbuf_size = 1024
        g_tx_runt_padding = true
        g_dpram_initf = "../../bin/wrpc/wrc_no_vlan.bram"
        g_dpram_size = 32768
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_aux_sdb = ("0000000000000000","00000001","00000001",'0',"0111",("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000011111111",("0000000000000000000000000000000000000000000000001100111001000010","01110111100111000101010001000101","00000000000000000000000000000001","00100000000100100000011000010101","WR-Periph-AuxWB    ")))
        g_softpll_enable_debugger = false
        g_vuart_fifo_size = 1024
        g_pcs_16bit = true
        g_diag_id = 0
        g_diag_ver = 0
        g_diag_ro_size = 0
        g_diag_rw_size = 0
        g_streamers_op_mode = tx_and_rx
        g_tx_streamer_params = (32,256,128,256,1024,false)
        g_rx_streamer_params = (32,256,false,0)
        g_fabric_iface = plain
WARNING:Xst:647 - Input <wrs_tx_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_cfg_i_mac_local> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_cfg_i_mac_target> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_cfg_i_ethertype> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_cfg_i_qtag_vid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_cfg_i_qtag_prio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_cfg_i_mac_local> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_cfg_i_mac_remote> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_cfg_i_ethertype> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_cfg_i_fixed_latency> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_eth_master_i_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_last_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_flush_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_dreq_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_tx_cfg_i_qtag_ena> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_cfg_i_accept_broadcasts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrs_rx_cfg_i_filter_remote> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_eth_master_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_eth_master_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_eth_master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_eth_master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_eth_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_tx_data_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_tx_k_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_loopen_vec_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_tx_prbs_sel_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_rst_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_loopen_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <phy_sfp_tx_disable_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/board/common/xwrc_board_common.vhd" line 322: Output port <rst_aux_n_o> of the instance <cmp_xwr_core> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xwrc_board_common> synthesized.

Synthesizing Unit <xwr_core>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd".
        g_simulation = 0
        g_with_external_clock_input = true
        g_board_name = "CLB2"
        g_flash_secsz_kb = 256
        g_flash_sdbfs_baddr = 6291456
        g_phys_uart = true
        g_virtual_uart = true
        g_aux_clks = 0
        g_ep_rxbuf_size = 1024
        g_tx_runt_padding = true
        g_dpram_initf = "../../bin/wrpc/wrc_no_vlan.bram"
        g_dpram_size = 32768
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_aux_sdb = ("0000000000000000","00000001","00000001",'0',"0111",("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000011111111",("0000000000000000000000000000000000000000000000001100111001000010","01110111100111000101010001000101","00000000000000000000000000000001","00100000000100100000011000010101","WR-Periph-AuxWB    ")))
        g_softpll_enable_debugger = false
        g_vuart_fifo_size = 1024
        g_pcs_16bit = true
        g_records_for_phy = true
        g_diag_id = 0
        g_diag_ver = 0
        g_diag_ro_size = 0
        g_diag_rw_size = 0
WARNING:Xst:647 - Input <aux_master_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aux_master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aux_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrf_src_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwr_core> synthesized.

Synthesizing Unit <wr_core>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd".
        g_simulation = 0
        g_with_external_clock_input = true
        g_board_name = "CLB2"
        g_flash_secsz_kb = 256
        g_flash_sdbfs_baddr = 6291456
        g_phys_uart = true
        g_virtual_uart = true
        g_aux_clks = 0
        g_rx_buffer_size = 1024
        g_tx_runt_padding = true
        g_dpram_initf = "../../bin/wrpc/wrc_no_vlan.bram"
        g_dpram_size = 32768
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_aux_sdb = ("0000000000000000","00000001","00000001",'0',"0111",("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000011111111",("0000000000000000000000000000000000000000000000001100111001000010","01110111100111000101010001000101","00000000000000000000000000000001","00100000000100100000011000010101","WR-Periph-AuxWB    ")))
        g_softpll_enable_debugger = false
        g_vuart_fifo_size = 1024
        g_pcs_16bit = true
        g_records_for_phy = true
        g_diag_id = 0
        g_diag_ver = 0
        g_diag_ro_size = 0
        g_diag_rw_size = 0
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 542: Output port <npulse_o> of the instance <U_Sync_reset_refclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 542: Output port <ppulse_o> of the instance <U_Sync_reset_refclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 551: Output port <npulse_o> of the instance <U_sync_reset_dmtd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 551: Output port <ppulse_o> of the instance <U_sync_reset_dmtd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 560: Output port <npulse_o> of the instance <U_sync_reset_ext> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 560: Output port <ppulse_o> of the instance <U_sync_reset_ext> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 569: Output port <npulse_o> of the instance <U_sync_reset_rxclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 569: Output port <ppulse_o> of the instance <U_sync_reset_rxclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 578: Output port <npulse_o> of the instance <U_sync_reset_txclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 578: Output port <ppulse_o> of the instance <U_sync_reset_txclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 627: Output port <out_locked_o> of the instance <U_SOFTPLL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 627: Output port <debug_o> of the instance <U_SOFTPLL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 627: Output port <dbg_fifo_irq_o> of the instance <U_SOFTPLL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <gmii_txd_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_smac_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_dmac_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_vid_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_prio_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <pfilter_pclass_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <fc_rx_pause_quanta_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <fc_rx_pause_prio_mask_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <fc_rx_buffer_occupation_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rmon_events_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <dbg_tx_pcs_wr_count_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <dbg_tx_pcs_rd_count_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_pcs_rx_fsm> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_data> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_addr> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_dreq_pipe> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <gmii_tx_en_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <gmii_tx_er_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_strobe_p1_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_abort_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_has_vid_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <rtu_rq_has_prio_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <pfilter_drop_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <pfilter_done_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <fc_rx_pause_start_p_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <inject_ready_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <link_up_o> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[9]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[8]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[7]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[6]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[5]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[4]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[3]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[2]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[1]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_sof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_eof> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_error> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_dvalid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_bytesel> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_has_rx_timestamp> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_fab_pipe[0]_rx_timestamp_valid> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_pcs_fifo_afull> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_pcs_fifo_empty> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_pcs_fifo_full> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 712: Output port <nice_dbg_o_rxpath_rxbuf_full> of the instance <U_Endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 848: Output port <slave2_o_dat> of the instance <DPRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 848: Output port <slave2_o_ack> of the instance <DPRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 848: Output port <slave2_o_err> of the instance <DPRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 848: Output port <slave2_o_rty> of the instance <DPRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 848: Output port <slave2_o_stall> of the instance <DPRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 848: Output port <slave2_o_int> of the instance <DPRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 877: Output port <led_red_o> of the instance <PERIPH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 877: Output port <led_green_o> of the instance <PERIPH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 929: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[2]_adr> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[2]_sel> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[2]_dat> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[1]_adr> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[1]_sel> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[1]_dat> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[0]_adr> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[0]_sel> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[0]_dat> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[1]_dat> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[0]_dat> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[2]_cyc> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[2]_stb> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[2]_we> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[1]_cyc> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[1]_stb> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[1]_we> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[0]_cyc> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[0]_stb> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_master_o[0]_we> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[1]_ack> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[1]_err> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[1]_rty> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[1]_stall> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[1]_int> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[0]_ack> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[0]_err> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[0]_rty> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[0]_stall> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 957: Output port <msi_slave_o[0]_int> of the instance <WB_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_master_o[0]_adr> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_master_o[0]_sel> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_master_o[0]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[8]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[7]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[6]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[5]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[4]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[3]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[2]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[1]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[0]_dat> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_master_o[0]_cyc> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_master_o[0]_stb> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_master_o[0]_we> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[8]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[8]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[8]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[8]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[8]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[7]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[7]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[7]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[7]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[7]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[6]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[6]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[6]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[6]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[6]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[5]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[5]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[5]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[5]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[5]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[4]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[4]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[4]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[4]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[4]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[3]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[3]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[3]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[3]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[3]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[2]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[2]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[2]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[2]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[2]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[1]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[1]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[1]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[1]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[1]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[0]_ack> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[0]_err> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[0]_rty> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[0]_stall> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1025: Output port <msi_slave_o[0]_int> of the instance <WB_SECONDARY_CON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1099: Output port <mux_src_o[1]_we> of the instance <U_WBP_Mux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wr_core.vhd" line 1099: Output port <mux_snk_o[1]_rty> of the instance <U_WBP_Mux> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_core> synthesized.

Synthesizing Unit <xwr_pps_gen>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/xwr_pps_gen.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_ref_clock_rate = 62500000
        g_ext_clock_rate = 10000000
        g_with_ext_clock_input = true
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwr_pps_gen> synthesized.

Synthesizing Unit <wr_pps_gen>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_ref_clock_rate = 62500000
        g_ext_clock_rate = 10000000
        g_with_ext_clock_input = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 215: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 239: Output port <synced_o> of the instance <U_Sync_pps_refclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 239: Output port <npulse_o> of the instance <U_Sync_pps_refclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd" line 462: Output port <wb_stall_o> of the instance <Uwb_slave> is unconnected or connected to loadless signal.
    Found 40-bit register for signal <adj_utc>.
    Found 1-bit register for signal <sync_in_progress>.
    Found 1-bit register for signal <ppsg_escr_sync_in>.
    Found 1-bit register for signal <ext_sync_p>.
    Found 28-bit register for signal <cntr_nsec>.
    Found 1-bit register for signal <ns_overflow>.
    Found 1-bit register for signal <ns_overflow_adv>.
    Found 1-bit register for signal <adjust_in_progress_nsec>.
    Found 1-bit register for signal <pps_valid_int>.
    Found 1-bit register for signal <ns_overflow_2nd>.
    Found 40-bit register for signal <cntr_utc>.
    Found 1-bit register for signal <adjust_in_progress_utc>.
    Found 1-bit register for signal <pps_out_int>.
    Found 1-bit register for signal <pps_led_o>.
    Found 28-bit register for signal <width_cntr>.
    Found 1-bit register for signal <pps_out_o>.
    Found 28-bit register for signal <adj_nsec>.
    Found 28-bit adder for signal <cntr_nsec[27]_GND_317_o_add_16_OUT> created at line 1241.
    Found 40-bit adder for signal <n0217> created at line 410.
    Found 40-bit adder for signal <cntr_utc[39]_GND_317_o_add_27_OUT> created at line 1241.
    Found 40-bit adder for signal <cntr_utc[39]_GND_317_o_add_28_OUT> created at line 1241.
    Found 28-bit subtractor for signal <GND_317_o_GND_317_o_sub_38_OUT<27:0>> created at line 1308.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 176 D-type flip-flop(s).
	inferred  61 Multiplexer(s).
Unit <wr_pps_gen> synthesized.

Synthesizing Unit <wb_slave_adapter_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_1> synthesized.

Synthesizing Unit <pps_gen_wb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 32-bit register for signal <ppsg_cntr_utclo_int>.
    Found 28-bit register for signal <ppsg_cr_pwidth_int>.
    Found 28-bit register for signal <ppsg_cr_pwidth_o>.
    Found 28-bit register for signal <ppsg_cntr_nsec_int>.
    Found 8-bit register for signal <ppsg_cntr_utchi_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <ppsg_cr_cnt_rst_int>.
    Found 1-bit register for signal <ppsg_cr_cnt_rst_int_delay>.
    Found 1-bit register for signal <ppsg_cr_cnt_en_int>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_lw>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_lw_delay>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_lw_read_in_progress>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_rwsel>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_int_write>.
    Found 1-bit register for signal <ppsg_cr_cnt_set_int>.
    Found 1-bit register for signal <ppsg_cr_cnt_set_int_delay>.
    Found 1-bit register for signal <ppsg_cr_pwidth_swb>.
    Found 1-bit register for signal <ppsg_cr_pwidth_swb_delay>.
    Found 1-bit register for signal <ppsg_cntr_nsec_lwb>.
    Found 1-bit register for signal <ppsg_cntr_nsec_lwb_delay>.
    Found 1-bit register for signal <ppsg_cntr_nsec_lwb_in_progress>.
    Found 1-bit register for signal <ppsg_cntr_utclo_lwb>.
    Found 1-bit register for signal <ppsg_cntr_utclo_lwb_delay>.
    Found 1-bit register for signal <ppsg_cntr_utclo_lwb_in_progress>.
    Found 1-bit register for signal <ppsg_cntr_utchi_lwb>.
    Found 1-bit register for signal <ppsg_cntr_utchi_lwb_delay>.
    Found 1-bit register for signal <ppsg_cntr_utchi_lwb_in_progress>.
    Found 1-bit register for signal <ppsg_adj_nsec_wr_o>.
    Found 1-bit register for signal <ppsg_adj_utclo_wr_o>.
    Found 1-bit register for signal <ppsg_adj_utchi_wr_o>.
    Found 1-bit register for signal <ppsg_escr_sync_lw>.
    Found 1-bit register for signal <ppsg_escr_sync_lw_delay>.
    Found 1-bit register for signal <ppsg_escr_sync_lw_read_in_progress>.
    Found 1-bit register for signal <ppsg_escr_sync_rwsel>.
    Found 1-bit register for signal <ppsg_escr_sync_int_write>.
    Found 1-bit register for signal <ppsg_escr_pps_unmask_int>.
    Found 1-bit register for signal <ppsg_escr_pps_valid_int>.
    Found 1-bit register for signal <ppsg_escr_tm_valid_int>.
    Found 1-bit register for signal <ppsg_escr_sec_set_int>.
    Found 1-bit register for signal <ppsg_escr_sec_set_int_delay>.
    Found 1-bit register for signal <ppsg_escr_nsec_set_int>.
    Found 1-bit register for signal <ppsg_escr_nsec_set_int_delay>.
    Found 1-bit register for signal <ppsg_cr_cnt_rst_o>.
    Found 1-bit register for signal <ppsg_cr_cnt_rst_sync0>.
    Found 1-bit register for signal <ppsg_cr_cnt_rst_sync1>.
    Found 1-bit register for signal <ppsg_cr_cnt_rst_sync2>.
    Found 1-bit register for signal <ppsg_cr_cnt_en_o>.
    Found 1-bit register for signal <ppsg_cr_cnt_en_sync0>.
    Found 1-bit register for signal <ppsg_cr_cnt_en_sync1>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_lw_s0>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_lw_s1>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_lw_s2>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_int_read>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_load_o>.
    Found 1-bit register for signal <ppsg_cr_cnt_adj_o>.
    Found 1-bit register for signal <ppsg_cr_cnt_set_o>.
    Found 1-bit register for signal <ppsg_cr_cnt_set_sync0>.
    Found 1-bit register for signal <ppsg_cr_cnt_set_sync1>.
    Found 1-bit register for signal <ppsg_cr_cnt_set_sync2>.
    Found 1-bit register for signal <ppsg_cr_pwidth_swb_s0>.
    Found 1-bit register for signal <ppsg_cr_pwidth_swb_s1>.
    Found 1-bit register for signal <ppsg_cr_pwidth_swb_s2>.
    Found 1-bit register for signal <ppsg_cntr_nsec_lwb_s0>.
    Found 1-bit register for signal <ppsg_cntr_nsec_lwb_s1>.
    Found 1-bit register for signal <ppsg_cntr_nsec_lwb_s2>.
    Found 1-bit register for signal <ppsg_cntr_utclo_lwb_s0>.
    Found 1-bit register for signal <ppsg_cntr_utclo_lwb_s1>.
    Found 1-bit register for signal <ppsg_cntr_utclo_lwb_s2>.
    Found 1-bit register for signal <ppsg_cntr_utchi_lwb_s0>.
    Found 1-bit register for signal <ppsg_cntr_utchi_lwb_s1>.
    Found 1-bit register for signal <ppsg_cntr_utchi_lwb_s2>.
    Found 1-bit register for signal <ppsg_escr_sync_lw_s0>.
    Found 1-bit register for signal <ppsg_escr_sync_lw_s1>.
    Found 1-bit register for signal <ppsg_escr_sync_lw_s2>.
    Found 1-bit register for signal <ppsg_escr_sync_int_read>.
    Found 1-bit register for signal <ppsg_escr_sync_load_o>.
    Found 1-bit register for signal <ppsg_escr_sync_o>.
    Found 1-bit register for signal <ppsg_escr_pps_unmask_o>.
    Found 1-bit register for signal <ppsg_escr_pps_unmask_sync0>.
    Found 1-bit register for signal <ppsg_escr_pps_unmask_sync1>.
    Found 1-bit register for signal <ppsg_escr_pps_valid_o>.
    Found 1-bit register for signal <ppsg_escr_pps_valid_sync0>.
    Found 1-bit register for signal <ppsg_escr_pps_valid_sync1>.
    Found 1-bit register for signal <ppsg_escr_tm_valid_o>.
    Found 1-bit register for signal <ppsg_escr_tm_valid_sync0>.
    Found 1-bit register for signal <ppsg_escr_tm_valid_sync1>.
    Found 1-bit register for signal <ppsg_escr_sec_set_o>.
    Found 1-bit register for signal <ppsg_escr_sec_set_sync0>.
    Found 1-bit register for signal <ppsg_escr_sec_set_sync1>.
    Found 1-bit register for signal <ppsg_escr_sec_set_sync2>.
    Found 1-bit register for signal <ppsg_escr_nsec_set_o>.
    Found 1-bit register for signal <ppsg_escr_nsec_set_sync0>.
    Found 1-bit register for signal <ppsg_escr_nsec_set_sync1>.
    Found 1-bit register for signal <ppsg_escr_nsec_set_sync2>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <pps_gen_wb>.
    Summary:
	inferred 254 D-type flip-flop(s).
	inferred  67 Multiplexer(s).
Unit <pps_gen_wb> synthesized.

Synthesizing Unit <xwr_softpll_ng>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/xwr_softpll_ng.vhd".
        g_tag_bits = 22
        g_num_ref_inputs = 1
        g_num_outputs = 1
        g_with_debug_fifo = false
        g_with_ext_clock_input = true
        g_reverse_dmtds = false
        g_divide_input_by_2 = false
        g_ref_clock_rate = 62500000
        g_ext_clock_rate = 10000000
        g_interface_mode = pipelined
        g_address_granularity = byte
    Summary:
	no macro.
Unit <xwr_softpll_ng> synthesized.

Synthesizing Unit <wr_softpll_ng>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd".
        g_tag_bits = 22
        g_num_ref_inputs = 1
        g_num_outputs = 1
        g_with_debug_fifo = false
        g_with_ext_clock_input = true
        g_reverse_dmtds = false
        g_divide_input_by_2 = false
        g_ref_clock_rate = 62500000
        g_ext_clock_rate = 10000000
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 332: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 355: Output port <freq_valid_o> of the instance <U_Meas_DMTD_Freq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 368: Output port <freq_valid_o> of the instance <U_Meas_REF_Freq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 381: Output port <freq_valid_o> of the instance <U_Meas_EXT_Freq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 397: Output port <resync_p_o> of the instance <gen_ref_dmtds[0].DMTD_REF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 397: Output port <resync_done_o> of the instance <gen_ref_dmtds[0].DMTD_REF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 397: Output port <dbg_dmtdout_o> of the instance <gen_ref_dmtds[0].DMTD_REF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 397: Output port <dbg_clk_d3_o> of the instance <gen_ref_dmtds[0].DMTD_REF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 429: Output port <resync_done_o> of the instance <gen_feedback_dmtds[0].DMTD_FB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 429: Output port <dbg_dmtdout_o> of the instance <gen_feedback_dmtds[0].DMTD_FB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 429: Output port <dbg_clk_d3_o> of the instance <gen_feedback_dmtds[0].DMTD_FB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 470: Output port <resync_p_o> of the instance <gen_with_ext_clock_input.U_DMTD_EXT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 470: Output port <resync_done_o> of the instance <gen_with_ext_clock_input.U_DMTD_EXT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_spll_value_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_host_wr_usedw_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <wb_stall_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_f_dmtd_valid_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_f_dmtd_valid_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_f_ref_valid_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_f_ref_valid_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_f_ext_valid_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_f_ext_valid_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dac_main_dac_sel_wr_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_spll_value_wr_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_spll_eos_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_spll_eos_wr_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_host_wr_full_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd" line 570: Output port <regs_o_dfr_host_wr_empty_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <regs_out_al_cin_i>.
    Found 1-bit register for signal <ocer_int>.
    Found 1-bit register for signal <rcer_int>.
    Found 3-bit register for signal <tags_req>.
    Found 3-bit register for signal <tags_grant>.
    Found 22-bit register for signal <tag_muxed>.
    Found 6-bit register for signal <tag_src_pre>.
    Found 6-bit register for signal <tag_src>.
    Found 1-bit register for signal <tag_valid_pre>.
    Found 1-bit register for signal <tag_valid>.
    Found 22-bit register for signal <tags_masked<0>>.
    Found 22-bit register for signal <tags_masked<1>>.
    Found 22-bit register for signal <tags_masked<2>>.
    Found 32-bit register for signal <regs_out_al_cref_i>.
    Found 3-bit adder for signal <tags_req[2]_GND_330_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <tags_req[2]_GND_330_o_add_19_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_330_o_GND_330_o_sub_15_OUT<2:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 174 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <wr_softpll_ng> synthesized.

Synthesizing Unit <gc_frequency_meter>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd".
        g_with_internal_timebase = false
        g_clk_sys_freq = 1
        g_counter_bits = 28
    Found 28-bit register for signal <freq_reg>.
    Found 28-bit register for signal <cntr_meas>.
    Found 28-bit adder for signal <cntr_meas[27]_GND_338_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_frequency_meter> synthesized.

Synthesizing Unit <gc_pulse_synchronizer>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd".
    Found 1-bit register for signal <ready>.
    Found 3-bit register for signal <d_out2in>.
    Found 3-bit register for signal <d_in2out>.
    Found 1-bit register for signal <out_ext>.
    Found 1-bit register for signal <in_ext>.
    Found 1-bit register for signal <d_p_d0>.
    Found 1-bit register for signal <q_p_o>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <gc_pulse_synchronizer> synthesized.

Synthesizing Unit <dmtd_with_deglitcher>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd".
        g_counter_bits = 22
        g_chipscope = false
        g_divide_input_by_2 = false
        g_reverse = false
    Set property "KEEP = TRUE" for signal <clk_in>.
    Set property "KEEP = TRUE" for signal <clk_i_d0>.
    Set property "KEEP = TRUE" for signal <clk_i_d1>.
    Set property "KEEP = TRUE" for signal <clk_i_d2>.
    Set property "KEEP = TRUE" for signal <clk_i_d3>.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 158: Output port <npulse_o> of the instance <U_Sync_Resync_Pulse> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 158: Output port <ppulse_o> of the instance <U_Sync_Resync_Pulse> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 167: Output port <d_ready_o> of the instance <U_Sync_Start_Pulse> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 176: Output port <npulse_o> of the instance <U_Sync_Resync_Done> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 176: Output port <ppulse_o> of the instance <U_Sync_Resync_Done> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 329: Output port <synced_o> of the instance <U_sync_tag_strobe> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd" line 329: Output port <npulse_o> of the instance <U_sync_tag_strobe> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_i_d1>.
    Found 1-bit register for signal <clk_i_d2>.
    Found 1-bit register for signal <clk_i_d3>.
    Found 16-bit register for signal <stab_cntr>.
    Found 2-bit register for signal <state>.
    Found 22-bit register for signal <free_cntr>.
    Found 6-bit register for signal <new_edge_sreg>.
    Found 22-bit register for signal <tag_int>.
    Found 22-bit register for signal <tag_o>.
    Found 1-bit register for signal <resync_p_o>.
    Found 1-bit register for signal <resync_done_dmtd>.
    Found 1-bit register for signal <clk_i_d0>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_dmtd_i (rising_edge)                       |
    | Reset              | rst_n_dmtdclk_i_resync_p_dmtd_OR_98_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_stable_0                                  |
    | Power Up State     | wait_stable_0                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <free_cntr[21]_GND_341_o_add_0_OUT> created at line 1241.
    Found 22-bit adder for signal <free_cntr[21]_GND_341_o_add_1_OUT> created at line 1241.
    Found 22-bit adder for signal <tag_int[21]_GND_341_o_add_11_OUT> created at line 1241.
    Found 16-bit adder for signal <stab_cntr[15]_GND_341_o_add_14_OUT> created at line 1241.
    Found 16-bit 3-to-1 multiplexer for signal <state[1]_X_44_o_wide_mux_21_OUT> created at line 259.
    Found 16-bit comparator equal for signal <stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o> created at line 286
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dmtd_with_deglitcher> synthesized.

Synthesizing Unit <gc_extend_pulse_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 3000
    Found 12-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 12-bit subtractor for signal <GND_342_o_GND_342_o_sub_2_OUT<11:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_2> synthesized.

Synthesizing Unit <spll_aligner>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd".
        g_counter_width = 28
        g_ref_clock_rate = 62500000
        g_in_clock_rate = 10000000
        g_sample_rate = 100
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd" line 152: Output port <d_ready_o> of the instance <U_sync_sampling> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ref_div_p>.
    Found 28-bit register for signal <cnt_ref_div>.
    Found 1-bit register for signal <pps_ext_d0>.
    Found 28-bit register for signal <cnt_in_bin>.
    Found 28-bit register for signal <cnt_in_gray>.
    Found 28-bit register for signal <cnt_in_gray_x>.
    Found 28-bit register for signal <cnt_in_gray_xd>.
    Found 28-bit register for signal <sample_cin_o>.
    Found 28-bit register for signal <sample_cref_o>.
    Found 1-bit register for signal <sample_valid_o>.
    Found 28-bit register for signal <cnt_ref_bin>.
    Found 28-bit adder for signal <cnt_ref_bin[27]_GND_352_o_add_1_OUT> created at line 1241.
    Found 28-bit adder for signal <cnt_ref_div[27]_GND_352_o_add_8_OUT> created at line 1241.
    Found 28-bit adder for signal <cnt_in_bin[27]_GND_352_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 227 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spll_aligner> synthesized.

Synthesizing Unit <gc_pulse_synchronizer2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd".
    Found 1-bit register for signal <ready>.
    Found 3-bit register for signal <d_out2in>.
    Found 3-bit register for signal <d_in2out>.
    Found 1-bit register for signal <in_ext>.
    Found 1-bit register for signal <d_p_d0>.
    Found 1-bit register for signal <out_ext>.
    Found 1-bit register for signal <q_p_o>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <gc_pulse_synchronizer2> synthesized.

Synthesizing Unit <spll_wb_slave>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd".
        g_with_debug_fifo = 0
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dfr_host_value_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dfr_host_seq_id_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dfr_host_wr_req_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" line 834: Output port <wr_usedw_o> of the instance <spll_trr_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" line 834: Output port <rd_usedw_o> of the instance <spll_trr_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" line 834: Output port <rd_full_o> of the instance <spll_trr_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd" line 859: Output port <irq_ack_o> of the instance <eic_irq_controller_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <spll_dfr_host_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spll_dfr_host_usedw_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spll_dfr_host_full_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spll_dfr_host_empty_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 8-bit register for signal <spll_occr_out_lock_int>.
    Found 16-bit register for signal <spll_deglitch_thr_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <spll_eccr_ext_en_int>.
    Found 1-bit register for signal <spll_eccr_ext_ref_pllrst_int>.
    Found 1-bit register for signal <regs_o_al_cr_valid_load_o>.
    Found 1-bit register for signal <regs_o_f_dmtd_valid_load_o>.
    Found 1-bit register for signal <regs_o_f_ref_valid_load_o>.
    Found 1-bit register for signal <regs_o_f_ext_valid_load_o>.
    Found 1-bit register for signal <regs_o_rcer_load_o>.
    Found 1-bit register for signal <regs_o_ocer_load_o>.
    Found 1-bit register for signal <regs_o_dac_hpll_wr_o>.
    Found 1-bit register for signal <regs_o_dac_main_value_wr_o>.
    Found 1-bit register for signal <regs_o_dac_main_dac_sel_wr_o>.
    Found 1-bit register for signal <regs_o_dfr_spll_value_wr_o>.
    Found 1-bit register for signal <regs_o_dfr_spll_eos_wr_o>.
    Found 1-bit register for signal <eic_idr_write_int>.
    Found 1-bit register for signal <eic_ier_write_int>.
    Found 1-bit register for signal <eic_isr_write_int>.
    Found 1-bit register for signal <spll_dfr_host_rdreq_int>.
    Found 1-bit register for signal <spll_trr_rdreq_int>.
    Found 1-bit register for signal <spll_dfr_host_rdreq_int_d0>.
    Found 1-bit register for signal <spll_trr_rdreq_int_d0>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <spll_wb_slave>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <spll_wb_slave> synthesized.

Synthesizing Unit <wbgen2_fifo_sync>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd".
        g_width = 32
        g_size = 32
        g_usedw_size = 5
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" line 111: Output port <almost_empty_o> of the instance <wrapped_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" line 111: Output port <almost_full_o> of the instance <wrapped_fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wbgen2_fifo_sync> synthesized.

Synthesizing Unit <generic_sync_fifo_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 32
        g_size = 32
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_1> synthesized.

Synthesizing Unit <inferred_sync_fifo_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 32
        g_size = 32
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 6-bit register for signal <usedw>.
    Found 5-bit register for signal <wr_ptr>.
    Found 5-bit adder for signal <wr_ptr[4]_GND_358_o_add_3_OUT> created at line 1241.
    Found 5-bit adder for signal <rd_ptr[4]_GND_358_o_add_5_OUT> created at line 1241.
    Found 6-bit adder for signal <usedw[5]_GND_358_o_add_14_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_358_o_GND_358_o_sub_1_OUT<4:0>> created at line 1308.
    Found 6-bit subtractor for signal <GND_358_o_GND_358_o_sub_16_OUT<5:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_1> synthesized.

Synthesizing Unit <generic_dpram_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 32
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_1> synthesized.

Synthesizing Unit <generic_dpram_sameclock_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 32
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <generic_dpram_sameclock_1> synthesized.

Synthesizing Unit <wbgen2_eic_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd".
        g_num_interrupts = 1
        g_irq00_mode = 3
        g_irq01_mode = 0
        g_irq02_mode = 0
        g_irq03_mode = 0
        g_irq04_mode = 0
        g_irq05_mode = 0
        g_irq06_mode = 0
        g_irq07_mode = 0
        g_irq08_mode = 0
        g_irq09_mode = 0
        g_irq0a_mode = 0
        g_irq0b_mode = 0
        g_irq0c_mode = 0
        g_irq0d_mode = 0
        g_irq0e_mode = 0
        g_irq0f_mode = 0
        g_irq10_mode = 0
        g_irq11_mode = 0
        g_irq12_mode = 0
        g_irq13_mode = 0
        g_irq14_mode = 0
        g_irq15_mode = 0
        g_irq16_mode = 0
        g_irq17_mode = 0
        g_irq18_mode = 0
        g_irq19_mode = 0
        g_irq1a_mode = 0
        g_irq1b_mode = 0
        g_irq1c_mode = 0
        g_irq1d_mode = 0
        g_irq1e_mode = 0
        g_irq1f_mode = 0
    Found 1-bit register for signal <irq_i_d1>.
    Found 1-bit register for signal <irq_pending>.
    Found 1-bit register for signal <irq_mask>.
    Found 1-bit register for signal <wb_irq_o>.
    Found 1-bit register for signal <irq_i_d0>.
    Found 1-bit register for signal <irq_i_d2>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <wbgen2_eic_1> synthesized.

Synthesizing Unit <xwr_endpoint>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/xwr_endpoint.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_simulation = false
        g_tx_force_gap_length = 0
        g_tx_runt_padding = true
        g_pcs_16bit = true
        g_records_for_phy = true
        g_rx_buffer_size = 1024
        g_with_rx_buffer = true
        g_with_flow_control = false
        g_with_timestamper = true
        g_with_dpi_classifier = true
        g_with_vlans = false
        g_with_rtu = false
        g_with_leds = true
        g_with_dmtd = false
        g_with_packet_injection = false
        g_use_new_rxcrc = true
        g_use_new_txcrc = false
        g_with_stop_traffic = false
WARNING:Xst:647 - Input <phy_rx_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rx_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rx_bitslide_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rx_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rx_k> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rx_bitslide> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_sfp_tx_fault_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_sfp_los_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rdy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ref_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_tx_disparity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_tx_enc_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rx_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rx_enc_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_ref_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_tx_disparity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_tx_enc_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rx_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rx_enc_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_sfp_tx_fault> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy8_i_sfp_los> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwr_endpoint> synthesized.

Synthesizing Unit <wr_endpoint>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_tx_force_gap_length = 0
        g_tx_runt_padding = true
        g_simulation = false
        g_pcs_16bit = true
        g_rx_buffer_size = 1024
        g_with_rx_buffer = true
        g_with_flow_control = false
        g_with_timestamper = true
        g_with_dpi_classifier = true
        g_with_vlans = false
        g_with_rtu = false
        g_with_leds = true
        g_with_dmtd = false
        g_with_packet_injection = false
        g_use_new_rxcrc = true
        g_use_new_txcrc = false
        g_with_stop_traffic = false
WARNING:Xst:647 - Input <gmii_rxd_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_dmtd_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_dmtd_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gmii_tx_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gmii_rx_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gmii_rx_er_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gmii_rx_dv_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rtu_almost_full_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stop_traffic_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_pclass> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_tclass> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_crc_err> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_ok> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_pfilter_drop> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_runt> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_giant> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_pause> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_pcs_err> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_buffer_overrun> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_rtu_overrun> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_path_timing_failure> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_tx_pause> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_tx_frame> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_frame> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 471: Output port <rmon_o_rx_drop_at_rtu_full> of the instance <U_PCS_1000BASEX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 541: Output port <dbg_o> of the instance <U_Tx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rtu_rq_o_hash> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_sync_lost> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_invalid_code> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_overrun> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_ok> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_buffer_overrun> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_rtu_overrun> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_path_timing_failure> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_tx_pause> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_tx_underrun> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_tx_frame> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 600: Output port <rmon_o_rx_frame> of the instance <U_Rx_Path> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 691: Output port <txts_timestamp_stb_o> of the instance <U_EP_TSU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <slave_o_dat> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <ma_adr_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <ma_dat_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <ma_sel_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <sl_err_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <sl_rty_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <sl_int_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <slave_o_ack> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <slave_o_err> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <slave_o_rty> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <slave_o_stall> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <slave_o_int> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <ma_cyc_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <ma_stb_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 729: Output port <ma_we_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 752: Output port <wb_stall_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 953: Output port <synced_o> of the instance <rmon_event_tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 953: Output port <npulse_o> of the instance <rmon_event_tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 964: Output port <synced_o> of the instance <rmon_event_rx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd" line 964: Output port <npulse_o> of the instance <rmon_event_rx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <regs_towb_ep_dsr_lact_i>.
    WARNING:Xst:2404 -  FFs/Latches <ep_ctrl<0:0>> (without init value) have a constant value of 1 in block <wr_endpoint>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <wr_endpoint> synthesized.

Synthesizing Unit <ep_1000basex_pcs>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd".
        g_simulation = false
        g_16bit = true
WARNING:Xst:647 - Input <mdio_addr_i<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 429: Output port <wb_stall_o> of the instance <U_MDIO_WB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 429: Output port <mdio_mcr_uni_en_o> of the instance <U_MDIO_WB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 573: Output port <synced_o> of the instance <U_sync_tx_underrun> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 573: Output port <npulse_o> of the instance <U_sync_tx_underrun> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 584: Output port <synced_o> of the instance <U_sync_rx_overrun> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 584: Output port <npulse_o> of the instance <U_sync_rx_overrun> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 595: Output port <synced_o> of the instance <U_sync_rx_inv_code> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 595: Output port <npulse_o> of the instance <U_sync_rx_inv_code> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 606: Output port <synced_o> of the instance <U_sync_rx_sync_lost> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd" line 606: Output port <npulse_o> of the instance <U_sync_rx_sync_lost> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mdio_ready_o>.
    Found 1-bit register for signal <mdio_msr_lstatus>.
    Found 1-bit register for signal <synced_d1>.
    Found 1-bit register for signal <wb_stb>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ep_1000basex_pcs> synthesized.

Synthesizing Unit <ep_tx_pcs_16bit>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd".
WARNING:Xst:647 - Input <pcs_fab_i_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcs_fab_i_has_rx_timestamp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcs_fab_i_rx_timestamp_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_tx_enc_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 175: Output port <npulse_o> of the instance <U_sync_pcs_busy_o> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 175: Output port <ppulse_o> of the instance <U_sync_pcs_busy_o> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 184: Output port <synced_o> of the instance <U_sync_pcs_error_o> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 184: Output port <npulse_o> of the instance <U_sync_pcs_error_o> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 193: Output port <npulse_o> of the instance <U_sync_an_tx_en> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 193: Output port <ppulse_o> of the instance <U_sync_an_tx_en> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 202: Output port <npulse_o> of the instance <U_sync_mcr_reset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 202: Output port <ppulse_o> of the instance <U_sync_mcr_reset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 213: Output port <npulse_o> of the instance <U_sync_power_down> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" line 213: Output port <ppulse_o> of the instance <U_sync_power_down> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_clear_n_d2>.
    Found 1-bit register for signal <fifo_clear_n_d3>.
    Found 1-bit register for signal <fifo_clear_n_d4>.
    Found 1-bit register for signal <fifo_ready>.
    Found 4-bit register for signal <tx_state>.
    Found 1-bit register for signal <timestamp_trigger_p_a_o>.
    Found 1-bit register for signal <fifo_rd>.
    Found 1-bit register for signal <tx_error>.
    Found 16-bit register for signal <tx_odata_reg>.
    Found 2-bit register for signal <tx_is_k>.
    Found 1-bit register for signal <tx_cr_alternate>.
    Found 1-bit register for signal <tx_catch_disparity>.
    Found 4-bit register for signal <tx_cntr>.
    Found 1-bit register for signal <rmon_tx_underrun>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <fifo_clear_n_d1>.
    Found finite state machine <FSM_3> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 26                                             |
    | Inputs             | 10                                             |
    | Outputs            | 40                                             |
    | Clock              | phy_tx_clk_i (rising_edge)                     |
    | Reset              | rst_n_tx_mdio_mcr_pdown_synced_OR_243_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | tx_comma_idle                                  |
    | Power Up State     | tx_comma_idle                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_403_o_GND_403_o_sub_25_OUT<3:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_tx_pcs_16bit> synthesized.

Synthesizing Unit <generic_async_fifo_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd".
        g_data_width = 18
        g_size = 128
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = true
        g_with_rd_almost_full = false
        g_with_rd_count = true
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = true
        g_with_wr_count = true
        g_almost_empty_threshold = 20
        g_almost_full_threshold = 100
    Summary:
	no macro.
Unit <generic_async_fifo_1> synthesized.

Synthesizing Unit <inferred_async_fifo_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd".
        g_data_width = 18
        g_size = 128
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = true
        g_with_rd_almost_full = false
        g_with_rd_count = true
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = true
        g_with_wr_count = true
        g_almost_empty_threshold = 20
        g_almost_full_threshold = 100
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 222: Output port <npulse_o> of the instance <U_Sync_Empty> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 222: Output port <ppulse_o> of the instance <U_Sync_Empty> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 231: Output port <npulse_o> of the instance <U_Sync_Full> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 231: Output port <ppulse_o> of the instance <U_Sync_Full> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 285: Output port <npulse_o> of the instance <U_Sync_AlmostFull> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 285: Output port <ppulse_o> of the instance <U_Sync_AlmostFull> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 311: Output port <npulse_o> of the instance <U_Sync_AlmostEmpty> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 311: Output port <ppulse_o> of the instance <U_Sync_AlmostEmpty> is unconnected or connected to loadless signal.
    Found 128x18-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <almost_empty_int>.
    Found 1-bit register for signal <empty_int>.
    Found 8-bit register for signal <wcb_bin>.
    Found 8-bit register for signal <wcb_gray>.
    Found 8-bit register for signal <rcb_bin>.
    Found 8-bit register for signal <rcb_gray>.
    Found 1-bit register for signal <full_int>.
    Found 1-bit register for signal <almost_full_int>.
    Found 8-bit register for signal <wr_count>.
    Found 8-bit register for signal <rd_count>.
    Found 18-bit register for signal <q_o>.
    Found 8-bit adder for signal <wcb_bin_next> created at line 1241.
    Found 8-bit adder for signal <rcb_bin_next> created at line 1241.
    Found 8-bit subtractor for signal <GND_405_o_GND_405_o_sub_21_OUT<7:0>> created at line 276.
    Found 8-bit subtractor for signal <GND_405_o_GND_405_o_sub_25_OUT<7:0>> created at line 302.
    Found 8-bit comparator equal for signal <wcb_gray_x[7]_rcb_gray[7]_equal_17_o> created at line 214
    Found 8-bit comparator equal for signal <rcb_gray_next[7]_wcb_gray_x[7]_equal_18_o> created at line 214
    Found 7-bit comparator equal for signal <rcb_bin_x[6]_wcb_bin[6]_equal_19_o> created at line 247
    Found 7-bit comparator equal for signal <rcb_bin_x[6]_wcb_bin_next[6]_equal_20_o> created at line 251
    Found 8-bit comparator lessequal for signal <n0100> created at line 277
    Found 8-bit comparator lessequal for signal <n0108> created at line 303
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <inferred_async_fifo_1> synthesized.

Synthesizing Unit <gc_sync_register>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd".
        g_width = 8
    Set property "shreg_extract = no" for signal <gc_sync_register_in>.
    Set property "KEEP = TRUE" for signal <gc_sync_register_in>.
    Set property "ASYNC_REG = TRUE" for signal <gc_sync_register_in>.
    Set property "shreg_extract = no" for signal <sync0>.
    Set property "KEEP = TRUE" for signal <sync0>.
    Set property "ASYNC_REG = TRUE" for signal <sync0>.
    Set property "shreg_extract = no" for signal <sync1>.
    Set property "KEEP = TRUE" for signal <sync1>.
    Set property "ASYNC_REG = TRUE" for signal <sync1>.
    Found 8-bit register for signal <sync0>.
    Found 8-bit register for signal <sync1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal gc_sync_register_in may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sync0 may hinder XST clustering optimizations.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <gc_sync_register> synthesized.

Synthesizing Unit <ep_rx_pcs_16bit>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd".
        g_simulation = false
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 217: Output port <npulse_o> of the instance <U_sync_pcs_busy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 217: Output port <ppulse_o> of the instance <U_sync_pcs_busy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 228: Output port <npulse_o> of the instance <U_sync_an_rx_enable> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 228: Output port <ppulse_o> of the instance <U_sync_an_rx_enable> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 239: Output port <npulse_o> of the instance <U_sync_mcr_reset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 239: Output port <ppulse_o> of the instance <U_sync_mcr_reset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 250: Output port <npulse_o> of the instance <U_sync_power_down> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 250: Output port <ppulse_o> of the instance <U_sync_power_down> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 280: Output port <ppulse_o> of the instance <U_sync_los> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 711: Output port <npulse_o> of the instance <U_sync_an_rx_ready> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 711: Output port <ppulse_o> of the instance <U_sync_an_rx_ready> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 722: Output port <npulse_o> of the instance <U_sync_an_idle_match> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" line 722: Output port <ppulse_o> of the instance <U_sync_an_idle_match> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pcs_fab_o_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <d_is_cal>.
    Found 1-bit register for signal <mdio_wr_spec_rx_cal_stat_o>.
    Found 16-bit register for signal <d_data>.
    Found 1-bit register for signal <d_is_idle>.
    Found 2-bit register for signal <d_is_k>.
    Found 1-bit register for signal <d_is_spd_preamble>.
    Found 1-bit register for signal <d_is_preamble_sfd>.
    Found 1-bit register for signal <d_is_preamble>.
    Found 1-bit register for signal <d_is_eof>.
    Found 1-bit register for signal <d_is_extend>.
    Found 1-bit register for signal <d_is_eof_extend>.
    Found 1-bit register for signal <d_is_lcr>.
    Found 1-bit register for signal <d_err>.
    Found 3-bit register for signal <rx_state>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <pcs_fab_o_sof>.
    Found 1-bit register for signal <pcs_fab_o_eof>.
    Found 1-bit register for signal <pcs_fab_o_error>.
    Found 1-bit register for signal <pcs_fab_o_dvalid>.
    Found 1-bit register for signal <pcs_fab_o_bytesel>.
    Found 1-bit register for signal <pcs_fab_o_has_rx_timestamp>.
    Found 16-bit register for signal <pcs_fab_o_data>.
    Found 1-bit register for signal <lcr_ready>.
    Found 16-bit register for signal <lcr_cur_val>.
    Found 16-bit register for signal <lcr_prev_val>.
    Found 2-bit register for signal <lcr_validity_cntr>.
    Found 2-bit register for signal <an_idle_cntr>.
    Found 1-bit register for signal <an_idle_match_int>.
    Found 1-bit register for signal <rmon_rx_overrun_p_int>.
    Found 1-bit register for signal <rmon_invalid_code_p_int>.
    Found 1-bit register for signal <timestamp_trigger_p_a_o>.
    Found 3-bit register for signal <timestamp_pending>.
    Found 3-bit register for signal <preamble_cntr>.
    Found 16-bit register for signal <lcr_final_val>.
    Found 17-bit register for signal <cal_pattern_cntr>.
    Found finite state machine <FSM_4> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 12                                             |
    | Outputs            | 8                                              |
    | Clock              | phy_rx_clk_i (rising_edge)                     |
    | Reset              | rst_n_rx_mdio_mcr_pdown_synced_OR_256_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | rx_noframe                                     |
    | Power Up State     | rx_noframe                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <cal_pattern_cntr[16]_GND_412_o_add_2_OUT> created at line 1241.
    Found 2-bit adder for signal <an_idle_cntr[1]_GND_412_o_add_45_OUT> created at line 1241.
    Found 2-bit adder for signal <lcr_validity_cntr[1]_GND_412_o_add_55_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_412_o_GND_412_o_sub_73_OUT<2:0>> created at line 1308.
    Found 1-bit 5-to-1 multiplexer for signal <rx_state[2]_X_66_o_Mux_106_o> created at line 471.
    Found 16-bit comparator equal for signal <lcr_prev_val[15]_lcr_cur_val[15]_equal_54_o> created at line 566
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  68 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_rx_pcs_16bit> synthesized.

Synthesizing Unit <ep_sync_detect_16bit>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_sync_detect_16bit.vhd".
    Found 1-bit register for signal <synced_o>.
    Found 3-bit register for signal <good_cgs>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 51                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | rbclk_i (rising_edge)                          |
    | Reset              | rst_n_i_INV_452_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | loss_of_sync                                   |
    | Power Up State     | loss_of_sync                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <good_cgs[2]_GND_413_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_sync_detect_16bit> synthesized.

Synthesizing Unit <gc_extend_pulse_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 3
    Found 2-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 2-bit subtractor for signal <GND_414_o_GND_414_o_sub_2_OUT<1:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_3> synthesized.

Synthesizing Unit <ep_pcs_tbi_mdio_wb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 2-bit register for signal <mdio_advertise_pause_int>.
    Found 2-bit register for signal <mdio_advertise_rfault_int>.
    Found 3-bit register for signal <mdio_ectrl_lpbck_vec_int>.
    Found 3-bit register for signal <mdio_ectrl_tx_prbs_sel_int>.
    Found 5-bit register for signal <mdio_wr_spec_bslide_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <mdio_mcr_uni_en_int>.
    Found 1-bit register for signal <mdio_mcr_anrestart_int>.
    Found 1-bit register for signal <mdio_mcr_pdown_int>.
    Found 1-bit register for signal <mdio_mcr_anenable_int>.
    Found 1-bit register for signal <mdio_mcr_loopback_int>.
    Found 1-bit register for signal <mdio_mcr_reset_int>.
    Found 1-bit register for signal <lstat_read_notify_o>.
    Found 1-bit register for signal <mdio_wr_spec_tx_cal_int>.
    Found 1-bit register for signal <mdio_wr_spec_cal_crst_int>.
    Found 1-bit register for signal <mdio_wr_spec_cal_crst_int_delay>.
    Found 1-bit register for signal <mdio_wr_spec_bslide_lwb>.
    Found 1-bit register for signal <mdio_wr_spec_bslide_lwb_delay>.
    Found 1-bit register for signal <mdio_wr_spec_bslide_lwb_in_progress>.
    Found 1-bit register for signal <mdio_ectrl_sfp_tx_disable_int>.
    Found 1-bit register for signal <mdio_mcr_anrestart_dly0>.
    Found 1-bit register for signal <mdio_mcr_anrestart_o>.
    Found 1-bit register for signal <mdio_mcr_reset_dly0>.
    Found 1-bit register for signal <mdio_mcr_reset_o>.
    Found 1-bit register for signal <mdio_wr_spec_tx_cal_o>.
    Found 1-bit register for signal <mdio_wr_spec_tx_cal_sync0>.
    Found 1-bit register for signal <mdio_wr_spec_tx_cal_sync1>.
    Found 1-bit register for signal <mdio_wr_spec_rx_cal_stat_sync0>.
    Found 1-bit register for signal <mdio_wr_spec_rx_cal_stat_sync1>.
    Found 1-bit register for signal <mdio_wr_spec_cal_crst_o>.
    Found 1-bit register for signal <mdio_wr_spec_cal_crst_sync0>.
    Found 1-bit register for signal <mdio_wr_spec_cal_crst_sync1>.
    Found 1-bit register for signal <mdio_wr_spec_cal_crst_sync2>.
    Found 1-bit register for signal <mdio_wr_spec_bslide_lwb_s0>.
    Found 1-bit register for signal <mdio_wr_spec_bslide_lwb_s1>.
    Found 1-bit register for signal <mdio_wr_spec_bslide_lwb_s2>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <ep_pcs_tbi_mdio_wb>.
    Summary:
	inferred  87 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <ep_pcs_tbi_mdio_wb> synthesized.

Synthesizing Unit <ep_autonegotiation>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd".
        g_simulation = false
WARNING:Xst:647 - Input <pcs_los_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <an_enable_d0>.
    Found 1-bit register for signal <an_enable_changed>.
    Found 1-bit register for signal <link_timer_restart>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <pcs_link_ok_o>.
    Found 1-bit register for signal <an_tx_en_o>.
    Found 16-bit register for signal <an_tx_val_o>.
    Found 1-bit register for signal <mdio_lpa_lpack_o>.
    Found 1-bit register for signal <mdio_msr_anegcomplete_o>.
    Found 1-bit register for signal <mdio_lpa_npage_o>.
    Found 2-bit register for signal <mdio_lpa_rfault_o>.
    Found 2-bit register for signal <mdio_lpa_pause_o>.
    Found 1-bit register for signal <mdio_lpa_half_o>.
    Found 1-bit register for signal <mdio_lpa_full_o>.
    Found 21-bit register for signal <link_timer>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 41                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_522_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | an_enable                                      |
    | Power Up State     | an_enable                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit adder for signal <link_timer[20]_GND_416_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_autonegotiation> synthesized.

Synthesizing Unit <ep_tx_path>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd".
        g_with_vlans = false
        g_with_timestamper = true
        g_with_packet_injection = false
        g_with_inj_ctrl = true
        g_force_gap_length = 0
        g_runt_padding = true
        g_use_new_crc = false
WARNING:Xst:647 - Input <inject_user_value_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ep_tx_path> synthesized.

Synthesizing Unit <ep_tx_header_processor>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd".
        g_with_packet_injection = false
        g_with_timestamper = true
        g_force_gap_length = 0
        g_runt_padding = true
WARNING:Xst:647 - Input <wb_snk_i_sel<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_hpap_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_mru_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_prio_val_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_pvid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_thr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_quanta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_asr_phyad_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_flow_enable_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rst_cnt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_txts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_rxts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_cs_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_rx_cal_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_runt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_giant_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_hp_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_keep_crc_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_fix_prio_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_enable_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_rw_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sof_reg>.
    Found 1-bit register for signal <stored_status_has_smac>.
    Found 2-bit register for signal <oob_state>.
    Found 1-bit register for signal <oob_valid>.
    Found 4-bit register for signal <oob_oob_type>.
    Found 16-bit register for signal <oob_frame_id>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <src_fab_o_sof>.
    Found 1-bit register for signal <src_fab_o_eof>.
    Found 1-bit register for signal <src_fab_o_error>.
    Found 1-bit register for signal <src_fab_o_dvalid>.
    Found 1-bit register for signal <src_fab_o_bytesel>.
    Found 1-bit register for signal <src_fab_o_has_rx_timestamp>.
    Found 1-bit register for signal <src_fab_o_rx_timestamp_valid>.
    Found 16-bit register for signal <src_fab_o_data>.
    Found 2-bit register for signal <src_fab_o_addr>.
    Found 1-bit register for signal <wb_snk_o_err>.
    Found 1-bit register for signal <wb_snk_o_rty>.
    Found 1-bit register for signal <tx_pause_mode>.
    Found 1-bit register for signal <fc_pause_ready_o>.
    Found 1-bit register for signal <txtsu_stb_o>.
    Found 1-bit register for signal <bitsel_d>.
    Found 1-bit register for signal <to_be_untagged>.
    Found 14-bit register for signal <counter>.
    Found 1-bit register for signal <txtsu_ts_incorrect_o>.
    Found 32-bit register for signal <txtsu_ts_value_o>.
    Found 5-bit register for signal <txtsu_port_id_o>.
    Found 16-bit register for signal <txtsu_fid_o>.
    Found 1-bit register for signal <wb_snk_o_ack>.
    Found 1-bit register for signal <ep_ctrl>.
    Found 1-bit register for signal <snk_cyc_d0>.
    Found finite state machine <FSM_7> for signal <oob_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_GND_420_o_OR_305_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | oob_1                                          |
    | Power Up State     | oob_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State txf_delayed_sof is never reached in FSM <state>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 47                                             |
    | Inputs             | 23                                             |
    | Outputs            | 14                                             |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_556_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | txf_idle                                       |
    | Power Up State     | txf_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <counter[13]_GND_420_o_add_52_OUT> created at line 1241.
    Found 14-bit comparator greater for signal <counter[13]_GND_420_o_LessThan_6_o> created at line 263
    Found 14-bit comparator greater for signal <counter[13]_GND_420_o_LessThan_7_o> created at line 264
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 125 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ep_tx_header_processor> synthesized.

Synthesizing Unit <ep_tx_crc_inserter>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd".
        g_use_new_crc = false
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd" line 104: Output port <match_o> of the instance <gen_old_crc.U_tx_crc_generator> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <odd_length>.
    Found 8-bit register for signal <stored_msb>.
    Found 1-bit register for signal <src_dreq_d0>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_snk_fab_i_error_OR_313_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_tx_crc_inserter> synthesized.

Synthesizing Unit <gc_crc_gen>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd".
        g_polynomial = "00000100110000010001110110110111"
        g_init_value = "11111111111111111111111111111111"
        g_residue = "00111000111110110010001010000100"
        g_data_width = 16
        g_half_width = 8
        g_sync_reset = 1
        g_dual_width = 1
        g_registered_match_output = false
        g_registered_crc_output = true
    Found 32-bit register for signal <crc_cur>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_crc_gen> synthesized.

Synthesizing Unit <ep_rx_path>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd".
        g_with_vlans = false
        g_with_dpi_classifier = true
        g_with_rtu = false
        g_with_rx_buffer = true
        g_with_early_match = false
        g_rx_buffer_size = 1024
        g_use_new_crc = true
WARNING:Xst:647 - Input <pcs_busy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd" line 253: Output port <npulse_o> of the instance <gen_with_match_buff.U_Sync_Rst_match_buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd" line 253: Output port <ppulse_o> of the instance <gen_with_match_buff.U_Sync_Rst_match_buff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd" line 260: Output port <almost_full_o> of the instance <gen_with_match_buff.U_match_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <src_wb_cyc_d0>.
    Found 1-bit register for signal <mbuf_we>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ep_rx_path> synthesized.

Synthesizing Unit <ep_packet_filter>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd".
WARNING:Xst:647 - Input <regs_i_ecr_portid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_hpap_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_mru_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_qmode_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_prio_val_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_pvid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_thr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_quanta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mach_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_macl_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_asr_phyad_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rst_cnt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_tx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_txts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_rxts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_cs_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_rx_cal_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_runt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_giant_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_hp_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_keep_crc_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_fix_prio_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_rw_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" line 170: Output port <npulse_o> of the instance <U_sync_pfcr0_enable> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" line 170: Output port <ppulse_o> of the instance <U_sync_pfcr0_enable> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" line 194: Output port <qb_o> of the instance <U_microcode_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" line 216: Output port <qa_o> of the instance <U_backlog_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd" line 363: Output port <d_ready_o> of the instance <U_Sync_Done> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <pc>.
    Found 1-bit register for signal <stage1>.
    Found 1-bit register for signal <stage2>.
    Found 36-bit register for signal <ir>.
    Found 1-bit register for signal <stage3>.
    Found 36-bit register for signal <ir_d>.
    Found 1-bit register for signal <result_cmp>.
    Found 32-bit register for signal <regs>.
    Found 1-bit register for signal <done_int>.
    Found 1-bit register for signal <drop_o>.
    Found 8-bit register for signal <pclass_o>.
    Found 12-bit register for signal <r_pfcr1_mm_data_lsb>.
    Found 6-bit adder for signal <pc[5]_GND_427_o_add_13_OUT> created at line 1241.
    Found 16x16-bit Read Only RAM for signal <insn_cmp_mask[3]_PWR_153_o_wide_mux_19_OUT>
    Found 1-bit 32-to-1 multiplexer for signal <insn_d_ra[4]_regs[31]_Mux_41_o> created at line 138.
    Found 1-bit 32-to-1 multiplexer for signal <insn_d_rd[4]_regs[31]_Mux_42_o> created at line 138.
    Found 1-bit 32-to-1 multiplexer for signal <insn_d_rb[4]_regs[31]_Mux_43_o> created at line 138.
    Found 1-bit 32-to-1 multiplexer for signal <rc> created at line 138.
    Found 1-bit 8-to-1 multiplexer for signal <result1> created at line 120.
    Found 1-bit 8-to-1 multiplexer for signal <result2> created at line 120.
    Found 16-bit comparator equal for signal <insn_cmp_value[15]_pmem_rdata[15]_equal_23_o> created at line 305
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <ep_packet_filter> synthesized.

Synthesizing Unit <generic_dpram_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 36
        g_size = 64
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = true
        g_fail_if_file_not_found = true
    Summary:
	no macro.
Unit <generic_dpram_2> synthesized.

Synthesizing Unit <generic_dpram_dualclock>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd".
        g_data_width = 36
        g_size = 64
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <qb_o>.
    Found 36-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <generic_dpram_dualclock> synthesized.

Synthesizing Unit <generic_dpram_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 16
        g_size = 64
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_3> synthesized.

Synthesizing Unit <generic_dpram_sameclock_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 16
        g_size = 64
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <qb_o>.
    Found 16-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <generic_dpram_sameclock_2> synthesized.

Synthesizing Unit <generic_shiftreg_fifo>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd".
        g_data_width = 11
        g_size = 16
    Found 4-bit register for signal <pointer>.
    Found 1-bit register for signal <empty>.
    Found 4-bit adder for signal <pointer[3]_GND_493_o_add_1_OUT> created at line 150.
    Found 4-bit subtractor for signal <GND_493_o_GND_493_o_sub_3_OUT<3:0>> created at line 152.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_shiftreg_fifo> synthesized.

Synthesizing Unit <gc_shiftreg>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd".
        g_size = 16
    Summary:
	no macro.
Unit <gc_shiftreg> synthesized.

Synthesizing Unit <ep_clock_alignment_fifo>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd".
        g_size = 128
        g_almostfull_threshold = 112
WARNING:Xst:647 - Input <fab_i_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pass_threshold_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <wr_count_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <rd_count_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <wr_empty_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <wr_almost_empty_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <rd_full_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <rd_almost_empty_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" line 87: Output port <rd_almost_full_o> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <valid_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ep_clock_alignment_fifo> synthesized.

Synthesizing Unit <generic_async_fifo_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd".
        g_data_width = 18
        g_size = 128
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = true
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 112
    Summary:
	no macro.
Unit <generic_async_fifo_2> synthesized.

Synthesizing Unit <inferred_async_fifo_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd".
        g_data_width = 18
        g_size = 128
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = true
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 112
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 222: Output port <npulse_o> of the instance <U_Sync_Empty> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 222: Output port <ppulse_o> of the instance <U_Sync_Empty> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 231: Output port <npulse_o> of the instance <U_Sync_Full> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 231: Output port <ppulse_o> of the instance <U_Sync_Full> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 285: Output port <npulse_o> of the instance <U_Sync_AlmostFull> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 285: Output port <ppulse_o> of the instance <U_Sync_AlmostFull> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 311: Output port <npulse_o> of the instance <U_Sync_AlmostEmpty> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" line 311: Output port <ppulse_o> of the instance <U_Sync_AlmostEmpty> is unconnected or connected to loadless signal.
    Found 128x18-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <almost_empty_int>.
    Found 1-bit register for signal <empty_int>.
    Found 8-bit register for signal <wcb_bin>.
    Found 8-bit register for signal <wcb_gray>.
    Found 8-bit register for signal <rcb_bin>.
    Found 8-bit register for signal <rcb_gray>.
    Found 1-bit register for signal <full_int>.
    Found 1-bit register for signal <almost_full_int>.
    Found 8-bit register for signal <wr_count>.
    Found 8-bit register for signal <rd_count>.
    Found 18-bit register for signal <q_o>.
    Found 8-bit adder for signal <wcb_bin_next> created at line 1241.
    Found 8-bit adder for signal <rcb_bin_next> created at line 1241.
    Found 8-bit subtractor for signal <GND_497_o_GND_497_o_sub_21_OUT<7:0>> created at line 276.
    Found 8-bit subtractor for signal <GND_497_o_GND_497_o_sub_25_OUT<7:0>> created at line 302.
    Found 8-bit comparator equal for signal <wcb_gray_x[7]_rcb_gray[7]_equal_17_o> created at line 214
    Found 8-bit comparator equal for signal <rcb_gray_next[7]_wcb_gray_x[7]_equal_18_o> created at line 214
    Found 7-bit comparator equal for signal <rcb_bin_x[6]_wcb_bin[6]_equal_19_o> created at line 247
    Found 7-bit comparator equal for signal <rcb_bin_x[6]_wcb_bin_next[6]_equal_20_o> created at line 251
    Found 8-bit comparator lessequal for signal <n0100> created at line 277
    Found 8-bit comparator lessequal for signal <n0108> created at line 303
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <inferred_async_fifo_2> synthesized.

Synthesizing Unit <ep_rx_oob_insert>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_oob_insert.vhd".
WARNING:Xst:647 - Input <snk_fab_i_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_hpap_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_mru_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_qmode_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_prio_val_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_pvid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_thr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_quanta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mach_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_macl_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_asr_phyad_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rst_cnt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_tx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_txts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_rxts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_cs_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_rx_cal_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_runt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_giant_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_hp_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_keep_crc_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_fix_prio_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_enable_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_rw_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ep_rx_oob_insert> synthesized.

Synthesizing Unit <ep_rx_crc_size_check>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_crc_size_check.vhd".
        g_use_new_crc = true
WARNING:Xst:647 - Input <regs_i_ecr_portid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_hpap_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_qmode_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_prio_val_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_pvid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_thr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_quanta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mach_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_macl_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_asr_phyad_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rst_cnt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_tx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_txts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_rxts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_cs_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_rx_cal_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_hp_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_keep_crc_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_fix_prio_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_enable_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_rw_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <crc_last_is_odd>.
    Found 14-bit register for signal <byte_cntr>.
    Found 1-bit register for signal <is_runt>.
    Found 1-bit register for signal <is_giant>.
    Found 1-bit register for signal <q_purge>.
    Found 1-bit register for signal <q_bytesel>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <rmon_pcs_err_o>.
    Found 1-bit register for signal <rmon_giant_o>.
    Found 1-bit register for signal <rmon_runt_o>.
    Found 1-bit register for signal <rmon_crc_err_o>.
    Found 1-bit register for signal <src_fab_o_sof>.
    Found 1-bit register for signal <src_fab_o_error>.
    Found 18-bit register for signal <q_data<0>>.
    Found 18-bit register for signal <q_data<1>>.
    Found 1-bit register for signal <valid_mask>.
    Found 2-bit register for signal <q_valid>.
    Found 32-bit register for signal <crc_cur>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_regs_i_ecr_rx_en_o_OR_344_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | st_wait_frame                                  |
    | Power Up State     | st_wait_frame                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <byte_cntr[13]_GND_508_o_add_9_OUT> created at line 1241.
    Found 14-bit adder for signal <byte_cntr[13]_GND_508_o_add_10_OUT> created at line 1241.
    Found 14-bit comparator greater for signal <regs_i_rfcr_mru_o[13]_byte_cntr[13]_LessThan_15_o> created at line 237
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_rx_crc_size_check> synthesized.

Synthesizing Unit <ep_rtu_header_extract>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rtu_header_extract.vhd".
        g_with_rtu = false
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mbuf_is_pause_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vlan_tag_done_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rtu_full_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rxbuf_full_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ep_rtu_header_extract> synthesized.

Synthesizing Unit <ep_rx_buffer>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd".
        g_size = 1024
        g_with_fc = false
WARNING:Xst:647 - Input <regs_i_ecr_portid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_hpap_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_mru_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_qmode_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_prio_val_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_pvid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_thr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_quanta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mach_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_macl_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_asr_phyad_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snk_fab_i_has_rx_timestamp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snk_fab_i_rx_timestamp_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rst_cnt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_tx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_txts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_en_rxts_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_cs_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tscr_rx_cal_start_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_runt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_giant_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_hp_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_keep_crc_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_fix_prio_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_enable_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_rw_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd" line 256: Output port <count_o> of the instance <BUF_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd" line 256: Output port <full_o> of the instance <BUF_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <state>.
    Found 2-bit register for signal <in_prev_addr>.
    Found 1-bit register for signal <dropped_o>.
    Found 1-bit register for signal <q_out_valid>.
    Found 2-bit register for signal <out_cur_addr>.
    Found 1-bit register for signal <q_drop>.
    Found finite state machine <FSM_11> for signal <out_cur_addr>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit comparator not equal for signal <n0031> created at line 100
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_rx_buffer> synthesized.

Synthesizing Unit <generic_sync_fifo_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 18
        g_size = 1024
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = true
        g_with_almost_full = true
        g_with_count = false
        g_almost_empty_threshold = 896
        g_almost_full_threshold = 1021
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_2> synthesized.

Synthesizing Unit <inferred_sync_fifo_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 18
        g_size = 1024
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = true
        g_with_almost_full = true
        g_with_count = false
        g_almost_empty_threshold = 896
        g_almost_full_threshold = 1021
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 11-bit register for signal <usedw>.
    Found 1-bit register for signal <almost_full_o>.
    Found 1-bit register for signal <almost_empty_o>.
    Found 10-bit register for signal <wr_ptr>.
    Found 10-bit adder for signal <wr_ptr[9]_GND_512_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <rd_ptr[9]_GND_512_o_add_5_OUT> created at line 1241.
    Found 11-bit adder for signal <usedw[10]_GND_512_o_add_14_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_512_o_GND_512_o_sub_1_OUT<9:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_512_o_GND_512_o_sub_16_OUT<10:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_2> synthesized.

Synthesizing Unit <generic_dpram_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 18
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_4> synthesized.

Synthesizing Unit <generic_dpram_sameclock_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 18
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x18-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 18-bit register for signal <qb_o>.
    Found 18-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  36 D-type flip-flop(s).
Unit <generic_dpram_sameclock_3> synthesized.

Synthesizing Unit <ep_rx_status_reg_insert>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_status_reg_insert.vhd".
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <dreq_mask>.
    Found 1-bit register for signal <sreg_is_hp>.
    Found 1-bit register for signal <sreg_has_smac>.
    Found 1-bit register for signal <sreg_has_crc>.
    Found 1-bit register for signal <sreg_error>.
    Found 8-bit register for signal <sreg_match_class>.
    Found 1-bit register for signal <rmon_pfilter_drop_o>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1070_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_frame                                     |
    | Power Up State     | wait_frame                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_96_o_Mux_13_o> created at line 111.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_rx_status_reg_insert> synthesized.

Synthesizing Unit <ep_rx_wb_master_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd".
        g_ignore_ack = true
        g_cyc_on_stall = false
WARNING:Xst:647 - Input <snk_fab_i_has_rx_timestamp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snk_fab_i_rx_timestamp_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_wb_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_wb_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'stat_match_class', unconnected in block 'ep_rx_wb_master_1', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'stat_is_hp', unconnected in block 'ep_rx_wb_master_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'stat_has_smac', unconnected in block 'ep_rx_wb_master_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'stat_has_crc', unconnected in block 'ep_rx_wb_master_1', is tied to its initial value (0).
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <src_out_int_adr>.
    Found 16-bit register for signal <src_out_int_dat>.
    Found 1-bit register for signal <src_out_int_cyc>.
    Found 1-bit register for signal <src_out_int_stb>.
    Found 2-bit register for signal <src_out_int_sel>.
    Found 1-bit register for signal <sof_reg>.
    Found 2-bit register for signal <tmp_adr>.
    Found 16-bit register for signal <tmp_dat>.
    Found 1-bit register for signal <tmp_sel>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1086_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_rx_wb_master_1> synthesized.

Synthesizing Unit <ep_timestamping_unit>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd".
        g_timestamp_bits_r = 28
        g_timestamp_bits_f = 4
        g_ref_clock_rate = 62500000
WARNING:Xst:647 - Input <regs_i_ecr_portid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_hpap_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_mru_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_qmode_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_prio_val_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_pvid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_thr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_tx_quanta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mach_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_macl_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_addr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_asr_phyad_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rst_cnt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_tx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_ecr_rx_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_runt_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_giant_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_a_hp_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_rfcr_keep_crc_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr0_fix_prio_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_offset_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_vcr1_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_addr_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_write_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_enable_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr0_mm_data_msb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_pfcr1_mm_data_lsb_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_tcar_pcp_map_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_rxpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_fcr_txpause_802_1q_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_data_wr_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_mdio_cr_rw_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dsr_lact_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_en_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmcr_n_avg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_dmsr_ps_rdy_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_ifg_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_sel_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_conf_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_id_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_mode_valid_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regs_i_inj_ctrl_pic_ena_load_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 194: Output port <overflow_o> of the instance <U_counter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 263: Output port <synced_o> of the instance <sync_ffs_tx_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 263: Output port <npulse_o> of the instance <sync_ffs_tx_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 276: Output port <synced_o> of the instance <sync_ffs_rx_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 276: Output port <npulse_o> of the instance <sync_ffs_rx_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 288: Output port <synced_o> of the instance <sync_ffs_tx_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 288: Output port <npulse_o> of the instance <sync_ffs_tx_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 299: Output port <synced_o> of the instance <sync_ffs_rx_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 299: Output port <npulse_o> of the instance <sync_ffs_rx_f> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 363: Output port <synced_o> of the instance <tx_done_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 363: Output port <ppulse_o> of the instance <tx_done_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 375: Output port <synced_o> of the instance <rx_done_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd" line 375: Output port <ppulse_o> of the instance <rx_done_gen> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_cal_pulse_a>.
    Found 1-bit register for signal <rx_trigger_mask>.
    Found 1-bit register for signal <regs_o_tscr_rx_cal_result>.
    Found 28-bit register for signal <cntr_rx_r>.
    Found 28-bit register for signal <cntr_tx_r>.
    Found 5-bit register for signal <rx_sync_delay>.
    Found 5-bit register for signal <tx_sync_delay>.
    Found 1-bit register for signal <valid_rx>.
    Found 1-bit register for signal <valid_tx>.
    Found 4-bit register for signal <cntr_rx_f>.
    Found 4-bit register for signal <cntr_tx_f>.
    Found 1-bit register for signal <rxts_timestamp_stb_o>.
    Found 32-bit register for signal <rxts_timestamp_o>.
    Found 1-bit register for signal <rxts_timestamp_valid_o>.
    Found 32-bit register for signal <txts_timestamp_o>.
    Found 1-bit register for signal <txts_timestamp_stb_o>.
    Found 1-bit register for signal <txts_timestamp_valid_o>.
    Found 6-bit register for signal <cal_count>.
    Found 6-bit adder for signal <cal_count[5]_GND_537_o_add_8_OUT> created at line 1241.
    Found 4-bit comparator not equal for signal <n0010> created at line 239
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ep_timestamping_unit> synthesized.

Synthesizing Unit <ep_ts_counter>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_ts_counter.vhd".
        g_num_bits_r = 28
        g_num_bits_f = 4
        g_init_value = 0
        g_max_value = 62499999
WARNING:Xst:647 - Input <sync_start_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <overflow_o>.
    Found 4-bit register for signal <cntr_f>.
    Found 28-bit register for signal <cntr_r>.
    Found 28-bit adder for signal <cntr_r[27]_GND_538_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ep_ts_counter> synthesized.

Synthesizing Unit <gc_sync_ffs_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd".
        g_sync_edge = "negative"
    Set property "shreg_extract = no" for signal <sync0>.
    Set property "KEEP = TRUE" for signal <sync0>.
    Set property "ASYNC_REG = TRUE" for signal <sync0>.
    Set property "shreg_extract = no" for signal <sync1>.
    Set property "KEEP = TRUE" for signal <sync1>.
    Set property "ASYNC_REG = TRUE" for signal <sync1>.
    Set property "shreg_extract = no" for signal <sync2>.
    Set property "ASYNC_REG = TRUE" for signal <sync2>.
    Found 1-bit register for signal <sync1>.
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <synced_o>.
    Found 1-bit register for signal <npulse_o>.
    Found 1-bit register for signal <ppulse_o>.
    Found 1-bit register for signal <sync0>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <gc_sync_ffs_2> synthesized.

Synthesizing Unit <ep_wishbone_controller>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_wishbone_controller.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <rddata_reg>.
    Found 32-bit register for signal <ep_macl_int>.
    Found 5-bit register for signal <ep_ecr_portid_int>.
    Found 8-bit register for signal <ep_rfcr_hpap_int>.
    Found 8-bit register for signal <ep_fcr_tx_thr_int>.
    Found 8-bit register for signal <ep_mdio_cr_addr_int>.
    Found 8-bit register for signal <ep_mdio_asr_phyad_int>.
    Found 8-bit register for signal <ack_sreg>.
    Found 14-bit register for signal <ep_rfcr_mru_int>.
    Found 2-bit register for signal <ep_vcr0_qmode_int>.
    Found 3-bit register for signal <ep_vcr0_prio_val_int>.
    Found 12-bit register for signal <ep_vcr0_pvid_int>.
    Found 16-bit register for signal <ep_fcr_tx_quanta_int>.
    Found 16-bit register for signal <ep_mach_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <ep_ecr_rst_cnt_int>.
    Found 1-bit register for signal <ep_ecr_tx_en_int>.
    Found 1-bit register for signal <ep_ecr_rx_en_int>.
    Found 1-bit register for signal <ep_tscr_en_txts_int>.
    Found 1-bit register for signal <ep_tscr_en_rxts_int>.
    Found 1-bit register for signal <ep_tscr_cs_start_int>.
    Found 1-bit register for signal <ep_tscr_cs_start_int_delay>.
    Found 1-bit register for signal <ep_tscr_rx_cal_start_int>.
    Found 1-bit register for signal <ep_tscr_rx_cal_start_int_delay>.
    Found 1-bit register for signal <ep_rfcr_a_runt_int>.
    Found 1-bit register for signal <ep_rfcr_a_giant_int>.
    Found 1-bit register for signal <ep_rfcr_a_hp_int>.
    Found 1-bit register for signal <ep_rfcr_keep_crc_int>.
    Found 1-bit register for signal <ep_vcr0_fix_prio_int>.
    Found 1-bit register for signal <regs_o_vcr1_offset_wr_o>.
    Found 1-bit register for signal <regs_o_vcr1_data_wr_o>.
    Found 1-bit register for signal <regs_o_pfcr0_mm_addr_wr_o>.
    Found 1-bit register for signal <regs_o_pfcr0_mm_write_wr_o>.
    Found 1-bit register for signal <regs_o_pfcr0_mm_data_msb_wr_o>.
    Found 1-bit register for signal <regs_o_pfcr1_mm_data_lsb_wr_o>.
    Found 1-bit register for signal <regs_o_tcar_pcp_map_load_o>.
    Found 1-bit register for signal <regs_o_mdio_cr_data_wr_o>.
    Found 1-bit register for signal <regs_o_dsr_lact_load_o>.
    Found 1-bit register for signal <regs_o_dmcr_en_load_o>.
    Found 1-bit register for signal <regs_o_dmcr_n_avg_load_o>.
    Found 1-bit register for signal <regs_o_dmsr_ps_rdy_load_o>.
    Found 1-bit register for signal <regs_o_inj_ctrl_pic_conf_ifg_load_o>.
    Found 1-bit register for signal <regs_o_inj_ctrl_pic_conf_sel_load_o>.
    Found 1-bit register for signal <regs_o_inj_ctrl_pic_conf_valid_load_o>.
    Found 1-bit register for signal <regs_o_inj_ctrl_pic_mode_id_load_o>.
    Found 1-bit register for signal <regs_o_inj_ctrl_pic_mode_valid_load_o>.
    Found 1-bit register for signal <regs_o_inj_ctrl_pic_ena_load_o>.
    Found 1-bit register for signal <ep_pfcr0_enable_int>.
    Found 1-bit register for signal <ep_fcr_rxpause_int>.
    Found 1-bit register for signal <ep_fcr_txpause_int>.
    Found 1-bit register for signal <ep_fcr_rxpause_802_1q_int>.
    Found 1-bit register for signal <ep_fcr_txpause_802_1q_int>.
    Found 1-bit register for signal <ep_mdio_cr_rw_int>.
    Found 1-bit register for signal <ep_ecr_rst_cnt_dly0>.
    Found 1-bit register for signal <regs_o_ecr_rst_cnt_o>.
    Found 1-bit register for signal <regs_o_tscr_cs_start_o>.
    Found 1-bit register for signal <ep_tscr_cs_start_sync0>.
    Found 1-bit register for signal <ep_tscr_cs_start_sync1>.
    Found 1-bit register for signal <ep_tscr_cs_start_sync2>.
    Found 1-bit register for signal <ep_tscr_cs_done_sync0>.
    Found 1-bit register for signal <ep_tscr_cs_done_sync1>.
    Found 1-bit register for signal <regs_o_tscr_rx_cal_start_o>.
    Found 1-bit register for signal <ep_tscr_rx_cal_start_sync0>.
    Found 1-bit register for signal <ep_tscr_rx_cal_start_sync1>.
    Found 1-bit register for signal <ep_tscr_rx_cal_start_sync2>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <ep_wishbone_controller>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:8>> (without init value) have a constant value of 0 in block <ep_wishbone_controller>.
    Summary:
	inferred 223 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <ep_wishbone_controller> synthesized.

Synthesizing Unit <ep_leds_controller>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_leds_controller.vhd".
        g_blink_period_log2 = 22
    Found 1-bit register for signal <cnt_expired>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <led_act>.
    Found 1-bit register for signal <cnt_reset>.
    Found 1-bit register for signal <last_cycle_act>.
    Found 22-bit register for signal <cnt>.
    Found 22-bit adder for signal <cnt[21]_GND_548_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ep_leds_controller> synthesized.

Synthesizing Unit <xwr_mini_nic>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/xwr_mini_nic.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_tx_fifo_size = 1024
        g_rx_fifo_size = 2048
        g_buffer_little_endian = false
WARNING:Xst:647 - Input <src_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwr_mini_nic> synthesized.

Synthesizing Unit <wr_mini_nic>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_tx_fifo_size = 1024
        g_rx_fifo_size = 2048
        g_buffer_little_endian = false
WARNING:Xst:647 - Input <snk_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 293: Output port <count_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 293: Output port <almost_empty_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 293: Output port <almost_full_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 311: Output port <count_o> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 311: Output port <almost_empty_o> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <slave_o_dat> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <ma_adr_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <ma_dat_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <ma_sel_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <sl_err_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <sl_rty_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <sl_int_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <slave_o_ack> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <slave_o_err> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <slave_o_rty> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <slave_o_stall> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <slave_o_int> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <ma_cyc_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <ma_stb_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 739: Output port <ma_we_o> of the instance <U_Slave_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 762: Output port <regs_o_mcr_rx_class_o> of the instance <U_WB_Slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 762: Output port <regs_o_mprot_lo_o> of the instance <U_WB_Slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 762: Output port <regs_o_mprot_hi_o> of the instance <U_WB_Slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd" line 762: Output port <tx_ts_read_ack_o> of the instance <U_WB_Slave> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <src_cyc_int>.
    Found 1-bit register for signal <src_stb_int>.
    Found 2-bit register for signal <src_sel_o>.
    Found 2-bit register for signal <src_adr_o>.
    Found 1-bit register for signal <tx_fifo_rd>.
    Found 1-bit register for signal <ntx_rst_ts_ready>.
    Found 3-bit register for signal <ntx_state>.
    Found 16-bit register for signal <ntx_stored_dat>.
    Found 2-bit register for signal <ntx_stored_type>.
    Found 1-bit register for signal <ntx_flush_last>.
    Found 1-bit register for signal <ntx_newpacket>.
    Found 1-bit register for signal <regs_in_mcr_tx_idle_i>.
    Found 1-bit register for signal <regs_in_mcr_tx_error_i>.
    Found 8-bit register for signal <ntx_timeout>.
    Found 16-bit register for signal <src_dat_o>.
    Found 1-bit register for signal <snk_ack_o>.
    Found 1-bit register for signal <snk_cyc_d0>.
    Found 1-bit register for signal <rx_fifo_we>.
    Found 18-bit register for signal <rx_fifo_d>.
    Found 1-bit register for signal <snk_stall_int>.
    Found 1-bit register for signal <regs_in_mcr_rx_ready_i>.
    Found 1-bit register for signal <regs_in_mcr_rx_error_i>.
    Found 1-bit register for signal <nrx_newpacket>.
    Found 2-bit register for signal <nrx_state>.
    Found 1-bit register for signal <regs_in_mcr_tx_ts_ready_i>.
    Found 1-bit register for signal <regs_in_tsr0_valid_i>.
    Found 5-bit register for signal <regs_in_tsr0_pid_i>.
    Found 16-bit register for signal <regs_in_tsr0_fid_i>.
    Found 32-bit register for signal <regs_in_tsr1_tsval_i>.
    Found 1-bit register for signal <txtsu_ack_o>.
    Found 1-bit register for signal <irq_tx>.
    Found 1-bit register for signal <irq_rx>.
    Found 1-bit register for signal <ntx_newpacket_d0>.
    Found 1-bit register for signal <nrx_newpacket_d0>.
    Found 3-bit register for signal <ntx_ack_count>.
    Found finite state machine <FSM_14> for signal <ntx_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 24                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1231_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | tx_idle                                        |
    | Power Up State     | tx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <nrx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1231_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | rx_wait_frame                                  |
    | Power Up State     | rx_wait_frame                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <ntx_ack_count[2]_GND_587_o_add_7_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_587_o_GND_587_o_sub_9_OUT<2:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_587_o_GND_587_o_sub_57_OUT<7:0>> created at line 1308.
    Found 1-bit 4-to-1 multiplexer for signal <ntx_state[1]_ntx_flush_last_Mux_63_o> created at line 394.
    Found 1-bit 5-to-1 multiplexer for signal <ntx_state[2]_X_105_o_Mux_68_o> created at line 394.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 142 D-type flip-flop(s).
	inferred  55 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <wr_mini_nic> synthesized.

Synthesizing Unit <generic_sync_fifo_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 18
        g_size = 1024
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_3> synthesized.

Synthesizing Unit <inferred_sync_fifo_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 18
        g_size = 1024
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <empty>.
    Found 11-bit register for signal <usedw>.
    Found 10-bit register for signal <wr_ptr>.
    Found 10-bit adder for signal <rd_ptr[9]_GND_589_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <wr_ptr[9]_GND_589_o_add_14_OUT> created at line 1241.
    Found 11-bit adder for signal <usedw[10]_GND_589_o_add_16_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_589_o_GND_589_o_sub_18_OUT<10:0>> created at line 1308.
    Found 10-bit comparator equal for signal <rd_ptr[9]_wr_ptr[9]_equal_13_o> created at line 140
    Found 10-bit comparator equal for signal <rd_ptr[9]_wr_ptr[9]_equal_14_o> created at line 140
    Found 10-bit comparator equal for signal <full> created at line 147
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_3> synthesized.

Synthesizing Unit <generic_sync_fifo_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 18
        g_size = 2048
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = true
        g_with_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 1024
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_4> synthesized.

Synthesizing Unit <inferred_sync_fifo_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 18
        g_size = 2048
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = true
        g_with_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 1024
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <empty>.
    Found 12-bit register for signal <usedw>.
    Found 1-bit register for signal <almost_full_o>.
    Found 11-bit register for signal <wr_ptr>.
    Found 11-bit adder for signal <rd_ptr[10]_GND_611_o_add_0_OUT> created at line 1241.
    Found 11-bit adder for signal <wr_ptr[10]_GND_611_o_add_14_OUT> created at line 1241.
    Found 12-bit adder for signal <usedw[11]_GND_611_o_add_16_OUT> created at line 1241.
    Found 12-bit subtractor for signal <GND_611_o_GND_611_o_sub_18_OUT<11:0>> created at line 1308.
    Found 11-bit comparator equal for signal <rd_ptr[10]_wr_ptr[10]_equal_13_o> created at line 140
    Found 11-bit comparator equal for signal <rd_ptr[10]_wr_ptr[10]_equal_14_o> created at line 140
    Found 11-bit comparator equal for signal <full> created at line 147
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_4> synthesized.

Synthesizing Unit <generic_dpram_5>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 18
        g_size = 2048
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_5> synthesized.

Synthesizing Unit <generic_dpram_sameclock_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 18
        g_size = 2048
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x18-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 18-bit register for signal <qb_o>.
    Found 18-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  36 D-type flip-flop(s).
Unit <generic_dpram_sameclock_4> synthesized.

Synthesizing Unit <minic_wb_slave>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_mini_nic/minic_wb_slave.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 8-bit register for signal <minic_mcr_rx_class_int>.
    Found 16-bit register for signal <minic_mprot_lo_int>.
    Found 16-bit register for signal <minic_mprot_hi_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <minic_mcr_tx_start_int>.
    Found 1-bit register for signal <minic_mcr_rx_en_int>.
    Found 1-bit register for signal <regs_o_tx_fifo_dat_wr_o>.
    Found 1-bit register for signal <regs_o_tx_fifo_type_wr_o>.
    Found 1-bit register for signal <tx_ts_read_ack_o>.
    Found 1-bit register for signal <eic_idr_write_int>.
    Found 1-bit register for signal <eic_ier_write_int>.
    Found 1-bit register for signal <eic_isr_write_int>.
    Found 1-bit register for signal <minic_mcr_tx_start_dly0>.
    Found 1-bit register for signal <regs_o_mcr_tx_start_o>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <minic_wb_slave>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:8>> (without init value) have a constant value of 0 in block <minic_wb_slave>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<7:7>> (without init value) have a constant value of 0 in block <minic_wb_slave>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<6:6>> (without init value) have a constant value of 0 in block <minic_wb_slave>.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <minic_wb_slave> synthesized.

Synthesizing Unit <wbgen2_eic_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd".
        g_num_interrupts = 3
        g_irq00_mode = 3
        g_irq01_mode = 3
        g_irq02_mode = 3
        g_irq03_mode = 0
        g_irq04_mode = 0
        g_irq05_mode = 0
        g_irq06_mode = 0
        g_irq07_mode = 0
        g_irq08_mode = 0
        g_irq09_mode = 0
        g_irq0a_mode = 0
        g_irq0b_mode = 0
        g_irq0c_mode = 0
        g_irq0d_mode = 0
        g_irq0e_mode = 0
        g_irq0f_mode = 0
        g_irq10_mode = 0
        g_irq11_mode = 0
        g_irq12_mode = 0
        g_irq13_mode = 0
        g_irq14_mode = 0
        g_irq15_mode = 0
        g_irq16_mode = 0
        g_irq17_mode = 0
        g_irq18_mode = 0
        g_irq19_mode = 0
        g_irq1a_mode = 0
        g_irq1b_mode = 0
        g_irq1c_mode = 0
        g_irq1d_mode = 0
        g_irq1e_mode = 0
        g_irq1f_mode = 0
    Found 3-bit register for signal <irq_i_d1>.
    Found 3-bit register for signal <irq_pending>.
    Found 3-bit register for signal <irq_mask>.
    Found 3-bit register for signal <irq_i_d0>.
    Found 1-bit register for signal <wb_irq_o>.
    Found 3-bit register for signal <irq_i_d2>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <wbgen2_eic_2> synthesized.

Synthesizing Unit <xwb_lm32>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd".
        g_profile = "medium_icache"
        g_reset_vector = "00000000000000000000000000000000"
        g_sdb_address = "00000000000000000000000000000000"
WARNING:Xst:647 - Input <dwb_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iwb_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <I_BTE_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <D_CTI_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <D_BTE_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <I_STB_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <I_LOCK_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <D_STB_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" line 475: Output port <D_LOCK_O> of the instance <gen_profile_medium_icache.U_Wrapped_LM32> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <inst_remaining>.
    Found 32-bit register for signal <inst_addr_reg>.
    Found 1-bit register for signal <data_was_busy>.
    Found 1-bit register for signal <data_remaining>.
    Found 32-bit register for signal <data_addr_reg>.
    Found 1-bit register for signal <inst_was_busy>.
    Found 2-bit subtractor for signal <n0077> created at line 813.
    Found 32-bit adder for signal <inst_addr_reg[31]_GND_643_o_add_9_OUT> created at line 1241.
    Found 32-bit adder for signal <data_addr_reg[31]_GND_643_o_add_20_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_643_o_GND_643_o_sub_11_OUT<2:0>> created at line 775.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <xwb_lm32> synthesized.

Synthesizing Unit <lm32_top_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        eba_reset = 32'b00000000000000000000000000000000
        sdb_address = 32'b00000000000000000000000000000000
    Summary:
	no macro.
Unit <lm32_top_medium_icache> synthesized.

Synthesizing Unit <lm32_cpu_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        eba_reset = 32'b00000000000000000000000000000000
        sdb_address = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" line 54252: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" line 54252: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" line 54363: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <regfile_raw_1>.
    Found 32-bit register for signal <w_result_d>.
    Found 23-bit register for signal <eba>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 29-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 4-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <system_call_exception>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 29-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 1-bit register for signal <use_buf>.
    Found 32-bit register for signal <reg_data_buf_0>.
    Found 32-bit register for signal <reg_data_buf_1>.
    Found 1-bit register for signal <regfile_raw_0>.
    Found 29-bit adder for signal <branch_target_d> created at line 55043.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 55054.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 55091.
    Found 5-bit comparator equal for signal <write_idx_w[4]_instruction_f[25]_equal_1_o> created at line 54794
    Found 5-bit comparator equal for signal <write_idx_w[4]_instruction_f[20]_equal_2_o> created at line 54800
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_11_o> created at line 54981
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_13_o> created at line 54982
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_15_o> created at line 54983
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_17_o> created at line 54984
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_19_o> created at line 54985
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_21_o> created at line 54986
    Found 32-bit comparator equal for signal <cmp_zero> created at line 55085
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_55_o> created at line 55098
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 412 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <lm32_cpu_medium_icache> synthesized.

Synthesizing Unit <lm32_instruction_unit_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <i_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 29-bit register for signal <pc_d>.
    Found 29-bit register for signal <pc_x>.
    Found 29-bit register for signal <pc_m>.
    Found 29-bit register for signal <pc_w>.
    Found 29-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 32-bit register for signal <instruction_d>.
    Found 29-bit register for signal <pc_f>.
    Found 29-bit adder for signal <pc_f[30]_GND_647_o_add_9_OUT> created at line 62085.
    Found 2-bit adder for signal <i_adr_o[3]_GND_647_o_add_54_OUT> created at line 62328.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 276 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <lm32_instruction_unit_medium_icache> synthesized.

Synthesizing Unit <lm32_icache_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<30:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 29-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_648_o_sub_22_OUT> created at line 59594.
    Found 2-bit adder for signal <refill_offset[3]_GND_648_o_add_59_OUT> created at line 59671.
    Found 20-bit comparator equal for signal <way_match> created at line 59476
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache_medium_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd".
        data_width = 32
        address_width = 10
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reb>.
    Found 32-bit register for signal <old_data>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <generic_simple_dpram_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd".
        g_data_width = 32
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" line 77: Output port <qa_o> of the instance <true_dp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_simple_dpram_1> synthesized.

Synthesizing Unit <generic_dpram_6>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_6> synthesized.

Synthesizing Unit <generic_dpram_sameclock_5>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_dpram_sameclock_5> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd".
        data_width = 20
        address_width = 8
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reb>.
    Found 20-bit register for signal <old_data>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <generic_simple_dpram_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd".
        g_data_width = 20
        g_size = 256
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" line 77: Output port <qa_o> of the instance <true_dp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_simple_dpram_2> synthesized.

Synthesizing Unit <generic_dpram_7>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 20
        g_size = 256
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_7> synthesized.

Synthesizing Unit <generic_dpram_sameclock_6>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 20
        g_size = 256
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x20-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 20-bit register for signal <qb_o>.
    Found 20-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_dpram_sameclock_6> synthesized.

Synthesizing Unit <lm32_decoder_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
    Summary:
	inferred  10 Multiplexer(s).
Unit <lm32_decoder_medium_icache> synthesized.

Synthesizing Unit <lm32_load_store_unit_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 57282.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_load_store_unit_medium_icache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_721_o_GND_721_o_sub_3_OUT> created at line 69.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 69.
    Found 33-bit adder for signal <n0025> created at line 68.
    Found 33-bit adder for signal <tmp_addResult> created at line 68.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 72.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 72.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result_m>.
    Found 64-bit shifter logical right for signal <right_shift_result_x> created at line 104
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v".
    Found 16-bit register for signal <a1>.
    Found 16-bit register for signal <b0>.
    Found 16-bit register for signal <b1>.
    Found 16-bit register for signal <c0>.
    Found 16-bit register for signal <c1>.
    Found 16-bit register for signal <d1>.
    Found 16-bit register for signal <e1>.
    Found 16-bit register for signal <result0>.
    Found 16-bit register for signal <result1>.
    Found 16-bit register for signal <a0>.
    Found 16-bit adder for signal <n0077> created at line 115.
    Found 16-bit adder for signal <c1[15]_e1[15]_add_17_OUT> created at line 115.
    Found 16x16-bit multiplier for signal <a0[15]_b0[15]_MuLt_9_OUT> created at line 109.
    Found 16x16-bit multiplier for signal <n0055> created at line 110.
    Found 16x16-bit multiplier for signal <n0056> created at line 111.
    Summary:
	inferred   3 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_interrupt_medium_icache>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <ip>.
    Found 11-bit register for signal <eie_delay>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 63735.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <lm32_interrupt_medium_icache> synthesized.

Synthesizing Unit <lm32_dp_ram>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd".
        addr_width = 5
        addr_depth = 32
        data_width = 32
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <lm32_dp_ram> synthesized.

Synthesizing Unit <generic_simple_dpram_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd".
        g_data_width = 32
        g_size = 32
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" line 77: Output port <qa_o> of the instance <true_dp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_simple_dpram_3> synthesized.

Synthesizing Unit <generic_dpram_8>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 32
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_8> synthesized.

Synthesizing Unit <generic_dpram_sameclock_7>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 32
        g_with_byte_enable = false
        g_addr_conflict_resolution = "write_first"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_dpram_sameclock_7> synthesized.

Synthesizing Unit <xwb_dpram>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd".
        g_size = 32768
        g_init_file = "../../bin/wrpc/wrc_no_vlan.bram"
        g_must_have_init_file = true
        g_slave1_interface_mode = pipelined
        g_slave2_interface_mode = pipelined
        g_slave1_granularity = byte
        g_slave2_granularity = word
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <sl_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <ma_adr_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <ma_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <ma_sel_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <sl_err_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <sl_rty_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <sl_ack_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <sl_stall_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <sl_int_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <ma_cyc_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <ma_stb_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 85: Output port <ma_we_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <sl_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <ma_adr_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <ma_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <ma_sel_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <sl_err_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <sl_rty_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <sl_ack_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <sl_stall_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <sl_int_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <ma_cyc_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <ma_stb_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 101: Output port <ma_we_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <slave2_out_ack>.
    Found 1-bit register for signal <slave1_out_ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <xwb_dpram> synthesized.

Synthesizing Unit <wb_slave_adapter_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <sl_adr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_2> synthesized.

Synthesizing Unit <wb_slave_adapter_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = pipelined
        g_slave_granularity = word
WARNING:Xst:647 - Input <sl_adr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_3> synthesized.

Synthesizing Unit <generic_dpram_9>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 32768
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "../../bin/wrpc/wrc_no_vlan.bram"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_9> synthesized.

Synthesizing Unit <generic_dpram_split>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd".
        g_size = 32768
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "../../bin/wrpc/wrc_no_vlan.bram"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32768x8-bit dual-port RAM <Mram_ram0> for signal <ram0>.
    Found 32768x8-bit dual-port RAM <Mram_ram1> for signal <ram1>.
    Found 32768x8-bit dual-port RAM <Mram_ram2> for signal <ram2>.
    Found 32768x8-bit dual-port RAM <Mram_ram3> for signal <ram3>.
    Found 1-bit register for signal <qa_o<6>>.
    Found 1-bit register for signal <qa_o<5>>.
    Found 1-bit register for signal <qa_o<4>>.
    Found 1-bit register for signal <qa_o<3>>.
    Found 1-bit register for signal <qa_o<2>>.
    Found 1-bit register for signal <qa_o<1>>.
    Found 1-bit register for signal <qa_o<0>>.
    Found 1-bit register for signal <qb_o<7>>.
    Found 1-bit register for signal <qb_o<6>>.
    Found 1-bit register for signal <qb_o<5>>.
    Found 1-bit register for signal <qb_o<4>>.
    Found 1-bit register for signal <qb_o<3>>.
    Found 1-bit register for signal <qb_o<2>>.
    Found 1-bit register for signal <qb_o<1>>.
    Found 1-bit register for signal <qb_o<0>>.
    Found 1-bit register for signal <qa_o<15>>.
    Found 1-bit register for signal <qa_o<14>>.
    Found 1-bit register for signal <qa_o<13>>.
    Found 1-bit register for signal <qa_o<12>>.
    Found 1-bit register for signal <qa_o<11>>.
    Found 1-bit register for signal <qa_o<10>>.
    Found 1-bit register for signal <qa_o<9>>.
    Found 1-bit register for signal <qa_o<8>>.
    Found 1-bit register for signal <qb_o<15>>.
    Found 1-bit register for signal <qb_o<14>>.
    Found 1-bit register for signal <qb_o<13>>.
    Found 1-bit register for signal <qb_o<12>>.
    Found 1-bit register for signal <qb_o<11>>.
    Found 1-bit register for signal <qb_o<10>>.
    Found 1-bit register for signal <qb_o<9>>.
    Found 1-bit register for signal <qb_o<8>>.
    Found 1-bit register for signal <qa_o<23>>.
    Found 1-bit register for signal <qa_o<22>>.
    Found 1-bit register for signal <qa_o<21>>.
    Found 1-bit register for signal <qa_o<20>>.
    Found 1-bit register for signal <qa_o<19>>.
    Found 1-bit register for signal <qa_o<18>>.
    Found 1-bit register for signal <qa_o<17>>.
    Found 1-bit register for signal <qa_o<16>>.
    Found 1-bit register for signal <qb_o<23>>.
    Found 1-bit register for signal <qb_o<22>>.
    Found 1-bit register for signal <qb_o<21>>.
    Found 1-bit register for signal <qb_o<20>>.
    Found 1-bit register for signal <qb_o<19>>.
    Found 1-bit register for signal <qb_o<18>>.
    Found 1-bit register for signal <qb_o<17>>.
    Found 1-bit register for signal <qb_o<16>>.
    Found 1-bit register for signal <qa_o<31>>.
    Found 1-bit register for signal <qa_o<30>>.
    Found 1-bit register for signal <qa_o<29>>.
    Found 1-bit register for signal <qa_o<28>>.
    Found 1-bit register for signal <qa_o<27>>.
    Found 1-bit register for signal <qa_o<26>>.
    Found 1-bit register for signal <qa_o<25>>.
    Found 1-bit register for signal <qa_o<24>>.
    Found 1-bit register for signal <qb_o<31>>.
    Found 1-bit register for signal <qb_o<30>>.
    Found 1-bit register for signal <qb_o<29>>.
    Found 1-bit register for signal <qb_o<28>>.
    Found 1-bit register for signal <qb_o<27>>.
    Found 1-bit register for signal <qb_o<26>>.
    Found 1-bit register for signal <qb_o<25>>.
    Found 1-bit register for signal <qb_o<24>>.
    Found 1-bit register for signal <qa_o<7>>.
    Summary:
	inferred   4 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <generic_dpram_split> synthesized.

Synthesizing Unit <wrc_periph>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd".
        g_board_name = "CLB2"
        g_flash_secsz_kb = 256
        g_flash_sdbfs_baddr = 6291456
        g_phys_uart = true
        g_virtual_uart = true
        g_cntr_period = 62500
        g_mem_words = 32768
        g_vuart_fifo_size = 1024
        g_diag_id = 0
        g_diag_ver = 0
        g_diag_ro_size = 0
        g_diag_rw_size = 0
WARNING:Xst:647 - Input <memsize_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i[0]_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i[0]_adr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" line 399: Output port <regs_o_diag_dat_o> of the instance <SYSCON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" line 399: Output port <regs_o_diag_cr_rw_o> of the instance <SYSCON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" line 399: Output port <regs_o_diag_dat_load_o> of the instance <SYSCON> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" line 422: Output port <desc_o> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" line 446: Output port <desc_o> of the instance <ONEWIRE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd" line 473: Output port <regs_o_ver_id_o> of the instance <DIAGS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst_wrc_n_o_reg>.
    Found 1-bit register for signal <led_red_o>.
    Found 1-bit register for signal <led_green_o>.
    Found 24-bit register for signal <cntr_div>.
    Found 1-bit register for signal <cntr_overflow>.
    Found 32-bit register for signal <cntr_tics>.
    Found 1-bit register for signal <scl_o>.
    Found 1-bit register for signal <sda_o>.
    Found 1-bit register for signal <sfp_scl_o>.
    Found 1-bit register for signal <sfp_sda_o>.
    Found 1-bit register for signal <spi_sclk_o>.
    Found 1-bit register for signal <spi_mosi_o>.
    Found 1-bit register for signal <spi_ncs_o>.
    Found 16-bit register for signal <diag_adr>.
    Found 1-bit register for signal <rst_net_n_o>.
    Found 24-bit adder for signal <cntr_div[23]_GND_789_o_add_9_OUT> created at line 1241.
    Found 32-bit adder for signal <cntr_tics[31]_GND_789_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wrc_periph> synthesized.

Synthesizing Unit <wrc_syscon_wb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_syscon_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <rddata_reg>.
    Found 32-bit register for signal <sysc_wdiag_txfcnt_int>.
    Found 32-bit register for signal <sysc_wdiag_rxfcnt_int>.
    Found 32-bit register for signal <sysc_wdiag_sec_msb_int>.
    Found 32-bit register for signal <sysc_wdiag_sec_lsb_int>.
    Found 32-bit register for signal <sysc_wdiag_ns_int>.
    Found 32-bit register for signal <sysc_wdiag_mu_msb_int>.
    Found 32-bit register for signal <sysc_wdiag_mu_lsb_int>.
    Found 32-bit register for signal <sysc_wdiag_dms_msb_int>.
    Found 32-bit register for signal <sysc_wdiag_dms_lsb_int>.
    Found 32-bit register for signal <sysc_wdiag_asym_int>.
    Found 32-bit register for signal <sysc_wdiag_cko_int>.
    Found 32-bit register for signal <sysc_wdiag_setp_int>.
    Found 32-bit register for signal <sysc_wdiag_ucnt_int>.
    Found 32-bit register for signal <sysc_wdiag_temp_int>.
    Found 4-bit register for signal <sysc_wdiag_sstat_servostate_int>.
    Found 8-bit register for signal <sysc_wdiag_ptpstat_ptpstate_int>.
    Found 8-bit register for signal <sysc_wdiag_astat_aux_int>.
    Found 8-bit register for signal <ack_sreg>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <regs_o_rstr_trig_wr_o>.
    Found 1-bit register for signal <regs_o_gpsr_fmc_scl_load_o>.
    Found 1-bit register for signal <regs_o_gpsr_fmc_sda_load_o>.
    Found 1-bit register for signal <regs_o_gpsr_sfp_scl_load_o>.
    Found 1-bit register for signal <regs_o_gpsr_sfp_sda_load_o>.
    Found 1-bit register for signal <regs_o_gpsr_spi_sclk_load_o>.
    Found 1-bit register for signal <regs_o_gpsr_spi_ncs_load_o>.
    Found 1-bit register for signal <regs_o_gpsr_spi_mosi_load_o>.
    Found 1-bit register for signal <regs_o_diag_cr_adr_load_o>.
    Found 1-bit register for signal <regs_o_diag_dat_load_o>.
    Found 1-bit register for signal <sysc_rstr_rst_int>.
    Found 1-bit register for signal <sysc_gpsr_led_stat_int>.
    Found 1-bit register for signal <sysc_gpsr_led_link_int>.
    Found 1-bit register for signal <sysc_gpsr_net_rst_int>.
    Found 1-bit register for signal <sysc_gpcr_led_stat_int>.
    Found 1-bit register for signal <sysc_gpcr_led_link_int>.
    Found 1-bit register for signal <sysc_gpcr_fmc_scl_int>.
    Found 1-bit register for signal <sysc_gpcr_fmc_sda_int>.
    Found 1-bit register for signal <sysc_gpcr_sfp_scl_int>.
    Found 1-bit register for signal <sysc_gpcr_sfp_sda_int>.
    Found 1-bit register for signal <sysc_gpcr_spi_sclk_int>.
    Found 1-bit register for signal <sysc_gpcr_spi_cs_int>.
    Found 1-bit register for signal <sysc_gpcr_spi_mosi_int>.
    Found 1-bit register for signal <sysc_tcr_enable_int>.
    Found 1-bit register for signal <sysc_diag_cr_rw_int>.
    Found 1-bit register for signal <sysc_wdiag_ctrl_data_valid_int>.
    Found 1-bit register for signal <sysc_wdiag_sstat_wr_mode_int>.
    Found 1-bit register for signal <sysc_wdiag_pstat_link_int>.
    Found 1-bit register for signal <sysc_wdiag_pstat_locked_int>.
    Found 1-bit register for signal <sysc_gpsr_led_stat_dly0>.
    Found 1-bit register for signal <regs_o_gpsr_led_stat_o>.
    Found 1-bit register for signal <sysc_gpsr_led_link_dly0>.
    Found 1-bit register for signal <regs_o_gpsr_led_link_o>.
    Found 1-bit register for signal <sysc_gpsr_net_rst_dly0>.
    Found 1-bit register for signal <regs_o_gpsr_net_rst_o>.
    Found 1-bit register for signal <sysc_gpcr_led_stat_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_led_stat_o>.
    Found 1-bit register for signal <sysc_gpcr_led_link_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_led_link_o>.
    Found 1-bit register for signal <sysc_gpcr_fmc_scl_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_fmc_scl_o>.
    Found 1-bit register for signal <sysc_gpcr_fmc_sda_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_fmc_sda_o>.
    Found 1-bit register for signal <sysc_gpcr_sfp_scl_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_sfp_scl_o>.
    Found 1-bit register for signal <sysc_gpcr_sfp_sda_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_sfp_sda_o>.
    Found 1-bit register for signal <sysc_gpcr_spi_sclk_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_spi_sclk_o>.
    Found 1-bit register for signal <sysc_gpcr_spi_cs_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_spi_cs_o>.
    Found 1-bit register for signal <sysc_gpcr_spi_mosi_dly0>.
    Found 1-bit register for signal <regs_o_gpcr_spi_mosi_o>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <wrc_syscon_wb>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:8>> (without init value) have a constant value of 0 in block <wrc_syscon_wb>.
    Summary:
	inferred 562 D-type flip-flop(s).
	inferred  45 Multiplexer(s).
Unit <wrc_syscon_wb> synthesized.

Synthesizing Unit <xwb_simple_uart>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd".
        g_with_virtual_uart = true
        g_with_physical_uart = true
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_vuart_fifo_size = 1024
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwb_simple_uart> synthesized.

Synthesizing Unit <wb_simple_uart>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd".
        g_with_virtual_uart = true
        g_with_physical_uart = true
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_vuart_fifo_size = 1024
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 170: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 249: Output port <rx_error_o> of the instance <gen_phys_uart.U_RX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 266: Output port <almost_empty_o> of the instance <gen_vuart.U_VUART_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 266: Output port <almost_full_o> of the instance <gen_vuart.U_VUART_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <regs_in_host_rdr_rdy_i>.
    Found 1-bit register for signal <regs_in_sr_rx_rdy_i>.
    Found 8-bit register for signal <regs_in_rdr_rx_data_i>.
    Found 32-bit register for signal <uart_bcr>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_simple_uart> synthesized.

Synthesizing Unit <simple_uart_wb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <regs_o_bcr_wr_o>.
    Found 1-bit register for signal <regs_o_tdr_tx_data_wr_o>.
    Found 1-bit register for signal <regs_o_host_tdr_data_wr_o>.
    Found 1-bit register for signal <rdr_rack_o>.
    Found 1-bit register for signal <host_rack_o>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <simple_uart_wb> synthesized.

Synthesizing Unit <uart_baud_gen>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd".
        g_baud_acc_width = 16
    Found 8-bit register for signal <Baud_sreg>.
    Found 17-bit register for signal <Baud8GeneratorAcc>.
    Found 17-bit adder for signal <GND_802_o_Baud8GeneratorInc[16]_add_1_OUT> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_baud_gen> synthesized.

Synthesizing Unit <uart_async_tx>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd".
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <TxD>.
    Found 8-bit register for signal <TxD_dataReg>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1526_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <muxbit> created at line 159.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_tx> synthesized.

Synthesizing Unit <uart_async_rx>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd".
    Found 1-bit register for signal <RxD_bit_inv>.
    Found 2-bit register for signal <RxD_cnt_inv>.
    Found 4-bit register for signal <bit_spacing>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_error>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 2-bit register for signal <RxD_sync_inv>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1536_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <RxD_cnt_inv[1]_GND_804_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_804_o_GND_804_o_add_16_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_804_o_GND_804_o_sub_7_OUT<1:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_rx> synthesized.

Synthesizing Unit <generic_sync_fifo_5>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 8
        g_size = 1024
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_5> synthesized.

Synthesizing Unit <inferred_sync_fifo_5>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 8
        g_size = 1024
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 11-bit register for signal <usedw>.
    Found 10-bit register for signal <wr_ptr>.
    Found 10-bit adder for signal <wr_ptr[9]_GND_806_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <rd_ptr[9]_GND_806_o_add_5_OUT> created at line 1241.
    Found 11-bit adder for signal <usedw[10]_GND_806_o_add_14_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_806_o_GND_806_o_sub_1_OUT<9:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_806_o_GND_806_o_sub_16_OUT<10:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_5> synthesized.

Synthesizing Unit <generic_dpram_10>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 8
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_10> synthesized.

Synthesizing Unit <generic_dpram_sameclock_8>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 8
        g_size = 1024
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <qb_o>.
    Found 8-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <generic_dpram_sameclock_8> synthesized.

Synthesizing Unit <xwb_onewire_master>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_num_ports = 2
        g_ow_btp_normal = "5.0"
        g_ow_btp_overdrive = "1.0"
        g_CDR_N = 4
        g_CDR_O = 0
WARNING:Xst:647 - Input <slave_i_adr<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwb_onewire_master> synthesized.

Synthesizing Unit <wb_onewire_master>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_num_ports = 2
        g_ow_btp_normal = "5.0"
        g_ow_btp_overdrive = "1.0"
        g_CDR_N = 4
        g_CDR_O = 0
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <sl_dat_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <ma_adr_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <ma_dat_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <ma_sel_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <master_o_sel> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <sl_err_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <sl_rty_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <sl_ack_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <sl_stall_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <sl_int_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <slave_o_err> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <slave_o_rty> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <ma_cyc_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <ma_stb_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" line 124: Output port <ma_we_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <adp_in_dat>.
    Found 1-bit register for signal <adp_in_ack>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <wb_onewire_master> synthesized.

Synthesizing Unit <wb_slave_adapter_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <sl_adr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_4> synthesized.

Synthesizing Unit <sockit_owm>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v".
        OVD_E = 1
        CDR_E = 1
        BDW = 32
        OWN = 2
        BAW = 1
        BTP_N = "5.0"
        BTP_O = "1.0"
        T_RSTH_N = 96
        T_RSTL_N = 96
        T_RSTP_N = 15
        T_DAT0_N = 12
        T_DAT1_N = 1
        T_BITS_N = 3
        T_RCVR_N = 1
        T_IDLE_N = 200
        T_RSTH_O = 48
        T_RSTL_O = 48
        T_RSTP_O = 10
        T_DAT0_O = 6
        T_DAT1_O = 1
        T_BITS_O = 2
        T_RCVR_O = 2
        T_IDLE_O = 96
        CDR_N = 4
        CDR_O = 0
    Found 16-bit register for signal <cdr_o>.
    Found 16-bit register for signal <div>.
    Found 2-bit register for signal <owr_sel>.
    Found 2-bit register for signal <owr_pwr>.
    Found 8-bit register for signal <cnt>.
    Found 16-bit register for signal <cdr_n>.
    Found 1-bit register for signal <irq_ena>.
    Found 1-bit register for signal <irq_sts>.
    Found 1-bit register for signal <owr_ovd>.
    Found 1-bit register for signal <owr_rst>.
    Found 1-bit register for signal <owr_dat>.
    Found 1-bit register for signal <owr_cyc>.
    Found 1-bit register for signal <owr_oen>.
    Found 1-bit register for signal <owr_smp>.
    Found 8-bit subtractor for signal <t_bit[7]_GND_830_o_sub_41_OUT> created at line 397.
    Found 8-bit subtractor for signal <cnt[7]_GND_830_o_sub_42_OUT> created at line 398.
    Found 16-bit adder for signal <div[15]_GND_830_o_add_23_OUT> created at line 310.
    Found 2-bit shifter logical left for signal <owr_e> created at line 105
    Found 16-bit comparator equal for signal <pls> created at line 314
    Found 8-bit comparator equal for signal <cnt[7]_t_rstp[7]_equal_47_o> created at line 404
    Found 8-bit comparator equal for signal <cnt[7]_t_bits[7]_equal_48_o> created at line 405
    Found 8-bit comparator equal for signal <cnt[7]_t_rsth[7]_equal_50_o> created at line 414
    Found 8-bit comparator equal for signal <cnt[7]_t_dat1[7]_equal_51_o> created at line 415
    Found 8-bit comparator not equal for signal <cnt[7]_t_dat0[7]_equal_52_o> created at line 416
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <sockit_owm> synthesized.

Synthesizing Unit <xwr_diags_wb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd" line 86: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwr_diags_wb> synthesized.

Synthesizing Unit <wrc_diags_wb>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wrc_core/wrc_diags_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 32-bit register for signal <wrc_diags_ver_id_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <wrc_diags_ctrl_data_snapshot_int>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <wrc_diags_wb>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <wrc_diags_wb> synthesized.

Synthesizing Unit <wb_slave_adapter_5>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = byte
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_5> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 3
        g_num_slaves = 2
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000000000000000000000000001000001100000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000011111111111100000000000000000000000000000000000000000000000000000110010100011110111011110000101100011001100000000000000000000000000000000001001000000001001000000101000100010101011101000010001101000010110101000010011100100110100101100100011001110110010100101101010001110101001101001001001000000010000000100000001000000010000000000010","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000010000000100000000
00001")
        g_sdb_addr = "00000000000000110000000000000000"
        g_sdb_name = "WB4-Crossbar-GSI   "
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" line 216: Output port <sdb_sel_o> of the instance <msi> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_1> synthesized.

Synthesizing Unit <sdb_rom_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000000000000000000000000001000001100000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000011111111111100000000000000000000000000000000000000000000000000000110010100011110111011110000101100011001100000000000000000000000000000000001001000000001001000000101000100010101011101000010001101000010110101000010011100100110100101100100011001110110010100101101010001110101001101001001001000000010000000100000001000000010000000000010","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000010000000100000000
00001")
        g_masters = 3
        g_bus_end = "0000000000000000000000000000000000000000000000111111111111111111"
        g_sdb_name = "WB4-Crossbar-GSI   "
WARNING:Xst:647 - Input <master_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_1', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 32-bit register for signal <slave_o_dat>.
    Found 1-bit register for signal <r_ack>.
    WARNING:Xst:2404 -  FFs/Latches <r_flag<1:32>> (without init value) have a constant value of 0 in block <sdb_rom_1>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <sdb_rom_1> synthesized.

Synthesizing Unit <xwb_crossbar_1>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 3
        g_num_slaves = 3
        g_registered = true
        g_address = ("00000000000000110000000000000000","00000000000000100000000000000000","00000000000000000000000000000000")
        g_mask = ("00000000000000111111111100000000","00000000000000111111000000000000","00000000000000100000000000000000")
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <matrix_old<2>>.
    Found 4-bit register for signal <matrix_old<1>>.
    Found 4-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <xwb_crossbar_1> synthesized.

Synthesizing Unit <xwb_crossbar_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 2
        g_num_slaves = 3
        g_registered = true
        g_address = ("11111111111111111111111111111111","11111111111111111111111111111111","11111111111111111111111111111111")
        g_mask = ("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <virtual_ERR<0:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_2>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<0><3:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_2>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<1><3:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_2>.
    Summary:
	no macro.
Unit <xwb_crossbar_2> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 9
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010001111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100011000000000000000000000000000000001001000000001011100000100001001000101011101010010001011010101000001100101011100100110100101110000011010000010110101010111010100100101000001000011001011010100010001001001010000010100011100000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000000
00001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100
00000000001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001111111100000000000000000000000000000000000000000000000011001110010000101111111100000111111111000100011100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110101010011011110010111001101100011011011110110111000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000110011100100001011011110000011011000110011101101000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000010100000101001100101101010001110110010101101110011001010111001001100001011101000110111101110010001000000010000
00010000000000001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111100000000000000000000000000000000000000000000000011001110010000100110010100010101100011011100000000000000000000000000000000000010001000000001001000000011000001010101011101010010001011010101001101101111011001100111010000101101010100000100110001001100001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000110011100100001001100101000011000010110101001111000000000000000000000000000000100010000000010010000100010001011001010111010100100010110101000101011011100110010001110000011011110110100101101110011101000010000000100000001000000010000000100000001000000
01000000010000000000001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001")
        g_sdb_addr = "00000000000000000000110000000000"
        g_sdb_name = "WB4-Crossbar-GSI   "
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" line 216: Output port <sdb_sel_o> of the instance <msi> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_2> synthesized.

Synthesizing Unit <sdb_rom_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010001111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100011000000000000000000000000000000001001000000001011100000100001001000101011101010010001011010101000001100101011100100110100101110000011010000010110101010111010100100101000001000011001011010100010001001001010000010100011100000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000000
00001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100
00000000001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001111111100000000000000000000000000000000000000000000000011001110010000101111111100000111111111000100011100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110101010011011110010111001101100011011011110110111000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000110011100100001011011110000011011000110011101101000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000010100000101001100101101010001110110010101101110011001010111001001100001011101000110111101110010001000000010000
00010000000000001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111100000000000000000000000000000000000000000000000011001110010000100110010100010101100011011100000000000000000000000000000000000010001000000001001000000011000001010101011101010010001011010101001101101111011001100111010000101101010100000100110001001100001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000110011100100001001100101000011000010110101001111000000000000000000000000000000100010000000010010000100010001011001010111010100100010110101000101011011100110010001110000011011110110100101101110011101000010000000100000001000000010000000100000001000000
01000000010000000000001","00000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001")
        g_masters = 1
        g_bus_end = "0000000000000000000000000000000000000000000000000000111111111111"
        g_sdb_name = "WB4-Crossbar-GSI   "
WARNING:Xst:647 - Input <master_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_2', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 32-bit register for signal <slave_o_dat>.
    Found 1-bit register for signal <r_ack>.
    WARNING:Xst:2404 -  FFs/Latches <r_flag<1:32>> (without init value) have a constant value of 0 in block <sdb_rom_2>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <sdb_rom_2> synthesized.

Synthesizing Unit <xwb_crossbar_3>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 10
        g_registered = true
        g_address = ("00000000000000000000110000000000","00000000000000000000100000000000","00000000000000000000011100000000","00000000000000000000011000000000","00000000000000000000010100000000","00000000000000000000010000000000","00000000000000000000001100000000","00000000000000000000001000000000","00000000000000000000000100000000","00000000000000000000000000000000")
        g_mask = ("00000000000000000000110000000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000")
WARNING:Xst:647 - Input <master_i[9]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[8]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[7]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[6]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[5]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <xwb_crossbar_3> synthesized.

Synthesizing Unit <xwb_crossbar_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 9
        g_num_slaves = 1
        g_registered = true
        g_address = ("11111111111111111111111111111111")
        g_mask = ("00000000000000000000000000000000")
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    WARNING:Xst:2404 -  FFs/Latches <virtual_ERR<0:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<5><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<6><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<4><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<8><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<7><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<3><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<2><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<1><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    WARNING:Xst:2404 -  FFs/Latches <matrix_old<0><1:0>> (without init value) have a constant value of 0 in block <xwb_crossbar_4>.
    Summary:
	no macro.
Unit <xwb_crossbar_4> synthesized.

Synthesizing Unit <xwrf_mux>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_mux.vhd".
        g_muxed_ports = 2
WARNING:Xst:647 - Input <ep_src_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ep_snk_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mux_snk_i[1]_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mux_snk_i[0]_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux>.
    Found 2-bit register for signal <mux_select>.
    Found 2-bit register for signal <dmux_select>.
    Found 2-bit register for signal <dmux_snd_stat>.
    Found 16-bit register for signal <dmux_status_reg>.
    Found 1-bit register for signal <ep_stall_mask>.
    Found 2-bit register for signal <demux>.
    Found 2-bit register for signal <mux_rrobin>.
    Found finite state machine <FSM_19> for signal <demux>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1772_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | dmux_wait                                      |
    | Power Up State     | dmux_wait                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xwrf_mux> synthesized.

Synthesizing Unit <xwrf_loopback>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <wrf_snk_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <sl_dat_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <ma_adr_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <ma_dat_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <ma_sel_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <sl_err_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <sl_rty_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <sl_ack_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <sl_stall_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <sl_int_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <ma_cyc_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <ma_stb_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 91: Output port <ma_we_o> of the instance <U_Slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_rcv_cnt_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_drp_cnt_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_fwd_cnt_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_mcr_ena_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_mcr_clr_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_mcr_fdmac_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_dmac_l_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_dmac_h_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_rcv_cnt_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_drp_cnt_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 107: Output port <regs_o_fwd_cnt_load_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 136: Output port <count_o> of the instance <FRAME_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 136: Output port <empty_o> of the instance <FRAME_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 136: Output port <almost_empty_o> of the instance <FRAME_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 136: Output port <almost_full_o> of the instance <FRAME_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 155: Output port <count_o> of the instance <SIZE_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 155: Output port <almost_empty_o> of the instance <SIZE_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" line 155: Output port <almost_full_o> of the instance <SIZE_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <regs_fromwb_mcr_clr_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_fromwb_mcr_fdmac_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_fromwb_dmac_l_load_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_fromwb_dmac_h_load_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_fromwb_rcv_cnt_load_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_fromwb_drp_cnt_load_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_fromwb_fwd_cnt_load_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <drp_cnt>.
    Found 32-bit register for signal <fwd_cnt>.
    Found 16-bit register for signal <forced_dmac<2>>.
    Found 16-bit register for signal <forced_dmac<1>>.
    Found 16-bit register for signal <forced_dmac<0>>.
    Found 16-bit register for signal <fsize>.
    Found 2-bit register for signal <lbk_rxfsm>.
    Found 1-bit register for signal <frame_wr>.
    Found 1-bit register for signal <fsize_wr>.
    Found 1-bit register for signal <drp_cnt_inc>.
    Found 1-bit register for signal <rcv_cnt_inc>.
    Found 1-bit register for signal <wrf_snk_o_ack>.
    Found 16-bit register for signal <frame_in>.
    Found 16-bit register for signal <fsize_in>.
    Found 2-bit register for signal <lbk_txfsm>.
    Found 16-bit register for signal <txsize>.
    Found 1-bit register for signal <fsize_rd>.
    Found 1-bit register for signal <frame_rd>.
    Found 1-bit register for signal <fwd_cnt_inc>.
    Found 1-bit register for signal <src_fab_sof>.
    Found 1-bit register for signal <src_fab_eof>.
    Found 1-bit register for signal <src_fab_dvalid>.
    Found 1-bit register for signal <src_fab_bytesel>.
    Found 4-bit register for signal <tx_cnt>.
    Found 32-bit register for signal <rcv_cnt>.
    Found finite state machine <FSM_20> for signal <lbk_rxfsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_regs_fromwb_mcr_clr_o_OR_5221_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <lbk_txfsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_regs_fromwb_mcr_clr_o_OR_5221_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <rcv_cnt[31]_GND_941_o_add_5_OUT> created at line 1241.
    Found 32-bit adder for signal <drp_cnt[31]_GND_941_o_add_9_OUT> created at line 1241.
    Found 32-bit adder for signal <fwd_cnt[31]_GND_941_o_add_13_OUT> created at line 1241.
    Found 16-bit adder for signal <fsize[15]_GND_941_o_add_32_OUT> created at line 1241.
    Found 16-bit adder for signal <fsize[15]_GND_941_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <tx_cnt[3]_GND_941_o_add_82_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_941_o_GND_941_o_sub_40_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_941_o_GND_941_o_sub_77_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_941_o_GND_941_o_sub_79_OUT<15:0>> created at line 1308.
    Found 1-bit 4-to-1 multiplexer for signal <lbk_txfsm[1]_GND_941_o_Mux_102_o> created at line 351.
    Found 16-bit comparator greater for signal <GND_941_o_fsize[15]_LessThan_48_o> created at line 295
    Found 16-bit comparator greater for signal <GND_941_o_txsize[15]_LessThan_76_o> created at line 371
    Found 4-bit comparator greater for signal <tx_cnt[3]_PWR_301_o_LessThan_82_o> created at line 380
    Found 4-bit comparator greater for signal <tx_cnt[3]_GND_941_o_LessThan_85_o> created at line 384
    Found 4-bit comparator greater for signal <GND_941_o_tx_cnt[3]_LessThan_86_o> created at line 384
    Found 16-bit comparator greater for signal <GND_941_o_txsize[15]_LessThan_87_o> created at line 384
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 224 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <xwrf_loopback> synthesized.

Synthesizing Unit <lbk_wishbone_controller>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd".
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <lbk_mcr_ena_int>.
    Found 1-bit register for signal <lbk_mcr_clr_int>.
    Found 1-bit register for signal <lbk_mcr_fdmac_int>.
    Found 1-bit register for signal <regs_o_dmac_l_load_o>.
    Found 1-bit register for signal <regs_o_dmac_h_load_o>.
    Found 1-bit register for signal <regs_o_rcv_cnt_load_o>.
    Found 1-bit register for signal <regs_o_drp_cnt_load_o>.
    Found 1-bit register for signal <regs_o_fwd_cnt_load_o>.
    Found 1-bit register for signal <lbk_mcr_clr_dly0>.
    Found 1-bit register for signal <regs_o_mcr_clr_o>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <lbk_wishbone_controller>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <lbk_wishbone_controller> synthesized.

Synthesizing Unit <generic_sync_fifo_6>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 16
        g_size = 2048
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_6> synthesized.

Synthesizing Unit <inferred_sync_fifo_6>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 16
        g_size = 2048
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 12-bit register for signal <usedw>.
    Found 11-bit register for signal <wr_ptr>.
    Found 11-bit adder for signal <wr_ptr[10]_GND_952_o_add_3_OUT> created at line 1241.
    Found 11-bit adder for signal <rd_ptr[10]_GND_952_o_add_5_OUT> created at line 1241.
    Found 12-bit adder for signal <usedw[11]_GND_952_o_add_14_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_952_o_GND_952_o_sub_1_OUT<10:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_952_o_GND_952_o_sub_16_OUT<11:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_6> synthesized.

Synthesizing Unit <generic_dpram_11>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 16
        g_size = 2048
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_11> synthesized.

Synthesizing Unit <generic_dpram_sameclock_9>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 16
        g_size = 2048
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <qb_o>.
    Found 16-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <generic_dpram_sameclock_9> synthesized.

Synthesizing Unit <generic_sync_fifo_7>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd".
        g_data_width = 16
        g_size = 8
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
    Summary:
	no macro.
Unit <generic_sync_fifo_7> synthesized.

Synthesizing Unit <inferred_sync_fifo_7>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd".
        g_data_width = 16
        g_size = 8
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = true
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
        g_register_flag_outputs = true
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" line 87: Output port <qa_o> of the instance <U_FIFO_Ram> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <usedw>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit adder for signal <rd_ptr[2]_GND_974_o_add_0_OUT> created at line 1241.
    Found 3-bit adder for signal <wr_ptr[2]_GND_974_o_add_14_OUT> created at line 1241.
    Found 4-bit adder for signal <usedw[3]_GND_974_o_add_16_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_974_o_GND_974_o_sub_18_OUT<3:0>> created at line 1308.
    Found 3-bit comparator equal for signal <rd_ptr[2]_wr_ptr[2]_equal_13_o> created at line 140
    Found 3-bit comparator equal for signal <rd_ptr[2]_wr_ptr[2]_equal_14_o> created at line 140
    Found 3-bit comparator equal for signal <full> created at line 147
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <inferred_sync_fifo_7> synthesized.

Synthesizing Unit <generic_dpram_12>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 16
        g_size = 8
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_12> synthesized.

Synthesizing Unit <generic_dpram_sameclock_10>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 16
        g_size = 8
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16-bit register for signal <qb_o>.
    Found 16-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <generic_dpram_sameclock_10> synthesized.

Synthesizing Unit <ep_rx_wb_master_2>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd".
        g_ignore_ack = false
        g_cyc_on_stall = true
WARNING:Xst:647 - Input <snk_fab_i_has_rx_timestamp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snk_fab_i_rx_timestamp_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_wb_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'stat_match_class', unconnected in block 'ep_rx_wb_master_2', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'stat_is_hp', unconnected in block 'ep_rx_wb_master_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'stat_has_smac', unconnected in block 'ep_rx_wb_master_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'stat_has_crc', unconnected in block 'ep_rx_wb_master_2', is tied to its initial value (0).
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <src_out_int_adr>.
    Found 16-bit register for signal <src_out_int_dat>.
    Found 1-bit register for signal <src_out_int_cyc>.
    Found 1-bit register for signal <src_out_int_stb>.
    Found 2-bit register for signal <src_out_int_sel>.
    Found 1-bit register for signal <enter_idle>.
    Found 1-bit register for signal <sof_reg>.
    Found 2-bit register for signal <tmp_adr>.
    Found 16-bit register for signal <tmp_dat>.
    Found 1-bit register for signal <tmp_sel>.
    Found 4-bit register for signal <ack_count>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1894_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <ack_count[3]_GND_995_o_add_3_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_995_o_GND_995_o_sub_5_OUT<3:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ep_rx_wb_master_2> synthesized.

Synthesizing Unit <gc_extend_pulse_4>.
    Related source file is "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 10000000
    Found 24-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 24-bit subtractor for signal <GND_1246_o_GND_1246_o_sub_2_OUT<23:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 22
 1024x18-bit dual-port RAM                             : 2
 1024x32-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 1
 128x18-bit dual-port RAM                              : 2
 16x16-bit single-port Read Only RAM                   : 1
 2048x16-bit dual-port RAM                             : 1
 2048x18-bit dual-port RAM                             : 1
 256x20-bit dual-port RAM                              : 1
 256x32-bit single-port Read Only RAM                  : 1
 32768x8-bit dual-port RAM                             : 4
 32x32-bit dual-port RAM                               : 3
 64x16-bit dual-port RAM                               : 1
 64x32-bit single-port Read Only RAM                   : 1
 64x36-bit dual-port RAM                               : 1
 8x16-bit dual-port RAM                                : 1
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 3
# Adders/Subtractors                                   : 117
 10-bit adder                                          : 6
 10-bit subtractor                                     : 3
 11-bit adder                                          : 4
 11-bit addsub                                         : 3
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 12-bit addsub                                         : 2
 12-bit subtractor                                     : 3
 14-bit adder                                          : 2
 16-bit adder                                          : 8
 16-bit subtractor                                     : 2
 17-bit adder                                          : 2
 2-bit adder                                           : 5
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 3
 21-bit adder                                          : 1
 22-bit adder                                          : 7
 24-bit adder                                          : 2
 24-bit subtractor                                     : 1
 28-bit adder                                          : 8
 28-bit subtractor                                     : 1
 29-bit adder                                          : 2
 3-bit adder                                           : 5
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 3
 32-bit adder                                          : 6
 33-bit adder                                          : 2
 33-bit subtractor                                     : 2
 4-bit adder                                           : 3
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 1
 40-bit adder                                          : 3
 5-bit adder                                           : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 7
# Registers                                            : 1372
 1-bit register                                        : 973
 10-bit register                                       : 7
 11-bit register                                       : 9
 12-bit register                                       : 8
 14-bit register                                       : 3
 16-bit register                                       : 51
 17-bit register                                       : 2
 18-bit register                                       : 11
 2-bit register                                        : 39
 20-bit register                                       : 3
 21-bit register                                       : 1
 22-bit register                                       : 14
 23-bit register                                       : 1
 24-bit register                                       : 4
 26-bit register                                       : 1
 28-bit register                                       : 23
 29-bit register                                       : 9
 3-bit register                                        : 37
 32-bit register                                       : 78
 36-bit register                                       : 4
 4-bit register                                        : 19
 40-bit register                                       : 2
 5-bit register                                        : 14
 6-bit register                                        : 9
 7-bit register                                        : 1
 8-bit register                                        : 43
 9-bit register                                        : 6
# Comparators                                          : 55
 1-bit comparator equal                                : 1
 10-bit comparator equal                               : 3
 11-bit comparator equal                               : 3
 14-bit comparator greater                             : 3
 16-bit comparator equal                               : 6
 16-bit comparator greater                             : 3
 2-bit comparator not equal                            : 1
 20-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 8
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 4
 8-bit comparator equal                                : 8
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1025
 1-bit 2-to-1 multiplexer                              : 546
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 4
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 4
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 5
 14-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 80
 16-bit 3-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 77
 20-bit 2-to-1 multiplexer                             : 2
 22-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 7
 26-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 14
 29-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 154
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 11
 40-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 2
 2-bit shifter logical left                            : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 25
# Xors                                                 : 202
 1-bit xor2                                            : 99
 1-bit xor3                                            : 13
 1-bit xor4                                            : 9
 1-bit xor5                                            : 15
 1-bit xor6                                            : 5
 28-bit xor2                                           : 5
 29-bit xor2                                           : 1
 31-bit xor2                                           : 32
 32-bit xor2                                           : 19
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:453 - Model 'SRLC32E' has different characteristics in destination library, some ports are missing:
   Q31 
WARNING:Xst:1290 - Hierarchical block <msi> is unconnected in block <WB_SECONDARY_CON>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_Extend_Debug_Pulses> is unconnected in block <gen_ref_dmtds[0].DMTD_REF>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_Extend_Debug_Pulses> is unconnected in block <gen_feedback_dmtds[0].DMTD_FB>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_Extend_Debug_Pulses> is unconnected in block <gen_with_ext_clock_input.U_DMTD_EXT>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <msi> is unconnected in block <WB_CON>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_Adapter> is unconnected in block <WRPC>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rcb_bin_7> in Unit <U_Inferred_FIFO> is equivalent to the following FF/Latch, which will be removed : <rcb_gray_7> 
INFO:Xst:2261 - The FF/Latch <wcb_bin_7> in Unit <U_Inferred_FIFO> is equivalent to the following FF/Latch, which will be removed : <wcb_gray_7> 
INFO:Xst:2261 - The FF/Latch <rcb_bin_7> in Unit <U_Inferred_FIFO> is equivalent to the following FF/Latch, which will be removed : <rcb_gray_7> 
INFO:Xst:2261 - The FF/Latch <wcb_bin_7> in Unit <U_Inferred_FIFO> is equivalent to the following FF/Latch, which will be removed : <wcb_gray_7> 
INFO:Xst:2261 - The FF/Latch <regs_o_gpsr_fmc_scl_load_o> in Unit <SYSCON> is equivalent to the following 6 FFs/Latches, which will be removed : <regs_o_gpsr_sfp_sda_load_o> <regs_o_gpsr_fmc_sda_load_o> <regs_o_gpsr_sfp_scl_load_o> <regs_o_gpsr_spi_mosi_load_o> <regs_o_gpsr_spi_sclk_load_o> <regs_o_gpsr_spi_ncs_load_o> 
INFO:Xst:2261 - The FF/Latch <regs_out_al_cin_i_28> in Unit <U_Wrapped_Softpll> is equivalent to the following 7 FFs/Latches, which will be removed : <regs_out_al_cin_i_29> <regs_out_al_cin_i_30> <regs_out_al_cin_i_31> <regs_out_al_cref_i_28> <regs_out_al_cref_i_29> <regs_out_al_cref_i_30> <regs_out_al_cref_i_31> 
INFO:Xst:2261 - The FF/Latch <regs_o_tx_fifo_dat_wr_o> in Unit <U_WB_Slave> is equivalent to the following FF/Latch, which will be removed : <regs_o_tx_fifo_type_wr_o> 
INFO:Xst:2261 - The FF/Latch <fsize_wr> in Unit <cmp_xwrf_loopback> is equivalent to the following FF/Latch, which will be removed : <rcv_cnt_inc> 
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_4> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_3> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_2> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_1> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_0> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_15> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_14> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_13> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_12> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_11> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_10> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_9> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_8> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_7> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_6> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_5> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_4> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_3> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_2> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_1> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac_0_0> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <src_out_int_adr_0> (without init value) has a constant value of 0 in block <WRF_SRC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_out_al_cin_i_28> (without init value) has a constant value of 0 in block <U_Wrapped_Softpll>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_15> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_14> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_13> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_12> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_11> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_10> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_9> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_8> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_7> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_6> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_5> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_4> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_3> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_2> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_1> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<1>_0> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_15> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_14> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_13> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_12> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_11> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_10> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_9> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_8> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_7> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_6> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_5> (without init value) has a constant value of 0 in block <cmp_xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_ext> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_p_o> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <Uwb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resync_done_dmtd> (without init value) has a constant value of 1 in block <gen_ref_dmtds[0].DMTD_REF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_ext> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_p_o> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resync_done_dmtd> (without init value) has a constant value of 1 in block <gen_feedback_dmtds[0].DMTD_FB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_ext> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_p_o> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <SYSCON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <U_MDIO_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_pause_mode> (without init value) has a constant value of 0 in block <U_Header_Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ep_ctrl> (without init value) has a constant value of 1 in block <U_Header_Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <resync_done_dmtd> (without init value) has a constant value of 1 in block <gen_with_ext_clock_input.U_DMTD_EXT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <U_MDIO_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_0> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <Uwb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_0> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_0> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <U_WB_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <SYSCON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <Uwb_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <SYSCON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_MDIO_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <U_WB_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_1> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_1> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_1> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <SYSCON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_2> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_2> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_in2out_2> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_ext> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_ext> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <SYSCON>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_ext> (without init value) has a constant value of 0 in block <U_Sync_Start_Pulse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <WRAPPED_DIAGS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ir_d_26> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_27> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_28> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_29> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_30> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_31> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_32> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_33> of sequential type is unconnected in block <gen_with_packet_filter.U_packet_filter>.
WARNING:Xst:2677 - Node <uart_bcr_17> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_18> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_19> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_20> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_21> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_22> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_23> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_24> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_25> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_26> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_27> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_28> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_29> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_30> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_31> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <synced_o> is unconnected in block <U_Sync_Resync_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_0> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_1> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_2> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <synced_o> is unconnected in block <U_Sync_Resync_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_0> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_1> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_2> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <synced_o> is unconnected in block <U_Sync_Resync_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_0> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_1> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <d_out2in_2> is unconnected in block <U_Sync_Start_Pulse>.
WARNING:Xst:1290 - Hierarchical block <U_Sync_Start_Pulse> is unconnected in block <gen_ref_dmtds[0].DMTD_REF>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_Sync_Start_Pulse> is unconnected in block <gen_feedback_dmtds[0].DMTD_FB>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U_Sync_Start_Pulse> is unconnected in block <gen_with_ext_clock_input.U_DMTD_EXT>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:6>> (without init value) have a constant value of 0 in block <ep_pcs_tbi_mdio_wb>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<7:5>> (without init value) have a constant value of 0 in block <ep_wishbone_controller>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<7:3>> (without init value) have a constant value of 0 in block <wrc_syscon_wb>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:1>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:1>> (without init value) have a constant value of 0 in block <wrc_diags_wb>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:6>> (without init value) have a constant value of 0 in block <pps_gen_wb>.
WARNING:Xst:2404 -  FFs/Latches <regs_out_al_cin_i<31:28>> (without init value) have a constant value of 0 in block <wr_softpll_ng>.
WARNING:Xst:2404 -  FFs/Latches <regs_out_al_cref_i<31:28>> (without init value) have a constant value of 0 in block <wr_softpll_ng>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:1>> (without init value) have a constant value of 0 in block <spll_wb_slave>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<5:3>> (without init value) have a constant value of 0 in block <minic_wb_slave>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:3>> (without init value) have a constant value of 0 in block <lbk_wishbone_controller>.

Synthesizing (advanced) Unit <dmtd_with_deglitcher>.
The following registers are absorbed into accumulator <free_cntr>: 1 register on signal <free_cntr>.
The following registers are absorbed into counter <tag_int>: 1 register on signal <tag_int>.
Unit <dmtd_with_deglitcher> synthesized (advanced).

Synthesizing (advanced) Unit <ep_autonegotiation>.
The following registers are absorbed into counter <link_timer>: 1 register on signal <link_timer>.
Unit <ep_autonegotiation> synthesized (advanced).

Synthesizing (advanced) Unit <ep_leds_controller>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <ep_leds_controller> synthesized (advanced).

Synthesizing (advanced) Unit <ep_packet_filter>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
INFO:Xst:3231 - The small RAM <Mram_insn_cmp_mask[3]_PWR_153_o_wide_mux_19_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ir<32:29>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <U_backlog_ram/gen_single_clk.U_RAM_SC/qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_rx_i>      | rise     |
    |     weA            | connected to signal <snk_fab_i_dvalid> | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <snk_fab_i_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_rx_i>      | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <mm_rdata<12:7>> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <pmem_rdata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ep_packet_filter> synthesized (advanced).

Synthesizing (advanced) Unit <ep_rx_crc_size_check>.
The following registers are absorbed into accumulator <byte_cntr>: 1 register on signal <byte_cntr>.
Unit <ep_rx_crc_size_check> synthesized (advanced).

Synthesizing (advanced) Unit <ep_rx_pcs_16bit>.
The following registers are absorbed into counter <cal_pattern_cntr>: 1 register on signal <cal_pattern_cntr>.
Unit <ep_rx_pcs_16bit> synthesized (advanced).

Synthesizing (advanced) Unit <ep_rx_wb_master_2>.
The following registers are absorbed into counter <ack_count>: 1 register on signal <ack_count>.
Unit <ep_rx_wb_master_2> synthesized (advanced).

Synthesizing (advanced) Unit <ep_timestamping_unit>.
The following registers are absorbed into counter <cal_count>: 1 register on signal <cal_count>.
Unit <ep_timestamping_unit> synthesized (advanced).

Synthesizing (advanced) Unit <ep_ts_counter>.
The following registers are absorbed into counter <cntr_r>: 1 register on signal <cntr_r>.
Unit <ep_ts_counter> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_1>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_1> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_2>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_2> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_4>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_4> synthesized (advanced).

Synthesizing (advanced) Unit <gc_frequency_meter>.
The following registers are absorbed into counter <cntr_meas>: 1 register on signal <cntr_meas>.
Unit <gc_frequency_meter> synthesized (advanced).

Synthesizing (advanced) Unit <gc_reset>.
The following registers are absorbed into counter <locked_count>: 1 register on signal <locked_count>.
Unit <gc_reset> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_dualclock>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 36-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka_i>        | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 36-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clkb_i>        | rise     |
    |     weB            | connected to signal <web_i>         | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_dualclock> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_1>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_1> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_10>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_10> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_3>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <web_i>         | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_3> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_4>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_4> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_5>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_5> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_6>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_6> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_8>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_8> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_9>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_9> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_split>.
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o_01> <qb_o_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <s_we_a<1>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i<15:8>>    |          |
    |     doA            | connected to signal <qa_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <s_we_b<1>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i<15:8>>    |          |
    |     doB            | connected to signal <qb_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram0> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o_01_sliced> <qb_o_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <s_we_a<0>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i<7:0>>     |          |
    |     doA            | connected to signal <qa_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <s_we_b<0>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i<7:0>>     |          |
    |     doB            | connected to signal <qb_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram2> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o_01_sliced_sliced> <qb_o_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <s_we_a<2>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i<23:16>>   |          |
    |     doA            | connected to signal <qa_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <s_we_b<2>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i<23:16>>   |          |
    |     doB            | connected to signal <qb_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram3> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o_01_sliced_sliced_sliced> <qb_o_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <s_we_a<3>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i<31:24>>   |          |
    |     doA            | connected to signal <qa_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <s_we_b<3>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i<31:24>>   |          |
    |     doB            | connected to signal <qb_o_01>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_split> synthesized (advanced).

Synthesizing (advanced) Unit <generic_shiftreg_fifo>.
The following registers are absorbed into counter <pointer>: 1 register on signal <pointer>.
Unit <generic_shiftreg_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_async_fifo_1>.
The following registers are absorbed into counter <wcb_bin>: 1 register on signal <wcb_bin>.
The following registers are absorbed into counter <rcb_bin>: 1 register on signal <rcb_bin>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <q_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_wr_i>      | rise     |
    |     weA            | connected to signal <we_int>        | high     |
    |     addrA          | connected to signal <wcb_bin<6:0>>  |          |
    |     diA            | connected to signal <d_i>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_rd_i>      | rise     |
    |     enB            | connected to signal <rd_int>        | high     |
    |     addrB          | connected to signal <rcb_bin<6:0>>  |          |
    |     doB            | connected to signal <q_o>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <inferred_async_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_async_fifo_2>.
The following registers are absorbed into counter <wcb_bin>: 1 register on signal <wcb_bin>.
The following registers are absorbed into counter <rcb_bin>: 1 register on signal <rcb_bin>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <q_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_wr_i>      | rise     |
    |     weA            | connected to signal <we_int>        | high     |
    |     addrA          | connected to signal <wcb_bin<6:0>>  |          |
    |     diA            | connected to signal <d_i>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 18-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_rd_i>      | rise     |
    |     enB            | connected to signal <rd_int>        | high     |
    |     addrB          | connected to signal <rcb_bin<6:0>>  |          |
    |     doB            | connected to signal <q_o>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <inferred_async_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_1>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <inferred_sync_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_2>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <inferred_sync_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_3>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
Unit <inferred_sync_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_4>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
Unit <inferred_sync_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_5>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <inferred_sync_fifo_5> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_6>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <inferred_sync_fifo_6> synthesized (advanced).

Synthesizing (advanced) Unit <inferred_sync_fifo_7>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <usedw>: 1 register on signal <usedw>.
Unit <inferred_sync_fifo_7> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu_medium_icache>.
INFO:Xst:3226 - The RAM <reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <instruction_f<25:21>> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <regfile_data_0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <instruction_f<20:16>> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <regfile_data_1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu_medium_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache_medium_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache_medium_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Multiplier <Mmult_n0056> in block <lm32_multiplier> and adder/subtractor <Madd_c1[15]_e1[15]_add_17_OUT> in block <lm32_multiplier> are combined into a MAC<Maddsub_n0056>.
	The following registers are also absorbed by the MAC: <e1> in block <lm32_multiplier>, <result1,result0> in block <lm32_multiplier>.
	Multiplier <Mmult_n0055> in block <lm32_multiplier> and adder/subtractor <Madd_n0077> in block <lm32_multiplier> are combined into a MAC<Maddsub_n0055>.
	The following registers are also absorbed by the MAC: <d1> in block <lm32_multiplier>.
	Found pipelined multiplier on signal <a0[15]_b0[15]_MuLt_9_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_a0[15]_b0[15]_MuLt_9_OUT by adding 1 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_1>.
INFO:Xst:3231 - The small RAM <Mram_rom> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_1> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_2>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <r_rom>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <slave_o_dat>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_2> synthesized (advanced).

Synthesizing (advanced) Unit <spll_aligner>.
The following registers are absorbed into counter <cnt_in_bin>: 1 register on signal <cnt_in_bin>.
The following registers are absorbed into counter <cnt_ref_bin>: 1 register on signal <cnt_ref_bin>.
Unit <spll_aligner> synthesized (advanced).

Synthesizing (advanced) Unit <uart_async_rx>.
The following registers are absorbed into counter <RxD_cnt_inv>: 1 register on signal <RxD_cnt_inv>.
Unit <uart_async_rx> synthesized (advanced).

Synthesizing (advanced) Unit <wr_gtx_phy_family7>.
The following registers are absorbed into counter <p_reset_pulse.reset_cnt>: 1 register on signal <p_reset_pulse.reset_cnt>.
Unit <wr_gtx_phy_family7> synthesized (advanced).

Synthesizing (advanced) Unit <wr_mini_nic>.
The following registers are absorbed into counter <ntx_timeout>: 1 register on signal <ntx_timeout>.
The following registers are absorbed into counter <ntx_ack_count>: 1 register on signal <ntx_ack_count>.
Unit <wr_mini_nic> synthesized (advanced).

Synthesizing (advanced) Unit <wr_pps_gen>.
The following registers are absorbed into counter <width_cntr>: 1 register on signal <width_cntr>.
Unit <wr_pps_gen> synthesized (advanced).

Synthesizing (advanced) Unit <wrc_periph>.
The following registers are absorbed into counter <cntr_div>: 1 register on signal <cntr_div>.
The following registers are absorbed into counter <cntr_tics>: 1 register on signal <cntr_tics>.
Unit <wrc_periph> synthesized (advanced).

Synthesizing (advanced) Unit <xwrf_loopback>.
The following registers are absorbed into accumulator <txsize>: 1 register on signal <txsize>.
The following registers are absorbed into counter <tx_cnt>: 1 register on signal <tx_cnt>.
The following registers are absorbed into counter <fwd_cnt>: 1 register on signal <fwd_cnt>.
The following registers are absorbed into counter <drp_cnt>: 1 register on signal <drp_cnt>.
The following registers are absorbed into counter <rcv_cnt>: 1 register on signal <rcv_cnt>.
Unit <xwrf_loopback> synthesized (advanced).
WARNING:Xst:2677 - Node <ir_d_26> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_27> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_28> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_29> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_30> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_31> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_32> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <ir_d_33> of sequential type is unconnected in block <ep_packet_filter>.
WARNING:Xst:2677 - Node <uart_bcr_17> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_18> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_19> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_20> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_21> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_22> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_23> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_24> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_25> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_26> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_27> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_28> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_29> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_30> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_31> of sequential type is unconnected in block <wb_simple_uart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 22
 1024x18-bit dual-port block RAM                       : 2
 1024x32-bit dual-port block RAM                       : 1
 1024x8-bit dual-port block RAM                        : 1
 128x18-bit dual-port block RAM                        : 2
 16x16-bit single-port distributed Read Only RAM       : 1
 2048x16-bit dual-port block RAM                       : 1
 2048x18-bit dual-port block RAM                       : 1
 256x20-bit dual-port block RAM                        : 1
 256x32-bit single-port block Read Only RAM            : 1
 32768x8-bit dual-port block RAM                       : 4
 32x32-bit dual-port block RAM                         : 3
 64x16-bit dual-port block RAM                         : 1
 64x32-bit single-port distributed Read Only RAM       : 1
 64x36-bit dual-port block RAM                         : 1
 8x16-bit dual-port block RAM                          : 1
# MACs                                                 : 2
 16x16-to-16-bit MAC                                   : 2
# Multipliers                                          : 1
 16x16-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 58
 1-bit subtractor                                      : 1
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 6
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 5
 2-bit subtractor                                      : 2
 24-bit adder                                          : 1
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 3-bit adder                                           : 5
 3-bit subtractor                                      : 3
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 40-bit adder                                          : 1
 40-bit adder carry in                                 : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 5
# Counters                                             : 56
 10-bit down counter                                   : 1
 10-bit up counter                                     : 5
 11-bit up counter                                     : 3
 11-bit updown counter                                 : 3
 12-bit down counter                                   : 3
 12-bit updown counter                                 : 2
 17-bit up counter                                     : 1
 2-bit updown counter                                  : 1
 21-bit up counter                                     : 1
 22-bit up counter                                     : 4
 24-bit down counter                                   : 1
 24-bit up counter                                     : 1
 28-bit down counter                                   : 1
 28-bit up counter                                     : 6
 3-bit up counter                                      : 1
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 4
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 4
# Accumulators                                         : 5
 14-bit up loadable accumulator                        : 1
 16-bit down loadable accumulator                      : 1
 22-bit up accumulator                                 : 3
# Registers                                            : 5512
 Flip-Flops                                            : 5512
# Comparators                                          : 55
 1-bit comparator equal                                : 1
 10-bit comparator equal                               : 3
 11-bit comparator equal                               : 3
 14-bit comparator greater                             : 3
 16-bit comparator equal                               : 6
 16-bit comparator greater                             : 3
 2-bit comparator not equal                            : 1
 20-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 8
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 4
 8-bit comparator equal                                : 8
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1631
 1-bit 2-to-1 multiplexer                              : 1209
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 32-to-1 multiplexer                             : 4
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 3
 12-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 74
 16-bit 3-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 72
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 5
 26-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 6
 29-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 11
 32-bit 2-to-1 multiplexer                             : 133
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 10
 40-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 2
 2-bit shifter logical left                            : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 25
# Xors                                                 : 202
 1-bit xor2                                            : 99
 1-bit xor3                                            : 13
 1-bit xor4                                            : 9
 1-bit xor5                                            : 15
 1-bit xor6                                            : 5
 28-bit xor2                                           : 5
 29-bit xor2                                           : 1
 31-bit xor2                                           : 32
 32-bit xor2                                           : 19
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <src_fab_o_has_rx_timestamp> (without init value) has a constant value of 0 in block <ep_tx_header_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <src_fab_o_rx_timestamp_valid> (without init value) has a constant value of 0 in block <ep_tx_header_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <forced_dmac<2>_8> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_9> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_10> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_11> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_12> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_13> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_14> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_15> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_0> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_1> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_2> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_3> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_4> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_5> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_6> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_7> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_8> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_9> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_10> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_11> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_12> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_13> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_14> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<1>_15> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_0> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_1> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_2> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_3> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_4> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_5> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_6> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_7> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_8> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_9> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_10> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_11> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_12> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_13> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_14> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac_0_15> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_0> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_1> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_2> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_3> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_4> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_5> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_6> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <forced_dmac<2>_7> (without init value) has a constant value of 0 in block <xwrf_loopback>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <src_out_int_adr_0> (without init value) has a constant value of 0 in block <ep_rx_wb_master_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <regs_o_pfcr0_mm_data_msb_wr_o> in Unit <ep_wishbone_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <regs_o_pfcr0_mm_addr_wr_o> <regs_o_pfcr0_mm_write_wr_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_vcr1_data_wr_o> in Unit <ep_wishbone_controller> is equivalent to the following FF/Latch, which will be removed : <regs_o_vcr1_offset_wr_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_inj_ctrl_pic_conf_ifg_load_o> in Unit <ep_wishbone_controller> is equivalent to the following 5 FFs/Latches, which will be removed : <regs_o_inj_ctrl_pic_mode_id_load_o> <regs_o_inj_ctrl_pic_conf_sel_load_o> <regs_o_inj_ctrl_pic_conf_valid_load_o> <regs_o_inj_ctrl_pic_mode_valid_load_o> <regs_o_inj_ctrl_pic_ena_load_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_dmcr_en_load_o> in Unit <ep_wishbone_controller> is equivalent to the following FF/Latch, which will be removed : <regs_o_dmcr_n_avg_load_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_gpsr_fmc_scl_load_o> in Unit <wrc_syscon_wb> is equivalent to the following 6 FFs/Latches, which will be removed : <regs_o_gpsr_fmc_sda_load_o> <regs_o_gpsr_sfp_scl_load_o> <regs_o_gpsr_sfp_sda_load_o> <regs_o_gpsr_spi_mosi_load_o> <regs_o_gpsr_spi_sclk_load_o> <regs_o_gpsr_spi_ncs_load_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_dfr_spll_value_wr_o> in Unit <spll_wb_slave> is equivalent to the following FF/Latch, which will be removed : <regs_o_dfr_spll_eos_wr_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_dac_main_value_wr_o> in Unit <spll_wb_slave> is equivalent to the following FF/Latch, which will be removed : <regs_o_dac_main_dac_sel_wr_o> 
INFO:Xst:2261 - The FF/Latch <regs_o_tx_fifo_dat_wr_o> in Unit <minic_wb_slave> is equivalent to the following FF/Latch, which will be removed : <regs_o_tx_fifo_type_wr_o> 
INFO:Xst:2261 - The FF/Latch <i_stb_o> in Unit <lm32_instruction_unit_medium_icache> is equivalent to the following FF/Latch, which will be removed : <i_cyc_o> 
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit_medium_icache> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 
INFO:Xst:2261 - The FF/Latch <fsize_wr> in Unit <xwrf_loopback> is equivalent to the following FF/Latch, which will be removed : <rcv_cnt_inc> 
WARNING:Xst:1710 - FF/Latch <tx_pause_mode> (without init value) has a constant value of 0 in block <ep_tx_header_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ep_ctrl> (without init value) has a constant value of 1 in block <ep_tx_header_processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <gen_with_ext_clock_input.U_DMTD_EXT/resync_p_o> of sequential type is unconnected in block <wr_softpll_ng>.
WARNING:Xst:2973 - All outputs of instance <gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done> of block <gc_sync_ffs_1> are unconnected in block <wr_softpll_ng>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <gen_feedback_dmtds[0].DMTD_FB/U_Extend_Debug_Pulses> of block <gc_extend_pulse_2> are unconnected in block <wr_softpll_ng>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done> of block <gc_sync_ffs_1> are unconnected in block <wr_softpll_ng>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <gen_ref_dmtds[0].DMTD_REF/resync_p_o> of sequential type is unconnected in block <wr_softpll_ng>.
WARNING:Xst:2973 - All outputs of instance <gen_ref_dmtds[0].DMTD_REF/U_Extend_Debug_Pulses> of block <gc_extend_pulse_2> are unconnected in block <wr_softpll_ng>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done> of block <gc_sync_ffs_1> are unconnected in block <wr_softpll_ng>. Underlying logic will be removed.
WARNING:Xst:1710 - FF/Latch <slave2_out_ack> (without init value) has a constant value of 0 in block <xwb_dpram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matrix_old_2_0> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_2_1> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <matrix_old_2_2> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/FSM_0> on signal <state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 s_sync_lost | 000
 s_stabilize | 001
 s_slide     | 010
 s_pause     | 011
 s_got_sync  | 100
 s_reset_cdr | unreached
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/FSM_4> on signal <rx_state[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 rx_noframe      | 000
 rx_cr           | 001
 rx_spd_preamble | 010
 rx_payload      | 011
 rx_extend       | 100
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/FSM_5> on signal <state[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 loss_of_sync     | 0000
 cd_acq_1         | 0001
 cd_acq_2         | 0010
 cd_acq_3         | 0011
 sync_acquired_1  | 0100
 sync_acquired_2  | 0101
 sync_acquired_3  | 0110
 sync_acquired_4  | 0111
 sync_acquired_2a | 1000
 sync_acquired_3a | 1001
 sync_acquired_4a | 1010
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/FSM_3> on signal <tx_state[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 tx_comma_idle   | 0000
 tx_cal          | 0001
 tx_cr12         | 0010
 tx_cr34         | 0011
 tx_spd_preamble | 0100
 tx_data         | 0101
 tx_preamble     | 0110
 tx_sfd          | 0111
 tx_epd          | 1000
 tx_extend       | 1001
 tx_gen_error    | 1010
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/FSM_6> on signal <state[1:3]> with user encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 an_enable               | 000
 an_restart              | 001
 an_ability_detect       | 010
 an_disable_link_ok      | 011
 an_acknowledge_detect   | 100
 an_complete_acknowledge | 101
 an_idle_detect          | 110
 an_link_ok              | 111
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/FSM_8> on signal <state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 txf_idle         | 000
 txf_delayed_sof  | unreached
 txf_addr         | 010
 txf_data         | 011
 txf_gap          | 100
 txf_pad          | 101
 txf_abort        | 110
 txf_store_tstamp | 111
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/FSM_7> on signal <oob_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 oob_idle | 00
 oob_1    | 11
 oob_2    | 01
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Insert_CRC/FSM_9> on signal <state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 wait_crc | 001
 embed_1  | 010
 embed_2  | 011
 embed_3  | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/FSM_10> on signal <state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 st_wait_frame | 00
 st_data       | 01
 st_oob        | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/FSM_11> on signal <out_cur_addr[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 00    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/FSM_12> on signal <state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 wait_frame | 00
 wait_mbuf  | 01
 gen_status | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/FSM_13> on signal <state[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 data         | 001
 flush_stall  | 011
 finish_cycle | 110
 throw_error  | 010
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_TX/FSM_17> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/FSM_18> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1000  | 0001
 1001  | 0010
 1010  | 0011
 1011  | 0100
 1100  | 0101
 1101  | 0110
 1110  | 0111
 1111  | 1000
 0001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/FSM_2> on signal <state[1:2]> with user encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/FSM_2> on signal <state[1:2]> with user encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/FSM_2> on signal <state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 wait_stable_0 | 00
 wait_edge     | 01
 got_edge      | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/FSM_14> on signal <ntx_state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 tx_idle       | 000
 tx_status     | 001
 tx_packet     | 010
 tx_flush      | 011
 tx_end_packet | 100
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/FSM_15> on signal <nrx_state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 rx_wait_frame | 00
 rx_frame      | 01
 rx_full       | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/FSM_16> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/FSM_19> on signal <demux[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 dmux_wait    | 00
 dmux_status  | 01
 dmux_payload | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_dac_arb/FSM_1> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 wait_done | 00
 load_dac  | 01
 wait_data | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FSM_20> on signal <lbk_rxfsm[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 payload | 11
 drop    | 01
 fend    | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/FSM_21> on signal <lbk_txfsm[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 get_size | 01
 payload  | 10
 eof      | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/WRF_SRC/FSM_22> on signal <state[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 data         | 001
 flush_stall  | 011
 finish_cycle | 110
 throw_error  | 010
--------------------------
WARNING:Xst:2677 - Node <commas_missed_4> of sequential type is unconnected in block <gtp_bitslide>.
WARNING:Xst:1710 - FF/Latch <rddata_reg_16> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_17> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_18> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_19> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_20> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_21> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_22> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_23> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_24> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_25> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_26> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_27> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_28> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_29> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_30> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_31> (without init value) has a constant value of 0 in block <ep_pcs_tbi_mdio_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <an_tx_val_o_0> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_1> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_2> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_3> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_4> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_6> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_9> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_10> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_11> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <an_tx_val_o_15> (without init value) has a constant value of 0 in block <ep_autonegotiation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <src_out_int_sel_1> (without init value) has a constant value of 1 in block <ep_rx_wb_master_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rddata_reg_19> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_20> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_21> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_22> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_23> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_24> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_25> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_26> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_27> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_28> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_29> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_30> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_31> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tag_src_pre_2> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_pre_3> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_pre_4> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_pre_5> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_2> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_3> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_4> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_src_5> (without init value) has a constant value of 0 in block <wr_softpll_ng>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <usedw_10> of sequential type is unconnected in block <inferred_sync_fifo_3>.
WARNING:Xst:1710 - FF/Latch <irq_i_d0_2> (without init value) has a constant value of 0 in block <wbgen2_eic_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_i_d1_2> (without init value) has a constant value of 0 in block <wbgen2_eic_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_i_d2_2> (without init value) has a constant value of 0 in block <wbgen2_eic_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_2> (without init value) has a constant value of 0 in block <wbgen2_eic_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_31> (without init value) has a constant value of 0 in block <lm32_instruction_unit_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <matrix_old_2_3> (without init value) has a constant value of 0 in block <xwb_crossbar_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <usedw_3> of sequential type is unconnected in block <inferred_sync_fifo_7>.
WARNING:Xst:1710 - FF/Latch <src_out_int_sel_1> (without init value) has a constant value of 1 in block <ep_rx_wb_master_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit_medium_icache> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 

Optimizing unit <clbv2_wr_ref_top> ...

Optimizing unit <xwrc_platform_xilinx> ...

Optimizing unit <wr_gtx_phy_family7> ...

Optimizing unit <gc_sync_ffs_1> ...

Optimizing unit <gtp_bitslide> ...

Optimizing unit <gc_extend_pulse_1> ...

Optimizing unit <gc_reset> ...

Optimizing unit <wr_core> ...

Optimizing unit <wr_endpoint> ...

Optimizing unit <ep_1000basex_pcs> ...

Optimizing unit <ep_rx_pcs_16bit> ...

Optimizing unit <ep_sync_detect_16bit> ...

Optimizing unit <gc_extend_pulse_3> ...

Optimizing unit <ep_tx_pcs_16bit> ...

Optimizing unit <inferred_async_fifo_1> ...

Optimizing unit <gc_sync_register> ...

Optimizing unit <ep_pcs_tbi_mdio_wb> ...

Optimizing unit <ep_autonegotiation> ...

Optimizing unit <ep_tx_header_processor> ...

Optimizing unit <ep_tx_crc_inserter> ...

Optimizing unit <gc_crc_gen> ...

Optimizing unit <ep_timestamping_unit> ...

Optimizing unit <ep_ts_counter> ...

Optimizing unit <gc_sync_ffs_2> ...

Optimizing unit <ep_wishbone_controller> ...

Optimizing unit <ep_rx_path> ...

Optimizing unit <ep_packet_filter> ...

Optimizing unit <gc_pulse_synchronizer> ...

Optimizing unit <ep_rx_oob_insert> ...

Optimizing unit <ep_rx_crc_size_check> ...

Optimizing unit <ep_rx_buffer> ...

Optimizing unit <inferred_sync_fifo_2> ...

Optimizing unit <generic_shiftreg_fifo> ...

Optimizing unit <ep_clock_alignment_fifo> ...

Optimizing unit <inferred_async_fifo_2> ...

Optimizing unit <ep_rx_status_reg_insert> ...

Optimizing unit <ep_rx_wb_master_1> ...

Optimizing unit <ep_leds_controller> ...

Optimizing unit <wrc_periph> ...

Optimizing unit <wrc_syscon_wb> ...

Optimizing unit <wb_simple_uart> ...

Optimizing unit <simple_uart_wb> ...

Optimizing unit <uart_baud_gen> ...

Optimizing unit <uart_async_tx> ...

Optimizing unit <uart_async_rx> ...

Optimizing unit <inferred_sync_fifo_5> ...

Optimizing unit <wb_onewire_master> ...

Optimizing unit <sockit_owm> ...

Optimizing unit <wrc_diags_wb> ...

Optimizing unit <xwb_crossbar_3> ...

Optimizing unit <wr_pps_gen> ...

Optimizing unit <pps_gen_wb> ...

Optimizing unit <wr_softpll_ng> ...

Optimizing unit <gc_extend_pulse_2> ...

Optimizing unit <gc_frequency_meter> ...

Optimizing unit <spll_aligner> ...

Optimizing unit <gc_pulse_synchronizer2> ...

Optimizing unit <spll_wb_slave> ...

Optimizing unit <wbgen2_eic_1> ...

Optimizing unit <inferred_sync_fifo_1> ...

Optimizing unit <wr_mini_nic> ...
WARNING:Xst:1710 - FF/Latch <src_sel_o_1> (without init value) has a constant value of 1 in block <wr_mini_nic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <src_sel_o_1> (without init value) has a constant value of 1 in block <wr_mini_nic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ntx_state_FSM_FFd2> in Unit <wr_mini_nic> is equivalent to the following FF/Latch, which will be removed : <src_stb_int> 

Optimizing unit <inferred_sync_fifo_3> ...

Optimizing unit <inferred_sync_fifo_4> ...

Optimizing unit <minic_wb_slave> ...

Optimizing unit <wbgen2_eic_2> ...

Optimizing unit <xwb_lm32> ...

Optimizing unit <lm32_cpu_medium_icache> ...

Optimizing unit <lm32_interrupt_medium_icache> ...
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_3> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_1> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_3> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_1> (without init value) has a constant value of 0 in block <lm32_interrupt_medium_icache>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lm32_instruction_unit_medium_icache> ...

Optimizing unit <lm32_icache_medium_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit_medium_icache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_decoder_medium_icache> ...

Optimizing unit <xwb_dpram> ...

Optimizing unit <generic_dpram_split> ...

Optimizing unit <xwb_crossbar_1> ...

Optimizing unit <sdb_rom_1> ...

Optimizing unit <xwrf_mux> ...

Optimizing unit <spec_serial_dac_arb> ...

Optimizing unit <spec_serial_dac> ...

Optimizing unit <xwrf_loopback> ...

Optimizing unit <lbk_wishbone_controller> ...

Optimizing unit <inferred_sync_fifo_6> ...

Optimizing unit <inferred_sync_fifo_7> ...

Optimizing unit <ep_rx_wb_master_2> ...

Optimizing unit <gc_extend_pulse_4> ...
WARNING:Xst:1303 - From in and out of unit gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse, both signals data_i and gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse, both signals data_i and gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit U_sync_reset_rxclk, both signals data_i and U_sync_reset_txclk/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit U_sync_reset_ext, both signals data_i and U_sync_reset_txclk/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit U_Sync_reset_refclk, both signals data_i and U_sync_reset_txclk/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit U_sync_reset_dmtd, both signals data_i and U_sync_reset_txclk/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS, both signals U_sync_mcr_reset/data_i and cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/data_i have a KEEP attribute, signal U_sync_mcr_reset/data_i will be lost.
WARNING:Xst:1303 - From in and out of unit cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS, both signals U_sync_power_down/data_i and cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/data_i have a KEEP attribute, signal U_sync_power_down/data_i will be lost.
WARNING:Xst:1303 - From in and out of unit cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f, both signals data_i and cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f, both signals data_i and cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1303 - From in and out of unit cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx, both signals data_i and cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/data_i have a KEEP attribute, signal data_i will be lost.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_1_17> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_p_d0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/in_ext> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/q_p_o> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/q_p_o> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/in_ext> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_p_d0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_p_d0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/in_ext> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/q_p_o> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_in2out_0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_in2out_0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_17> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_in2out_1> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_in2out_1> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_1> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_in2out_2> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_in2out_2> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_in2out_2> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/out_ext> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/out_ext> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/out_ext> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_arst_edge/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_arst_edge/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_txclk/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_txclk/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_enable/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_enable/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_error_o/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_an_tx_en/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_an_tx_en/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/fc_pause_ready_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/wb_out_rty> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_done_gen/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_done_gen/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_stb_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/overflow_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_cs_start_sync2> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_cs_start_sync1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_cs_start_sync0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_cs_start_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_rst_cnt_dly0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_tscr_cs_start_int_delay> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ep_ecr_rst_cnt_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_dmsr_ps_rdy_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_inj_ctrl_pic_conf_ifg_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_dmcr_en_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_tcar_pcp_map_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_vcr1_data_wr_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_tscr_cs_start_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/regs_o_ecr_rst_cnt_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/src_wb_cyc_d0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_sync_pfcr0_enable/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_sync_pfcr0_enable/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/rmon_crc_err_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/rmon_giant_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/rmon_runt_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/rmon_pcs_err_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count_3> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count_2> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/rmon_pfilter_drop_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/led_green_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/led_red_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_led_link_dly0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_led_stat_dly0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_led_link_dly0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_led_stat_dly0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_led_link_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_led_link_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_led_stat_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpsr_led_stat_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_diag_dat_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_led_link_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpcr_led_stat_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_led_link_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_gpsr_led_stat_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_error> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_sync_tag_strobe/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_sync_tag_strobe/synced_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/npulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/ppulse_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_11> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_10> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_9> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_8> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_7> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_6> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_5> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_4> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_3> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_2> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/cntr_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Extend_Debug_Pulses/extended_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_dfr_spll_value_wr_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_f_ext_valid_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_f_ref_valid_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/regs_o_f_dmtd_valid_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/txtsu_ack_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/snk_ack_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_9> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_8> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_7> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_6> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_5> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_4> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_3> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_2> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/usedw_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/tx_ts_read_ack_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/wb_irq_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_31> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_30> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_29> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_28> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_27> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_26> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_25> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_24> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_23> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_22> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_21> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_20> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_19> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_18> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/data_addr_reg_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_31> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_30> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_29> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_28> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_27> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_26> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_25> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_24> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_23> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_22> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_21> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_20> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_19> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_18> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/inst_addr_reg_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_30> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_29> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_28> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_27> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_26> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_25> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_24> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_23> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_22> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_21> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_20> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_19> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_18> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_30> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_29> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_28> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_27> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_26> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_25> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_24> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_23> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_22> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_21> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_20> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_19> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_18> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_17> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_16> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_15> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_14> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_13> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_12> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_11> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_10> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_9> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_8> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_7> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_6> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_5> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_4> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_3> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_w_2> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_31> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_30> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_29> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_28> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_27> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_26> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_25> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_24> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_23> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_22> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_21> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_20> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_19> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_18> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/wrf_snk_o_ack> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/lbk_mcr_clr_dly0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/lbk_mcr_clr_int> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/regs_o_fwd_cnt_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/regs_o_drp_cnt_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/regs_o_dmac_h_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/regs_o_dmac_l_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/regs_o_rcv_cnt_load_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/U_WB_SLAVE/regs_o_mcr_clr_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/usedw_2> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/usedw_1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/usedw_0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_out2in_0> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_out2in_1> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/d_out2in_2> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Start_Pulse/ready> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_out2in_0> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_out2in_1> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/d_out2in_2> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Start_Pulse/ready> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_out2in_0> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_out2in_1> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/d_out2in_2> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Start_Pulse/ready> is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_unmask_o> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_unmask_sync1> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:2677 - Node <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_pps_unmask_sync0> of sequential type is unconnected in block <clbv2_wr_ref_top>.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_3> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_4> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_5> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_6> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_7> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_8> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_9> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_10> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/divider_11> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_0> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_1> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_2> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_3> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_4> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_5> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_6> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_7> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_8> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_9> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_10> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_11> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_12> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_13> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_14> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/regs_in_tsr0_fid_i_15> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr_1> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr_1> (without init value) has a constant value of 0 in block <clbv2_wr_ref_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/ack_in_progress> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/ack_sreg> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_10> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_10> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_11> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_11> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_3> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/direction_x> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_12> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_12> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_13> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_13> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_14> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_14> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/reb> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/reb> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_20> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_20> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_15> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_15> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_21> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_21> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_16> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_16> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_22> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_22> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_17> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_17> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_23> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_23> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_x> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_18> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_18> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_24> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_24> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_19> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_19> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_25> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_25> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_26> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_26> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_27> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_27> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_0> in Unit <clbv2_wr_ref_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_0> <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_div_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_1> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_2> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_3> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_4> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_5> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_5> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_6> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_6> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_7> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_7> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_8> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_8> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_9> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_ref_bin_9> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/ack_sreg> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/ack_in_progress> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_0> in Unit <clbv2_wr_ref_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_0> <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_1> in Unit <clbv2_wr_ref_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_1> <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_2> in Unit <clbv2_wr_ref_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_2> <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_dac_arb/state_FSM_FFd2> in Unit <clbv2_wr_ref_top> is equivalent to the following FF/Latch, which will be removed : <cmp_xwrc_board_clbv2/cmp_dac_arb/dac_load> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_EXT_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0> in Unit <clbv2_wr_ref_top> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_DMTD_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0> <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_Meas_REF_Freq/gen_external_timebase.U_Sync_Gate/d_p_d0> 
Found area constraint ratio of 100 (+ 5) on block clbv2_wr_ref_top, actual ratio is 10.
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/exception_m has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_stb_o has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_26 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_27 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_28 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_29 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/instruction_d_30 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ie has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/im_0 has been replicated 1 time(s)
FlipFlop cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/ip_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <clbv2_wr_ref_top> :
	Found 3-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_rstlogic_reset/shifters_0_0>.
	Found 3-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_rstlogic_reset/shifters_1_0>.
	Found 3-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/fifo_clear_n_d4>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_16>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_15>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_14>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_13>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_12>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_11>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_10>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_9>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_8>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_7>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_6>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_5>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_4>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_3>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_2>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_1>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_0_0>.
	Found 4-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_1>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_27>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_26>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_25>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_24>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_23>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_22>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_21>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_20>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_19>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_18>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_17>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_16>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_15>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_14>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_13>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_12>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_11>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_10>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_9>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_8>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_7>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_6>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_5>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_4>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_3>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_2>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_1>.
	Found 2-bit shift register for signal <cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_gray_xd_0>.
Unit <clbv2_wr_ref_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5692
 Flip-Flops                                            : 5692
# Shift Registers                                      : 49
 2-bit shift register                                  : 45
 3-bit shift register                                  : 3
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : clbv2_wr_ref_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9541
#      GND                         : 1
#      INV                         : 99
#      LUT1                        : 631
#      LUT2                        : 491
#      LUT3                        : 1216
#      LUT4                        : 642
#      LUT5                        : 1058
#      LUT6                        : 2828
#      MUXCY                       : 1240
#      MUXF7                       : 97
#      VCC                         : 1
#      XORCY                       : 1237
# FlipFlops/Latches                : 5745
#      FD                          : 266
#      FD_1                        : 5
#      FDC                         : 528
#      FDC_1                       : 14
#      FDCE                        : 1435
#      FDE                         : 718
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 694
#      FDR_1                       : 2
#      FDRE                        : 1984
#      FDRE_1                      : 8
#      FDS                         : 10
#      FDSE                        : 69
# RAMS                             : 48
#      RAMB18E1                    : 8
#      RAMB36E1                    : 40
# Shift Registers                  : 60
#      SRLC16E                     : 49
#      SRLC32E                     : 11
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 37
#      IBUF                        : 11
#      IBUFDS_GTE2                 : 1
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 5
#      OBUF                        : 18
# GigabitIOs                       : 1
#      GTXE2_CHANNEL               : 1
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 5
#      MMCME2_ADV                  : 4
#      STARTUPE2                   : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5745  out of  202800     2%  
 Number of Slice LUTs:                 7025  out of  101400     6%  
    Number used as Logic:              6965  out of  101400     6%  
    Number used as Memory:               60  out of  35000     0%  
       Number used as SRL:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9101
   Number with an unused Flip Flop:    3356  out of   9101    36%  
   Number with an unused LUT:          2076  out of   9101    22%  
   Number of fully used LUT-FF pairs:  3669  out of   9101    40%  
   Number of unique control sets:       284

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               44  out of    325    13%  
    Number using Block RAM only:         44
 Number of BUFG/BUFGCTRLs:                9  out of     32    28%  
 Number of DSP48E1s:                      3  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------------------------+------------------------+-------+
clk_125m_gtx_p_i                                                                         | IBUF+IBUFDS_GTE2       | 12    |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin          | BUFG                   | 467   |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys | BUFG                   | 4166  |
clk_20m_vcxo_i                                                                           | IBUFG                  | 5     |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin          | BUFG                   | 724   |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd| BUFG                   | 363   |
dio_clk_p_i                                                                              | IBUFGDS+BUFG           | 122   |
-----------------------------------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                          | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/we_int(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/we_int1:O)          | NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem)                                        | 4     |
cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/we_int(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/we_int1:O)                      | NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/Mram_mem)                                              | 4     |
cmp_xwrc_board_clbv2/cmp_arst_edge/rst_n_i_inv(XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC_WB_SECONDARY_CON/rom/Mram_rom1)                                                                                                             | 2     |
cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/we_int(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/we_int3:O)                                                                                              | NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram)                                               | 2     |
cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/we_int(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/we_int1:O)                                                            | NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram)                              | 2     |
cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o_dvalid(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/pcs_fab_o_dvalid:Q)                                           | NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram)              | 2     |
cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/we_int(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/we_int1:O)| NONE(cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram)| 2     |
cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/we_int(cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/we_int1:O)                                                                                                                                                                              | NONE(cmp_xwrc_board_clbv2/cmp_xwrf_loopback/SIZE_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram)                                                                                       | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.185ns (Maximum Frequency: 192.864MHz)
   Minimum input arrival time before clock: 1.827ns
   Maximum output required time after clock: 1.378ns
   Maximum combinational path delay: 0.399ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_125m_gtx_p_i'
  Clock period: 1.977ns (frequency: 505.817MHz)
  Total number of paths / destination ports: 96 / 26
-------------------------------------------------------------------------
Delay:               1.977ns (Levels of Logic = 2)
  Source:            cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0 (FF)
  Destination:       cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_6 (FF)
  Source Clock:      clk_125m_gtx_p_i rising
  Destination Clock: clk_125m_gtx_p_i rising

  Data Path: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0 to cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.282   0.531  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0 (cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0)
     LUT2:I0->O            1   0.053   0.413  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/n0000_inv_SW0 (N2)
     LUT6:I5->O            8   0.053   0.445  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/n0000_inv (cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/n0000_inv)
     FDCE:CE                   0.200          cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/p_reset_pulse.reset_cnt_0
    ----------------------------------------
    Total                      1.977ns (0.588ns logic, 1.389ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin'
  Clock period: 4.142ns (frequency: 241.429MHz)
  Total number of paths / destination ports: 19346 / 964
-------------------------------------------------------------------------
Delay:               4.142ns (Levels of Logic = 4)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram (RAM)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp (FF)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin rising
  Destination Clock: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO12    1   2.080   0.725  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pmem_rdata<12>)
     LUT6:I1->O            1   0.053   0.725  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pmem_rdata[15]_mask[15]_and_21_OUT<12>1 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pmem_rdata[15]_mask[15]_and_21_OUT<12>)
     LUT6:I1->O            1   0.053   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mcompar_insn_cmp_value[15]_pmem_rdata[15]_equal_23_o_lut<4> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mcompar_insn_cmp_value[15]_pmem_rdata[15]_equal_23_o_lut<4>)
     MUXCY:S->O            1   0.291   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mcompar_insn_cmp_value[15]_pmem_rdata[15]_equal_23_o_cy<4> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mcompar_insn_cmp_value[15]_pmem_rdata[15]_equal_23_o_cy<4>)
     MUXCY:CI->O           1   0.204   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mcompar_insn_cmp_value[15]_pmem_rdata[15]_equal_23_o_cy<5> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_cmp_value[15]_pmem_rdata[15]_equal_23_o)
     FDE:D                     0.011          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp
    ----------------------------------------
    Total                      4.142ns (2.692ns logic, 1.450ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys'
  Clock period: 5.185ns (frequency: 192.864MHz)
  Total number of paths / destination ports: 313395 / 11195
-------------------------------------------------------------------------
Delay:               5.185ns (Levels of Logic = 9)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_2 (FF)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2 (FF)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys rising
  Destination Clock: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_2 to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.759  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_2 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/write_idx_m_2)
     LUT6:I0->O            1   0.053   0.485  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/raw_m_01_1 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/raw_m_011)
     LUT2:I0->O            4   0.053   0.433  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/raw_m_03 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/raw_m_0)
     LUT6:I5->O            1   0.053   0.602  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/stall_a2 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/stall_a2)
     LUT6:I3->O            2   0.053   0.419  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/stall_a3 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/stall_a3)
     LUT6:I5->O           10   0.053   0.472  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/stall_a7 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/stall_a)
     LUT5:I4->O            2   0.053   0.419  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/iflush1_SW0 (N999)
     LUT6:I5->O            1   0.053   0.413  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/iflush1_1 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/iflush1)
     LUT6:I5->O            1   0.053   0.413  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2-In23_SW0 (N919)
     LUT6:I5->O            1   0.053   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2-In23 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2-In2)
     FDR:D                     0.011          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/state_FSM_FFd2
    ----------------------------------------
    Total                      5.185ns (0.770ns logic, 4.415ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20m_vcxo_i'
  Clock period: 1.622ns (frequency: 616.523MHz)
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Delay:               1.622ns (Levels of Logic = 1)
  Source:            cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0 (FF)
  Destination:       cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3 (FF)
  Source Clock:      clk_20m_vcxo_i rising
  Destination Clock: clk_20m_vcxo_i rising

  Data Path: cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0 to cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.282   0.668  cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0 (cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0)
     LUT4:I0->O            4   0.053   0.419  cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv11 (cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count[3]_PWR_67_o_equal_1_o_inv)
     FDCE:CE                   0.200          cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_0
    ----------------------------------------
    Total                      1.622ns (0.535ns logic, 1.087ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin'
  Clock period: 4.155ns (frequency: 240.674MHz)
  Total number of paths / destination ports: 15027 / 1411
-------------------------------------------------------------------------
Delay:               4.155ns (Levels of Logic = 2)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem (RAM)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem (RAM)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin rising
  Destination Clock: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    5   2.080   0.662  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/fifo_packed_out<15>)
     LUT6:I2->O            3   0.053   0.427  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/fifo_read_int (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/fifo_read_int)
     LUT2:I1->O           17   0.053   0.505  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_int1 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_int)
     RAMB18E1:ENBWREN          0.375          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/Mram_mem
    ----------------------------------------
    Total                      4.155ns (2.561ns logic, 1.594ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd'
  Clock period: 3.255ns (frequency: 307.220MHz)
  Total number of paths / destination ports: 8102 / 686
-------------------------------------------------------------------------
Delay:               3.255ns (Levels of Logic = 8)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_0 (FF)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_0 (FF)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd rising
  Destination Clock: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_0 to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.753  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_0 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr_0)
     LUT6:I0->O            1   0.053   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<0> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<1> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<2> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<4> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<4>)
     MUXCY:CI->O          20   0.178   0.850  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o)
     LUT5:I0->O           22   0.053   0.535  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0151_inv1 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0151_inv)
     FDE:CE                    0.200          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_0
    ----------------------------------------
    Total                      3.255ns (1.117ns logic, 2.138ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dio_clk_p_i'
  Clock period: 3.417ns (frequency: 292.684MHz)
  Total number of paths / destination ports: 3073 / 175
-------------------------------------------------------------------------
Delay:               3.417ns (Levels of Logic = 3)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_16 (FF)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_27 (FF)
  Source Clock:      dio_clk_p_i rising
  Destination Clock: dio_clk_p_i rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_16 to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.282   0.759  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_16 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_16)
     LUT6:I0->O            1   0.053   0.602  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/_n00834 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/_n00834)
     LUT6:I3->O            1   0.053   0.739  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/_n00836_SW0 (N1017)
     LUT6:I0->O           28   0.053   0.551  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/_n00836 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/_n0083)
     FDR:R                     0.325          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_0
    ----------------------------------------
    Total                      3.417ns (0.766ns logic, 2.651ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.262ns (Levels of Logic = 1)
  Source:            cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll:LOCKED (PAD)
  Destination:       cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_9 (FF)
  Destination Clock: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys rising

  Data Path: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll:LOCKED to cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/cntr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      2   0.000   0.405  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll (cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.pll_sys_locked)
     INV:I->O             11   0.067   0.465  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/rst_n_i_inv1_INV_0 (cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/rst_n_i_inv)
     FDCE:CLR                  0.325          cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset/extended_int
    ----------------------------------------
    Total                      1.262ns (0.392ns logic, 0.870ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20m_vcxo_i'
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Offset:              1.406ns (Levels of Logic = 1)
  Source:            cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll:LOCKED (PAD)
  Destination:       cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3 (FF)
  Destination Clock: clk_20m_vcxo_i rising

  Data Path: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll:LOCKED to cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      1   0.000   0.602  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_dmtd_clk_pll (cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.pll_dmtd_locked)
     LUT4:I1->O            5   0.053   0.426  cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_i_inv1 (cmp_xwrc_board_clbv2/cmp_rstlogic_reset/locked_i_inv)
     FDC:CLR                   0.325          cmp_xwrc_board_clbv2/cmp_rstlogic_reset/master_rstn
    ----------------------------------------
    Total                      1.406ns (0.378ns logic, 1.028ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dio_clk_p_i'
  Total number of paths / destination ports: 463 / 57
-------------------------------------------------------------------------
Offset:              1.827ns (Levels of Logic = 30)
  Source:            pps_i (PAD)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_27 (FF)
  Destination Clock: dio_clk_p_i rising

  Data Path: pps_i to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.000   0.639  pps_i_IBUF (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/data_i)
     LUT3:I1->O            1   0.053   0.399  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/pps_ext_p_rst_n_ext_i_OR_146_o_inv1 (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/pps_ext_p_rst_n_ext_i_OR_146_o_inv)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<0> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<1> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<2> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<3> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<4> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<5> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<6> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<7> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<8> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<9> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<10> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<11> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<12> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<13> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<14> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<15> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<16> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<17> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<18> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<19> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<20> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<21> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<22> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<23> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<24> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<25> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<25>)
     MUXCY:CI->O           0   0.015   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<26> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_cy<26>)
     XORCY:CI->O           1   0.320   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin_xor<27> (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/Mcount_cnt_in_bin27)
     FDR:D                     0.011          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_27
    ----------------------------------------
    Total                      1.827ns (0.789ns logic, 1.038ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_125m_gtx_p_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.672ns (Levels of Logic = 2)
  Source:            sfp_los_i (PAD)
  Destination:       cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0 (FF)
  Destination Clock: clk_125m_gtx_p_i rising

  Data Path: sfp_los_i to cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.608  sfp_los_i_IBUF (sfp_los_i_IBUF)
     LUT4:I1->O            1   0.053   0.000  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1 (cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/data_i)
     FD:D                      0.011          cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_EdgeDet_rst_i/sync0
    ----------------------------------------
    Total                      0.672ns (0.064ns logic, 0.608ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.564ns (Levels of Logic = 1)
  Source:            pps_i (PAD)
  Destination:       cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/sync0 (FF)
  Destination Clock: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin rising

  Data Path: pps_i to cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/sync0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.000   0.553  pps_i_IBUF (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/data_i)
     FD:D                      0.011          cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/U_Sync_pps_refclk/sync0
    ----------------------------------------
    Total                      0.564ns (0.011ns logic, 0.553ns route)
                                       (2.0% logic, 98.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys'
  Total number of paths / destination ports: 24 / 18
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/sendingData (FF)
  Destination:       pll25dac_cs_n_o (PAD)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys rising

  Data Path: cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/sendingData to pll25dac_cs_n_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             61   0.282   0.644  cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/sendingData (cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/sendingData)
     LUT2:I0->O            1   0.053   0.399  cmp_xwrc_board_clbv2/cmp_dac_arb/U_DAC/dac_cs_n_o<1>1 (pll20dac_cs_n_o_OBUF)
     OBUF:I->O                 0.000          pll20dac_cs_n_o_OBUF (pll20dac_cs_n_o)
    ----------------------------------------
    Total                      1.378ns (0.335ns logic, 1.043ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.371ns (Levels of Logic = 2)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/pps_led_o (FF)
  Destination:       led_o (PAD)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/pps_led_o to led_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             30   0.282   0.637  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/pps_led_o (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/pps_led_o)
     LUT2:I0->O            1   0.053   0.399  U_Extend_PPS/extended_o1 (led_o_OBUF)
     OBUF:I->O                 0.000          led_o_OBUF (led_o)
    ----------------------------------------
    Total                      1.371ns (0.335ns logic, 1.036ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 1)
  Source:            cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_done_gen/npulse_o (FF)
  Destination:       abscal_rx_o (PAD)
  Source Clock:      cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin rising

  Data Path: cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_done_gen/npulse_o to abscal_rx_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.419  cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_done_gen/npulse_o (cmp_xwrc_board_clbv2/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_done_gen/npulse_o)
     OBUF:I->O                 0.000          abscal_rx_o_OBUF (abscal_rx_o)
    ----------------------------------------
    Total                      0.701ns (0.282ns logic, 0.419ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               0.399ns (Levels of Logic = 1)
  Source:            cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m:CLKOUT0 (PAD)
  Destination:       clk_10m_sys_o (PAD)

  Data Path: cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m:CLKOUT0 to clk_10m_sys_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:CLKOUT0     1   0.000   0.399  cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_10m (clk_10m_sys_o_OBUF)
     OBUF:I->O                 0.000          clk_10m_sys_o_OBUF (clk_10m_sys_o)
    ----------------------------------------
    Total                      0.399ns (0.000ns logic, 0.399ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_125m_gtx_p_i
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_125m_gtx_p_i                                                                        |    1.977|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys|    1.047|         |         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_20m_vcxo_i
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_20m_vcxo_i                                                                          |    1.622|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys|    1.721|         |         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd|    3.255|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys |    3.247|         |         |         |
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_20m_vcxo_i                                                                           |    0.694|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_dmtd|    2.324|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys |    5.185|         |    1.937|         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin          |    3.576|         |    0.706|         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin          |    2.352|    0.699|    0.712|         |
dio_clk_p_i                                                                              |    2.291|         |         |         |
-----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_125m_gtx_p_i                                                                        |    1.020|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys|    1.937|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin         |    4.142|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin         |    1.886|    1.926|         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_20m_vcxo_i                                                                          |    0.694|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys|    3.250|         |         |         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/rx_rec_clk_bufin         |    0.962|         |    0.962|         |
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/tx_out_clk_bufin         |    4.155|    2.022|    1.686|         |
dio_clk_p_i                                                                             |    0.688|         |         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dio_clk_p_i
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------+---------+---------+---------+---------+
cmp_xwrc_board_clbv2/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.clk_sys|    1.937|         |         |         |
dio_clk_p_i                                                                             |    3.417|         |         |         |
----------------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 95.00 secs
Total CPU time to Xst completion: 91.06 secs
 
--> 


Total memory usage is 834464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1635 (   0 filtered)
Number of infos    :  765 (   0 filtered)

