# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_exp5.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_exp5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_desafio_exp5
# -- Compiling architecture estrutural of circuito_desafio_exp5
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_tb_acerto.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_tb_acerto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_desafio_exp5_tb_acerto
# -- Compiling architecture tb of circuito_desafio_exp5_tb_acerto
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_tb_erro.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_tb_erro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_desafio_exp5_tb_erro
# -- Compiling architecture tb of circuito_desafio_exp5_tb_erro
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_tb_timeout.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/circuito_desafio_tb_timeout.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_desafio_exp5_tb_timeout
# -- Compiling architecture tb of circuito_desafio_exp5_tb_timeout
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/comparador_85.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/comparador_85.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparador_85
# -- Compiling architecture dataflow of comparador_85
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/contador_163.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/contador_163.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_163
# -- Compiling architecture comportamental of contador_163
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/edge_detector.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/edge_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector
# -- Compiling architecture rtl of edge_detector
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/fluxo_dados.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/fluxo_dados.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fluxo_dados
# -- Compiling architecture estrutural of fluxo_dados
# -- Loading entity ram_16x4
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/hexa7seg.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/hexa7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa7seg
# -- Compiling architecture comportamental of hexa7seg
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/ram_16x4.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/ram_16x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_16x4
# -- Compiling architecture ram_mif of ram_16x4
# -- Compiling architecture ram_modelsim of ram_16x4
# -- Loading entity ram_16x4
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/registrador_n.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/registrador_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador_n
# -- Compiling architecture comportamental of registrador_n
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/unidade_controle.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/unidade_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity unidade_controle
# -- Compiling architecture fsm of unidade_controle
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/contador_m.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:58 on Feb 15,2023
# vcom -reportprogress 30 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/contador_m.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity contador_m
# -- Compiling architecture comportamental of contador_m
# End time: 10:45:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.circuito_desafio_exp5_tb_erro
# vsim work.circuito_desafio_exp5_tb_erro 
# Start time: 10:46:09 on Feb 15,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuito_desafio_exp5_tb_erro(tb)#1
# ** Error: (vsim-3173) Entity '/home/rafael/Documents/laboratorio-digital-1/EXP_5/Desafio/work.circuito_desafio_exp5' has no architecture.
# Load interrupted
# Error loading design
# End time: 10:46:10 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
