[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClockingDrive/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 365
LIB: work
FILE: ${SURELOG_DIR}/tests/ClockingDrive/dut.sv
n<> u<364> t<Top_level_rule> c<1> l<3:1> el<37:1>
  n<> u<1> t<Null_rule> p<364> s<363> l<3:1> el<3:1>
  n<> u<363> t<Source_text> p<364> c<362> l<3:1> el<36:10>
    n<> u<362> t<Description> p<363> c<361> l<3:1> el<36:10>
      n<> u<361> t<Module_declaration> p<362> c<5> l<3:1> el<36:10>
        n<> u<5> t<Module_ansi_header> p<361> c<2> s<26> l<3:1> el<3:13>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<3:1> el<3:7>
          n<main> u<3> t<STRING_CONST> p<5> s<4> l<3:8> el<3:12>
          n<> u<4> t<Package_import_declaration_list> p<5> l<3:12> el<3:12>
        n<> u<26> t<Non_port_module_item> p<361> c<25> s<57> l<6:1> el<8:12>
          n<> u<25> t<Module_or_generate_item> p<26> c<24> l<6:1> el<8:12>
            n<> u<24> t<Module_common_item> p<25> c<23> l<6:1> el<8:12>
              n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<6:1> el<8:12>
                n<> u<22> t<Clocking_declaration> p<23> c<20> l<6:1> el<8:12>
                  n<> u<20> t<DEFAULT> p<22> s<6> l<6:1> el<6:8>
                  n<cb> u<6> t<STRING_CONST> p<22> s<13> l<6:18> el<6:20>
                  n<> u<13> t<Clocking_event> p<22> c<12> s<14> l<6:21> el<6:35>
                    n<> u<12> t<Event_expression> p<13> c<7> l<6:23> el<6:34>
                      n<> u<7> t<Edge_Posedge> p<12> s<11> l<6:23> el<6:30>
                      n<> u<11> t<Expression> p<12> c<10> l<6:31> el<6:34>
                        n<> u<10> t<Primary> p<11> c<9> l<6:31> el<6:34>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<6:31> el<6:34>
                            n<clk> u<8> t<STRING_CONST> p<9> l<6:31> el<6:34>
                  n<// Assume clk has a period of #10 units> u<14> t<LINE_COMMENT> p<22> s<19> l<6:37> el<6:76>
                  n<> u<19> t<Clocking_item> p<22> c<15> s<21> l<7:1> el<7:10>
                    n<> u<15> t<ClockingDir_Output> p<19> s<18> l<7:1> el<7:7>
                    n<> u<18> t<Clocking_decl_assign_list> p<19> c<17> l<7:8> el<7:9>
                      n<> u<17> t<Clocking_decl_assign> p<18> c<16> l<7:8> el<7:9>
                        n<v> u<16> t<STRING_CONST> p<17> l<7:8> el<7:9>
                  n<> u<21> t<ENDCLOCKING> p<22> l<8:1> el<8:12>
        n<> u<57> t<Non_port_module_item> p<361> c<56> s<359> l<9:1> el<11:4>
          n<> u<56> t<Module_or_generate_item> p<57> c<55> l<9:1> el<11:4>
            n<> u<55> t<Module_common_item> p<56> c<54> l<9:1> el<11:4>
              n<> u<54> t<Initial_construct> p<55> c<53> l<9:1> el<11:4>
                n<> u<53> t<Statement_or_null> p<54> c<52> l<9:9> el<11:4>
                  n<> u<52> t<Statement> p<53> c<51> l<9:9> el<11:4>
                    n<> u<51> t<Statement_item> p<52> c<50> l<9:9> el<11:4>
                      n<> u<50> t<Seq_block> p<51> c<47> l<9:9> el<11:4>
                        n<> u<47> t<Statement_or_null> p<50> c<46> s<48> l<10:1> el<10:18>
                          n<> u<46> t<Statement> p<47> c<45> l<10:1> el<10:18>
                            n<> u<45> t<Statement_item> p<46> c<44> l<10:1> el<10:18>
                              n<> u<44> t<Procedural_timing_control_statement> p<45> c<29> l<10:1> el<10:18>
                                n<> u<29> t<Procedural_timing_control> p<44> c<28> s<43> l<10:1> el<10:3>
                                  n<> u<28> t<Delay_control> p<29> c<27> l<10:1> el<10:3>
                                    n<#3> u<27> t<INT_CONST> p<28> l<10:1> el<10:3>
                                n<> u<43> t<Statement_or_null> p<44> c<42> l<10:4> el<10:18>
                                  n<> u<42> t<Statement> p<43> c<41> l<10:4> el<10:18>
                                    n<> u<41> t<Statement_item> p<42> c<40> l<10:4> el<10:18>
                                      n<> u<40> t<Nonblocking_assignment> p<41> c<35> l<10:4> el<10:17>
                                        n<> u<35> t<Variable_lvalue> p<40> c<31> s<39> l<10:4> el<10:8>
                                          n<> u<31> t<Ps_or_hierarchical_identifier> p<35> c<30> s<34> l<10:4> el<10:6>
                                            n<cb> u<30> t<STRING_CONST> p<31> l<10:4> el<10:6>
                                          n<> u<34> t<Select> p<35> c<32> l<10:6> el<10:8>
                                            n<v> u<32> t<STRING_CONST> p<34> s<33> l<10:7> el<10:8>
                                            n<> u<33> t<Bit_select> p<34> l<10:9> el<10:9>
                                        n<> u<39> t<Expression> p<40> c<38> l<10:12> el<10:17>
                                          n<> u<38> t<Primary> p<39> c<37> l<10:12> el<10:17>
                                            n<> u<37> t<Primary_literal> p<38> c<36> l<10:12> el<10:17>
                                              n<expr1> u<36> t<STRING_CONST> p<37> l<10:12> el<10:17>
                        n<// Matures in cycle 1; equivalent to ##1 cb.v <= expr1> u<48> t<LINE_COMMENT> p<50> s<49> l<10:19> el<10:73>
                        n<> u<49> t<END> p<50> l<11:1> el<11:4>
        n<> u<359> t<Non_port_module_item> p<361> c<358> s<360> l<12:1> el<35:8>
          n<> u<358> t<Module_or_generate_item> p<359> c<357> l<12:1> el<35:8>
            n<> u<357> t<Module_common_item> p<358> c<356> l<12:1> el<35:8>
              n<> u<356> t<Initial_construct> p<357> c<355> l<12:1> el<35:8>
                n<> u<355> t<Statement_or_null> p<356> c<354> l<12:9> el<35:8>
                  n<> u<354> t<Statement> p<355> c<353> l<12:9> el<35:8>
                    n<> u<353> t<Statement_item> p<354> c<352> l<12:9> el<35:8>
                      n<> u<352> t<Seq_block> p<353> c<71> l<12:9> el<35:8>
                        n<> u<71> t<Statement_or_null> p<352> c<70> s<72> l<13:5> el<13:15>
                          n<> u<70> t<Statement> p<71> c<69> l<13:5> el<13:15>
                            n<> u<69> t<Statement_item> p<70> c<68> l<13:5> el<13:15>
                              n<> u<68> t<Nonblocking_assignment> p<69> c<63> l<13:5> el<13:14>
                                n<> u<63> t<Variable_lvalue> p<68> c<59> s<67> l<13:5> el<13:9>
                                  n<> u<59> t<Ps_or_hierarchical_identifier> p<63> c<58> s<62> l<13:5> el<13:7>
                                    n<cb> u<58> t<STRING_CONST> p<59> l<13:5> el<13:7>
                                  n<> u<62> t<Select> p<63> c<60> l<13:7> el<13:9>
                                    n<a> u<60> t<STRING_CONST> p<62> s<61> l<13:8> el<13:9>
                                    n<> u<61> t<Bit_select> p<62> l<13:10> el<13:10>
                                n<> u<67> t<Expression> p<68> c<66> l<13:13> el<13:14>
                                  n<> u<66> t<Primary> p<67> c<65> l<13:13> el<13:14>
                                    n<> u<65> t<Primary_literal> p<66> c<64> l<13:13> el<13:14>
                                      n<c> u<64> t<STRING_CONST> p<65> l<13:13> el<13:14>
                        n<// The value of a will change in the Re-NBA region> u<72> t<LINE_COMMENT> p<352> s<89> l<13:16> el<13:66>
                        n<> u<89> t<Statement_or_null> p<352> c<88> s<90> l<14:5> el<14:18>
                          n<> u<88> t<Statement> p<89> c<87> l<14:5> el<14:18>
                            n<> u<87> t<Statement_item> p<88> c<86> l<14:5> el<14:18>
                              n<> u<86> t<Nonblocking_assignment> p<87> c<78> l<14:5> el<14:17>
                                n<> u<78> t<Variable_lvalue> p<86> c<74> s<85> l<14:5> el<14:9>
                                  n<> u<74> t<Ps_or_hierarchical_identifier> p<78> c<73> s<77> l<14:5> el<14:7>
                                    n<cb> u<73> t<STRING_CONST> p<74> l<14:5> el<14:7>
                                  n<> u<77> t<Select> p<78> c<75> l<14:7> el<14:9>
                                    n<b> u<75> t<STRING_CONST> p<77> s<76> l<14:8> el<14:9>
                                    n<> u<76> t<Bit_select> p<77> l<14:10> el<14:10>
                                n<> u<85> t<Expression> p<86> c<84> l<14:13> el<14:17>
                                  n<> u<84> t<Primary> p<85> c<83> l<14:13> el<14:17>
                                    n<> u<83> t<Complex_func_call> p<84> c<79> l<14:13> el<14:17>
                                      n<cb> u<79> t<STRING_CONST> p<83> s<80> l<14:13> el<14:15>
                                      n<a> u<80> t<STRING_CONST> p<83> s<82> l<14:16> el<14:17>
                                      n<> u<82> t<Select> p<83> c<81> l<14:17> el<14:17>
                                        n<> u<81> t<Bit_select> p<82> l<14:17> el<14:17>
                        n<// b is assigned the value of a before the change> u<90> t<LINE_COMMENT> p<352> s<114> l<14:19> el<14:68>
                        n<> u<114> t<Statement_or_null> p<352> c<113> s<115> l<17:5> el<17:27>
                          n<> u<113> t<Statement> p<114> c<112> l<17:5> el<17:27>
                            n<> u<112> t<Statement_item> p<113> c<111> l<17:5> el<17:27>
                              n<> u<111> t<Nonblocking_assignment> p<112> c<106> l<17:5> el<17:26>
                                n<> u<106> t<Variable_lvalue> p<111> c<92> s<110> l<17:5> el<17:18>
                                  n<> u<92> t<Ps_or_hierarchical_identifier> p<106> c<91> s<105> l<17:5> el<17:8>
                                    n<bus> u<91> t<STRING_CONST> p<92> l<17:5> el<17:8>
                                  n<> u<105> t<Select> p<106> c<93> l<17:8> el<17:18>
                                    n<data> u<93> t<STRING_CONST> p<105> s<94> l<17:9> el<17:13>
                                    n<> u<94> t<Bit_select> p<105> s<104> l<17:13> el<17:13>
                                    n<> u<104> t<Part_select_range> p<105> c<103> l<17:14> el<17:17>
                                      n<> u<103> t<Constant_range> p<104> c<98> l<17:14> el<17:17>
                                        n<> u<98> t<Constant_expression> p<103> c<97> s<102> l<17:14> el<17:15>
                                          n<> u<97> t<Constant_primary> p<98> c<96> l<17:14> el<17:15>
                                            n<> u<96> t<Primary_literal> p<97> c<95> l<17:14> el<17:15>
                                              n<3> u<95> t<INT_CONST> p<96> l<17:14> el<17:15>
                                        n<> u<102> t<Constant_expression> p<103> c<101> l<17:16> el<17:17>
                                          n<> u<101> t<Constant_primary> p<102> c<100> l<17:16> el<17:17>
                                            n<> u<100> t<Primary_literal> p<101> c<99> l<17:16> el<17:17>
                                              n<0> u<99> t<INT_CONST> p<100> l<17:16> el<17:17>
                                n<> u<110> t<Expression> p<111> c<109> l<17:22> el<17:26>
                                  n<> u<109> t<Primary> p<110> c<108> l<17:22> el<17:26>
                                    n<> u<108> t<Primary_literal> p<109> c<107> l<17:22> el<17:26>
                                      n<4'h5> u<107> t<INT_CONST> p<108> l<17:22> el<17:26>
                        n<// drive data in Re-NBA region of the current cycle> u<115> t<LINE_COMMENT> p<352> s<136> l<17:28> el<17:79>
                        n<> u<136> t<Statement_or_null> p<352> c<135> s<137> l<18:5> el<18:26>
                          n<> u<135> t<Statement> p<136> c<134> l<18:5> el<18:26>
                            n<> u<134> t<Statement_item> p<135> c<133> l<18:5> el<18:26>
                              n<> u<133> t<Procedural_timing_control_statement> p<134> c<118> l<18:5> el<18:26>
                                n<> u<118> t<Procedural_timing_control> p<133> c<117> s<132> l<18:5> el<18:8>
                                  n<> u<117> t<Delay_control> p<118> c<116> l<18:5> el<18:8>
                                    n<##1> u<116> t<POUND_POUND_DELAY> p<117> l<18:5> el<18:8>
                                n<> u<132> t<Statement_or_null> p<133> c<131> l<18:9> el<18:26>
                                  n<> u<131> t<Statement> p<132> c<130> l<18:9> el<18:26>
                                    n<> u<130> t<Statement_item> p<131> c<129> l<18:9> el<18:26>
                                      n<> u<129> t<Nonblocking_assignment> p<130> c<124> l<18:9> el<18:25>
                                        n<> u<124> t<Variable_lvalue> p<129> c<120> s<128> l<18:9> el<18:17>
                                          n<> u<120> t<Ps_or_hierarchical_identifier> p<124> c<119> s<123> l<18:9> el<18:12>
                                            n<bus> u<119> t<STRING_CONST> p<120> l<18:9> el<18:12>
                                          n<> u<123> t<Select> p<124> c<121> l<18:12> el<18:17>
                                            n<data> u<121> t<STRING_CONST> p<123> s<122> l<18:13> el<18:17>
                                            n<> u<122> t<Bit_select> p<123> l<18:18> el<18:18>
                                        n<> u<128> t<Expression> p<129> c<127> l<18:21> el<18:25>
                                          n<> u<127> t<Primary> p<128> c<126> l<18:21> el<18:25>
                                            n<> u<126> t<Primary_literal> p<127> c<125> l<18:21> el<18:25>
                                              n<8'hz> u<125> t<INT_CONST> p<126> l<18:21> el<18:25>
                        n<// wait 1 default clocking cycle, then drive data> u<137> t<LINE_COMMENT> p<352> s<145> l<18:27> el<18:76>
                        n<> u<145> t<Statement_or_null> p<352> c<144> s<159> l<19:5> el<19:9>
                          n<> u<144> t<Statement> p<145> c<143> l<19:5> el<19:9>
                            n<> u<143> t<Statement_item> p<144> c<142> l<19:5> el<19:9>
                              n<> u<142> t<Procedural_timing_control_statement> p<143> c<140> l<19:5> el<19:9>
                                n<> u<140> t<Procedural_timing_control> p<142> c<139> s<141> l<19:5> el<19:8>
                                  n<> u<139> t<Delay_control> p<140> c<138> l<19:5> el<19:8>
                                    n<##2> u<138> t<POUND_POUND_DELAY> p<139> l<19:5> el<19:8>
                                n<> u<141> t<Statement_or_null> p<142> l<19:8> el<19:9>
                        n<> u<159> t<Statement_or_null> p<352> c<158> s<160> l<19:10> el<19:24>
                          n<> u<158> t<Statement> p<159> c<157> l<19:10> el<19:24>
                            n<> u<157> t<Statement_item> p<158> c<156> l<19:10> el<19:24>
                              n<> u<156> t<Nonblocking_assignment> p<157> c<151> l<19:10> el<19:23>
                                n<> u<151> t<Variable_lvalue> p<156> c<147> s<155> l<19:10> el<19:18>
                                  n<> u<147> t<Ps_or_hierarchical_identifier> p<151> c<146> s<150> l<19:10> el<19:13>
                                    n<bus> u<146> t<STRING_CONST> p<147> l<19:10> el<19:13>
                                  n<> u<150> t<Select> p<151> c<148> l<19:13> el<19:18>
                                    n<data> u<148> t<STRING_CONST> p<150> s<149> l<19:14> el<19:18>
                                    n<> u<149> t<Bit_select> p<150> l<19:19> el<19:19>
                                n<> u<155> t<Expression> p<156> c<154> l<19:22> el<19:23>
                                  n<> u<154> t<Primary> p<155> c<153> l<19:22> el<19:23>
                                    n<> u<153> t<Primary_literal> p<154> c<152> l<19:22> el<19:23>
                                      n<2> u<152> t<INT_CONST> p<153> l<19:22> el<19:23>
                        n<// wait 2 default clocking cycles, then drive data> u<160> t<LINE_COMMENT> p<352> s<177> l<19:25> el<19:75>
                        n<> u<177> t<Statement_or_null> p<352> c<176> s<178> l<20:5> el<20:23>
                          n<> u<176> t<Statement> p<177> c<175> l<20:5> el<20:23>
                            n<> u<175> t<Statement_item> p<176> c<174> l<20:5> el<20:23>
                              n<> u<174> t<Nonblocking_assignment> p<175> c<166> l<20:5> el<20:22>
                                n<> u<166> t<Variable_lvalue> p<174> c<162> s<169> l<20:5> el<20:13>
                                  n<> u<162> t<Ps_or_hierarchical_identifier> p<166> c<161> s<165> l<20:5> el<20:8>
                                    n<bus> u<161> t<STRING_CONST> p<162> l<20:5> el<20:8>
                                  n<> u<165> t<Select> p<166> c<163> l<20:8> el<20:13>
                                    n<data> u<163> t<STRING_CONST> p<165> s<164> l<20:9> el<20:13>
                                    n<> u<164> t<Bit_select> p<165> l<20:14> el<20:14>
                                n<> u<169> t<Delay_or_event_control> p<174> c<168> s<173> l<20:17> el<20:20>
                                  n<> u<168> t<Delay_control> p<169> c<167> l<20:17> el<20:20>
                                    n<##2> u<167> t<POUND_POUND_DELAY> p<168> l<20:17> el<20:20>
                                n<> u<173> t<Expression> p<174> c<172> l<20:21> el<20:22>
                                  n<> u<172> t<Primary> p<173> c<171> l<20:21> el<20:22>
                                    n<> u<171> t<Primary_literal> p<172> c<170> l<20:21> el<20:22>
                                      n<r> u<170> t<STRING_CONST> p<171> l<20:21> el<20:22>
                        n<// remember the value of r and then drive> u<178> t<LINE_COMMENT> p<352> s<179> l<20:24> el<20:65>
                        n<// data 2 (bus) cycles later> u<179> t<LINE_COMMENT> p<352> s<196> l<21:5> el<21:33>
                        n<> u<196> t<Statement_or_null> p<352> c<195> s<197> l<22:5> el<22:22>
                          n<> u<195> t<Statement> p<196> c<194> l<22:5> el<22:22>
                            n<> u<194> t<Statement_item> p<195> c<193> l<22:5> el<22:22>
                              n<> u<193> t<Nonblocking_assignment> p<194> c<185> l<22:5> el<22:21>
                                n<> u<185> t<Variable_lvalue> p<193> c<181> s<188> l<22:5> el<22:13>
                                  n<> u<181> t<Ps_or_hierarchical_identifier> p<185> c<180> s<184> l<22:5> el<22:8>
                                    n<bus> u<180> t<STRING_CONST> p<181> l<22:5> el<22:8>
                                  n<> u<184> t<Select> p<185> c<182> l<22:8> el<22:13>
                                    n<data> u<182> t<STRING_CONST> p<184> s<183> l<22:9> el<22:13>
                                    n<> u<183> t<Bit_select> p<184> l<22:14> el<22:14>
                                n<> u<188> t<Delay_or_event_control> p<193> c<187> s<192> l<22:17> el<22:19>
                                  n<> u<187> t<Delay_control> p<188> c<186> l<22:17> el<22:19>
                                    n<#4> u<186> t<INT_CONST> p<187> l<22:17> el<22:19>
                                n<> u<192> t<Expression> p<193> c<191> l<22:20> el<22:21>
                                  n<> u<191> t<Primary> p<192> c<190> l<22:20> el<22:21>
                                    n<> u<190> t<Primary_literal> p<191> c<189> l<22:20> el<22:21>
                                      n<r> u<189> t<STRING_CONST> p<190> l<22:20> el<22:21>
                        n<// error: regular intra-assignment delay not allowed> u<197> t<LINE_COMMENT> p<352> s<198> l<22:23> el<22:75>
                        n<// in synchronous drives> u<198> t<LINE_COMMENT> p<352> s<206> l<23:5> el<23:29>
                        n<> u<206> t<Statement_or_null> p<352> c<205> s<207> l<24:5> el<24:9>
                          n<> u<205> t<Statement> p<206> c<204> l<24:5> el<24:9>
                            n<> u<204> t<Statement_item> p<205> c<203> l<24:5> el<24:9>
                              n<> u<203> t<Procedural_timing_control_statement> p<204> c<201> l<24:5> el<24:9>
                                n<> u<201> t<Procedural_timing_control> p<203> c<200> s<202> l<24:5> el<24:8>
                                  n<> u<200> t<Delay_control> p<201> c<199> l<24:5> el<24:8>
                                    n<##1> u<199> t<POUND_POUND_DELAY> p<200> l<24:5> el<24:8>
                                n<> u<202> t<Statement_or_null> p<203> l<24:8> el<24:9>
                        n<// Wait until cycle 1> u<207> t<LINE_COMMENT> p<352> s<221> l<24:10> el<24:31>
                        n<> u<221> t<Statement_or_null> p<352> c<220> s<222> l<25:5> el<25:19>
                          n<> u<220> t<Statement> p<221> c<219> l<25:5> el<25:19>
                            n<> u<219> t<Statement_item> p<220> c<218> l<25:5> el<25:19>
                              n<> u<218> t<Nonblocking_assignment> p<219> c<213> l<25:5> el<25:18>
                                n<> u<213> t<Variable_lvalue> p<218> c<209> s<217> l<25:5> el<25:9>
                                  n<> u<209> t<Ps_or_hierarchical_identifier> p<213> c<208> s<212> l<25:5> el<25:7>
                                    n<cb> u<208> t<STRING_CONST> p<209> l<25:5> el<25:7>
                                  n<> u<212> t<Select> p<213> c<210> l<25:7> el<25:9>
                                    n<v> u<210> t<STRING_CONST> p<212> s<211> l<25:8> el<25:9>
                                    n<> u<211> t<Bit_select> p<212> l<25:10> el<25:10>
                                n<> u<217> t<Expression> p<218> c<216> l<25:13> el<25:18>
                                  n<> u<216> t<Primary> p<217> c<215> l<25:13> el<25:18>
                                    n<> u<215> t<Primary_literal> p<216> c<214> l<25:13> el<25:18>
                                      n<expr1> u<214> t<STRING_CONST> p<215> l<25:13> el<25:18>
                        n<// Matures in cycle 1, v is assigned expr1> u<222> t<LINE_COMMENT> p<352> s<239> l<25:20> el<25:62>
                        n<> u<239> t<Statement_or_null> p<352> c<238> s<240> l<26:5> el<26:23>
                          n<> u<238> t<Statement> p<239> c<237> l<26:5> el<26:23>
                            n<> u<237> t<Statement_item> p<238> c<236> l<26:5> el<26:23>
                              n<> u<236> t<Nonblocking_assignment> p<237> c<228> l<26:5> el<26:22>
                                n<> u<228> t<Variable_lvalue> p<236> c<224> s<231> l<26:5> el<26:9>
                                  n<> u<224> t<Ps_or_hierarchical_identifier> p<228> c<223> s<227> l<26:5> el<26:7>
                                    n<cb> u<223> t<STRING_CONST> p<224> l<26:5> el<26:7>
                                  n<> u<227> t<Select> p<228> c<225> l<26:7> el<26:9>
                                    n<v> u<225> t<STRING_CONST> p<227> s<226> l<26:8> el<26:9>
                                    n<> u<226> t<Bit_select> p<227> l<26:10> el<26:10>
                                n<> u<231> t<Delay_or_event_control> p<236> c<230> s<235> l<26:13> el<26:16>
                                  n<> u<230> t<Delay_control> p<231> c<229> l<26:13> el<26:16>
                                    n<##2> u<229> t<POUND_POUND_DELAY> p<230> l<26:13> el<26:16>
                                n<> u<235> t<Expression> p<236> c<234> l<26:17> el<26:22>
                                  n<> u<234> t<Primary> p<235> c<233> l<26:17> el<26:22>
                                    n<> u<233> t<Primary_literal> p<234> c<232> l<26:17> el<26:22>
                                      n<expr2> u<232> t<STRING_CONST> p<233> l<26:17> el<26:22>
                        n<// Matures in cycle 3> u<240> t<LINE_COMMENT> p<352> s<264> l<26:24> el<26:45>
                        n<> u<264> t<Statement_or_null> p<352> c<263> s<265> l<27:5> el<27:26>
                          n<> u<263> t<Statement> p<264> c<262> l<27:5> el<27:26>
                            n<> u<262> t<Statement_item> p<263> c<261> l<27:5> el<27:26>
                              n<> u<261> t<Procedural_timing_control_statement> p<262> c<243> l<27:5> el<27:26>
                                n<> u<243> t<Procedural_timing_control> p<261> c<242> s<260> l<27:5> el<27:7>
                                  n<> u<242> t<Delay_control> p<243> c<241> l<27:5> el<27:7>
                                    n<#1> u<241> t<INT_CONST> p<242> l<27:5> el<27:7>
                                n<> u<260> t<Statement_or_null> p<261> c<259> l<27:8> el<27:26>
                                  n<> u<259> t<Statement> p<260> c<258> l<27:8> el<27:26>
                                    n<> u<258> t<Statement_item> p<259> c<257> l<27:8> el<27:26>
                                      n<> u<257> t<Nonblocking_assignment> p<258> c<249> l<27:8> el<27:25>
                                        n<> u<249> t<Variable_lvalue> p<257> c<245> s<252> l<27:8> el<27:12>
                                          n<> u<245> t<Ps_or_hierarchical_identifier> p<249> c<244> s<248> l<27:8> el<27:10>
                                            n<cb> u<244> t<STRING_CONST> p<245> l<27:8> el<27:10>
                                          n<> u<248> t<Select> p<249> c<246> l<27:10> el<27:12>
                                            n<v> u<246> t<STRING_CONST> p<248> s<247> l<27:11> el<27:12>
                                            n<> u<247> t<Bit_select> p<248> l<27:13> el<27:13>
                                        n<> u<252> t<Delay_or_event_control> p<257> c<251> s<256> l<27:16> el<27:19>
                                          n<> u<251> t<Delay_control> p<252> c<250> l<27:16> el<27:19>
                                            n<##2> u<250> t<POUND_POUND_DELAY> p<251> l<27:16> el<27:19>
                                        n<> u<256> t<Expression> p<257> c<255> l<27:20> el<27:25>
                                          n<> u<255> t<Primary> p<256> c<254> l<27:20> el<27:25>
                                            n<> u<254> t<Primary_literal> p<255> c<253> l<27:20> el<27:25>
                                              n<expr3> u<253> t<STRING_CONST> p<254> l<27:20> el<27:25>
                        n<// Matures in cycle 3> u<265> t<LINE_COMMENT> p<352> s<273> l<27:27> el<27:48>
                        n<> u<273> t<Statement_or_null> p<352> c<272> s<287> l<28:5> el<28:10>
                          n<> u<272> t<Statement> p<273> c<271> l<28:5> el<28:10>
                            n<> u<271> t<Statement_item> p<272> c<270> l<28:5> el<28:10>
                              n<> u<270> t<Procedural_timing_control_statement> p<271> c<268> l<28:5> el<28:10>
                                n<> u<268> t<Procedural_timing_control> p<270> c<267> s<269> l<28:5> el<28:9>
                                  n<> u<267> t<Delay_control> p<268> c<266> l<28:5> el<28:9>
                                    n<## 1> u<266> t<POUND_POUND_DELAY> p<267> l<28:5> el<28:9>
                                n<> u<269> t<Statement_or_null> p<270> l<28:9> el<28:10>
                        n<> u<287> t<Statement_or_null> p<352> c<286> s<299> l<29:1> el<29:14>
                          n<> u<286> t<Statement> p<287> c<285> l<29:1> el<29:14>
                            n<> u<285> t<Statement_item> p<286> c<284> l<29:1> el<29:14>
                              n<> u<284> t<Nonblocking_assignment> p<285> c<279> l<29:1> el<29:13>
                                n<> u<279> t<Variable_lvalue> p<284> c<275> s<283> l<29:1> el<29:5>
                                  n<> u<275> t<Ps_or_hierarchical_identifier> p<279> c<274> s<278> l<29:1> el<29:3>
                                    n<cb> u<274> t<STRING_CONST> p<275> l<29:1> el<29:3>
                                  n<> u<278> t<Select> p<279> c<276> l<29:3> el<29:5>
                                    n<a> u<276> t<STRING_CONST> p<278> s<277> l<29:4> el<29:5>
                                    n<> u<277> t<Bit_select> p<278> l<29:6> el<29:6>
                                n<> u<283> t<Expression> p<284> c<282> l<29:9> el<29:13>
                                  n<> u<282> t<Primary> p<283> c<281> l<29:9> el<29:13>
                                    n<> u<281> t<Primary_literal> p<282> c<280> l<29:9> el<29:13>
                                      n<> u<280> t<Number_1Tickb0> p<281> l<29:9> el<29:13>
                        n<> u<299> t<Statement_or_null> p<352> c<298> s<300> l<30:1> el<30:6>
                          n<> u<298> t<Statement> p<299> c<297> l<30:1> el<30:6>
                            n<> u<297> t<Statement_item> p<298> c<296> l<30:1> el<30:6>
                              n<> u<296> t<Procedural_timing_control_statement> p<297> c<294> l<30:1> el<30:6>
                                n<> u<294> t<Procedural_timing_control> p<296> c<293> s<295> l<30:1> el<30:5>
                                  n<> u<293> t<Event_control> p<294> c<292> l<30:1> el<30:5>
                                    n<> u<292> t<Event_expression> p<293> c<291> l<30:3> el<30:4>
                                      n<> u<291> t<Expression> p<292> c<290> l<30:3> el<30:4>
                                        n<> u<290> t<Primary> p<291> c<289> l<30:3> el<30:4>
                                          n<> u<289> t<Primary_literal> p<290> c<288> l<30:3> el<30:4>
                                            n<x> u<288> t<STRING_CONST> p<289> l<30:3> el<30:4>
                                n<> u<295> t<Statement_or_null> p<296> l<30:5> el<30:6>
                        n<// x is triggered by reactive stimulus running in same time step> u<300> t<LINE_COMMENT> p<352> s<314> l<30:7> el<30:71>
                        n<> u<314> t<Statement_or_null> p<352> c<313> s<322> l<31:1> el<31:14>
                          n<> u<313> t<Statement> p<314> c<312> l<31:1> el<31:14>
                            n<> u<312> t<Statement_item> p<313> c<311> l<31:1> el<31:14>
                              n<> u<311> t<Nonblocking_assignment> p<312> c<306> l<31:1> el<31:13>
                                n<> u<306> t<Variable_lvalue> p<311> c<302> s<310> l<31:1> el<31:5>
                                  n<> u<302> t<Ps_or_hierarchical_identifier> p<306> c<301> s<305> l<31:1> el<31:3>
                                    n<cb> u<301> t<STRING_CONST> p<302> l<31:1> el<31:3>
                                  n<> u<305> t<Select> p<306> c<303> l<31:3> el<31:5>
                                    n<a> u<303> t<STRING_CONST> p<305> s<304> l<31:4> el<31:5>
                                    n<> u<304> t<Bit_select> p<305> l<31:6> el<31:6>
                                n<> u<310> t<Expression> p<311> c<309> l<31:9> el<31:13>
                                  n<> u<309> t<Primary> p<310> c<308> l<31:9> el<31:13>
                                    n<> u<308> t<Primary_literal> p<309> c<307> l<31:9> el<31:13>
                                      n<> u<307> t<Number_1Tickb1> p<308> l<31:9> el<31:13>
                        n<> u<322> t<Statement_or_null> p<352> c<321> s<336> l<32:1> el<32:5>
                          n<> u<321> t<Statement> p<322> c<320> l<32:1> el<32:5>
                            n<> u<320> t<Statement_item> p<321> c<319> l<32:1> el<32:5>
                              n<> u<319> t<Procedural_timing_control_statement> p<320> c<317> l<32:1> el<32:5>
                                n<> u<317> t<Procedural_timing_control> p<319> c<316> s<318> l<32:1> el<32:4>
                                  n<> u<316> t<Delay_control> p<317> c<315> l<32:1> el<32:4>
                                    n<##2> u<315> t<POUND_POUND_DELAY> p<316> l<32:1> el<32:4>
                                n<> u<318> t<Statement_or_null> p<319> l<32:4> el<32:5>
                        n<> u<336> t<Statement_or_null> p<352> c<335> s<350> l<33:1> el<33:22>
                          n<> u<335> t<Statement> p<336> c<334> l<33:1> el<33:22>
                            n<> u<334> t<Statement_item> p<335> c<333> l<33:1> el<33:22>
                              n<> u<333> t<Nonblocking_assignment> p<334> c<328> l<33:1> el<33:21>
                                n<> u<328> t<Variable_lvalue> p<333> c<324> s<332> l<33:1> el<33:10>
                                  n<> u<324> t<Ps_or_hierarchical_identifier> p<328> c<323> s<327> l<33:1> el<33:3>
                                    n<pe> u<323> t<STRING_CONST> p<324> l<33:1> el<33:3>
                                  n<> u<327> t<Select> p<328> c<325> l<33:3> el<33:10>
                                    n<nibble> u<325> t<STRING_CONST> p<327> s<326> l<33:4> el<33:10>
                                    n<> u<326> t<Bit_select> p<327> l<33:11> el<33:11>
                                n<> u<332> t<Expression> p<333> c<331> l<33:14> el<33:21>
                                  n<> u<331> t<Primary> p<332> c<330> l<33:14> el<33:21>
                                    n<> u<330> t<Primary_literal> p<331> c<329> l<33:14> el<33:21>
                                      n<4'b0101> u<329> t<INT_CONST> p<330> l<33:14> el<33:21>
                        n<> u<350> t<Statement_or_null> p<352> c<349> s<351> l<34:1> el<34:22>
                          n<> u<349> t<Statement> p<350> c<348> l<34:1> el<34:22>
                            n<> u<348> t<Statement_item> p<349> c<347> l<34:1> el<34:22>
                              n<> u<347> t<Nonblocking_assignment> p<348> c<342> l<34:1> el<34:21>
                                n<> u<342> t<Variable_lvalue> p<347> c<338> s<346> l<34:1> el<34:10>
                                  n<> u<338> t<Ps_or_hierarchical_identifier> p<342> c<337> s<341> l<34:1> el<34:3>
                                    n<pe> u<337> t<STRING_CONST> p<338> l<34:1> el<34:3>
                                  n<> u<341> t<Select> p<342> c<339> l<34:3> el<34:10>
                                    n<nibble> u<339> t<STRING_CONST> p<341> s<340> l<34:4> el<34:10>
                                    n<> u<340> t<Bit_select> p<341> l<34:11> el<34:11>
                                n<> u<346> t<Expression> p<347> c<345> l<34:14> el<34:21>
                                  n<> u<345> t<Primary> p<346> c<344> l<34:14> el<34:21>
                                    n<> u<344> t<Primary_literal> p<345> c<343> l<34:14> el<34:21>
                                      n<4'b0011> u<343> t<INT_CONST> p<344> l<34:14> el<34:21>
                        n<> u<351> t<END> p<352> l<35:5> el<35:8>
        n<> u<360> t<ENDMODULE> p<361> l<36:1> el<36:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:3:1: No timescale set for "main".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:3:1: Compile module "work@main".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                            15
Begin                                                  2
ClockingBlock                                          1
ClockingIODecl                                         1
Constant                                               7
DelayControl                                          11
Design                                                 1
EventControl                                           2
HierPath                                              16
Identifier                                             3
Initial                                                2
Module                                                 1
ModuleTypespec                                         1
Operation                                              1
RefObj                                                41
SourceFile                                             1
------------------------------------------------------------
Total:                                               106
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClockingDrive/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@main)
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:work@main
  |vpiInternalScope:
  \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:
    \_Identifier: (cb)
      |vpiParent:
      \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
      |vpiName:cb
    |vpiFullName:work@main.cb
    |vpiImportTypespec:
    \_Net: (work@main.cb.clk), line:6:31, endln:6:34
      |vpiParent:
      \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
      |vpiName:clk
      |vpiFullName:work@main.cb.clk
      |vpiNetType:1
    |vpiClockingEvent:
    \_EventControl: , line:6:21, endln:6:35
      |vpiParent:
      \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
      |vpiCondition:
      \_Operation: , line:6:23, endln:6:34
        |vpiParent:
        \_EventControl: , line:6:21, endln:6:35
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@main.cb.clk), line:6:31, endln:6:34
          |vpiParent:
          \_Operation: , line:6:23, endln:6:34
          |vpiName:clk
          |vpiFullName:work@main.cb.clk
          |vpiActual:
          \_Net: (work@main.cb.clk), line:6:31, endln:6:34
    |vpiClockingIODecl:
    \_ClockingIODecl: (v), line:7:8, endln:7:9
      |vpiParent:
      \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
      |vpiDirection:2
      |vpiName:
      \_Identifier: (v)
        |vpiParent:
        \_ClockingIODecl: (v), line:7:8, endln:7:9
        |vpiName:v
  |vpiDefName:work@main
  |vpiDefaultClocking:
  \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
  |vpiProcess:
  \_Initial: , line:9:1, endln:11:4
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiStmt:
    \_Begin: (work@main), line:9:9, endln:11:4
      |vpiParent:
      \_Initial: , line:9:1, endln:11:4
      |vpiFullName:work@main
      |vpiImportTypespec:
      \_Net: (work@main.v), line:10:7, endln:10:8
        |vpiParent:
        \_Begin: (work@main), line:9:9, endln:11:4
        |vpiName:v
        |vpiFullName:work@main.v
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.expr1), line:10:12, endln:10:17
        |vpiParent:
        \_Begin: (work@main), line:9:9, endln:11:4
        |vpiName:expr1
        |vpiFullName:work@main.expr1
        |vpiNetType:1
      |vpiStmt:
      \_DelayControl: , line:10:1, endln:10:17
        |vpiParent:
        \_Begin: (work@main), line:9:9, endln:11:4
        |#3
        |vpiStmt:
        \_Assignment: , line:10:4, endln:10:17
          |vpiParent:
          \_DelayControl: , line:10:1, endln:10:17
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@main.expr1), line:10:12, endln:10:17
            |vpiParent:
            \_Assignment: , line:10:4, endln:10:17
            |vpiName:expr1
            |vpiFullName:work@main.expr1
            |vpiActual:
            \_Net: (work@main.expr1), line:10:12, endln:10:17
          |vpiLhs:
          \_HierPath: (cb.v), line:10:6, endln:10:8
            |vpiParent:
            \_Assignment: , line:10:4, endln:10:17
            |vpiActual:
            \_RefObj: (cb), line:10:6, endln:10:8
              |vpiParent:
              \_HierPath: (cb.v), line:10:6, endln:10:8
              |vpiName:cb
              |vpiActual:
              \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
            |vpiActual:
            \_RefObj: (v), line:10:7, endln:10:8
              |vpiParent:
              \_HierPath: (cb.v), line:10:6, endln:10:8
              |vpiName:v
              |vpiActual:
              \_Net: (work@main.v), line:10:7, endln:10:8
            |vpiName:cb.v
  |vpiProcess:
  \_Initial: , line:12:1, endln:35:8
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiStmt:
    \_Begin: (work@main), line:12:9, endln:35:8
      |vpiParent:
      \_Initial: , line:12:1, endln:35:8
      |vpiFullName:work@main
      |vpiImportTypespec:
      \_Net: (work@main.pe), line:33:3, endln:33:10
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:pe
        |vpiFullName:work@main.pe
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.r), line:20:21, endln:20:22
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:r
        |vpiFullName:work@main.r
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.bus), line:22:8, endln:22:13
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:bus
        |vpiFullName:work@main.bus
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.nibble), line:33:4, endln:33:10
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:nibble
        |vpiFullName:work@main.nibble
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.data), line:18:13, endln:18:17
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:data
        |vpiFullName:work@main.data
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.b), line:14:8, endln:14:9
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:b
        |vpiFullName:work@main.b
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.x), line:30:3, endln:30:4
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:x
        |vpiFullName:work@main.x
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.a), line:31:4, endln:31:5
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:a
        |vpiFullName:work@main.a
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.v), line:26:8, endln:26:9
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:v
        |vpiFullName:work@main.v
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.a), line:14:16, endln:14:17
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:a
        |vpiFullName:work@main.a
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.a), line:29:4, endln:29:5
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:a
        |vpiFullName:work@main.a
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.c), line:13:13, endln:13:14
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:c
        |vpiFullName:work@main.c
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.v), line:25:8, endln:25:9
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:v
        |vpiFullName:work@main.v
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.expr2), line:26:17, endln:26:22
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:expr2
        |vpiFullName:work@main.expr2
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.expr1), line:25:13, endln:25:18
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:expr1
        |vpiFullName:work@main.expr1
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.v), line:27:11, endln:27:12
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:v
        |vpiFullName:work@main.v
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.a), line:13:8, endln:13:9
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:a
        |vpiFullName:work@main.a
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@main.expr3), line:27:20, endln:27:25
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiName:expr3
        |vpiFullName:work@main.expr3
        |vpiNetType:1
      |vpiStmt:
      \_Assignment: , line:13:5, endln:13:14
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_RefObj: (work@main.c), line:13:13, endln:13:14
          |vpiParent:
          \_Assignment: , line:13:5, endln:13:14
          |vpiName:c
          |vpiFullName:work@main.c
          |vpiActual:
          \_Net: (work@main.c), line:13:13, endln:13:14
        |vpiLhs:
        \_HierPath: (cb.a), line:13:7, endln:13:9
          |vpiParent:
          \_Assignment: , line:13:5, endln:13:14
          |vpiActual:
          \_RefObj: (cb), line:13:7, endln:13:9
            |vpiParent:
            \_HierPath: (cb.a), line:13:7, endln:13:9
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (a), line:13:8, endln:13:9
            |vpiParent:
            \_HierPath: (cb.a), line:13:7, endln:13:9
            |vpiName:a
            |vpiActual:
            \_Net: (work@main.a), line:13:8, endln:13:9
          |vpiName:cb.a
      |vpiStmt:
      \_Assignment: , line:14:5, endln:14:17
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_HierPath: (cb.a), line:14:13, endln:14:17
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:17
          |vpiActual:
          \_RefObj: (cb), line:14:13, endln:14:15
            |vpiParent:
            \_HierPath: (cb.a), line:14:13, endln:14:17
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (work@main.a), line:14:16, endln:14:17
            |vpiParent:
            \_HierPath: (cb.a), line:14:13, endln:14:17
            |vpiName:a
            |vpiFullName:work@main.a
            |vpiActual:
            \_Net: (work@main.a), line:14:16, endln:14:17
          |vpiName:cb.a
        |vpiLhs:
        \_HierPath: (cb.b), line:14:7, endln:14:9
          |vpiParent:
          \_Assignment: , line:14:5, endln:14:17
          |vpiActual:
          \_RefObj: (cb), line:14:7, endln:14:9
            |vpiParent:
            \_HierPath: (cb.b), line:14:7, endln:14:9
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (b), line:14:8, endln:14:9
            |vpiParent:
            \_HierPath: (cb.b), line:14:7, endln:14:9
            |vpiName:b
            |vpiActual:
            \_Net: (work@main.b), line:14:8, endln:14:9
          |vpiName:cb.b
      |vpiStmt:
      \_Assignment: , line:17:5, endln:17:26
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:17:22, endln:17:26
          |vpiParent:
          \_Assignment: , line:17:5, endln:17:26
          |vpiDecompile:4'h5
          |vpiSize:4
          |HEX:5
          |vpiConstType:5
        |vpiLhs:
        \_HierPath: (bus.data), line:17:8, endln:17:13
          |vpiParent:
          \_Assignment: , line:17:5, endln:17:26
          |vpiActual:
          \_RefObj: (bus), line:17:8, endln:17:13
            |vpiParent:
            \_HierPath: (bus.data), line:17:8, endln:17:13
            |vpiName:bus
            |vpiActual:
            \_Net: (work@main.bus), line:22:8, endln:22:13
          |vpiActual:
          \_RefObj: (data), line:17:9, endln:17:13
            |vpiParent:
            \_HierPath: (bus.data), line:17:8, endln:17:13
            |vpiName:data
            |vpiActual:
            \_Net: (work@main.data), line:18:13, endln:18:17
          |vpiName:bus.data
      |vpiStmt:
      \_DelayControl: , line:18:5, endln:18:25
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |#0
        |vpiStmt:
        \_Assignment: , line:18:9, endln:18:25
          |vpiParent:
          \_DelayControl: , line:18:5, endln:18:25
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:18:21, endln:18:25
            |vpiParent:
            \_Assignment: , line:18:9, endln:18:25
            |vpiDecompile:8'hz
            |vpiSize:8
            |HEX:z
            |vpiConstType:5
          |vpiLhs:
          \_HierPath: (bus.data), line:18:12, endln:18:17
            |vpiParent:
            \_Assignment: , line:18:9, endln:18:25
            |vpiActual:
            \_RefObj: (bus), line:18:12, endln:18:17
              |vpiParent:
              \_HierPath: (bus.data), line:18:12, endln:18:17
              |vpiName:bus
              |vpiActual:
              \_Net: (work@main.bus), line:22:8, endln:22:13
            |vpiActual:
            \_RefObj: (data), line:18:13, endln:18:17
              |vpiParent:
              \_HierPath: (bus.data), line:18:12, endln:18:17
              |vpiName:data
              |vpiActual:
              \_Net: (work@main.data), line:18:13, endln:18:17
            |vpiName:bus.data
      |vpiStmt:
      \_DelayControl: , line:19:5, endln:19:8
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_Assignment: , line:19:10, endln:19:23
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:19:22, endln:19:23
          |vpiParent:
          \_Assignment: , line:19:10, endln:19:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (bus.data), line:19:13, endln:19:18
          |vpiParent:
          \_Assignment: , line:19:10, endln:19:23
          |vpiActual:
          \_RefObj: (bus), line:19:13, endln:19:18
            |vpiParent:
            \_HierPath: (bus.data), line:19:13, endln:19:18
            |vpiName:bus
            |vpiActual:
            \_Net: (work@main.bus), line:22:8, endln:22:13
          |vpiActual:
          \_RefObj: (data), line:19:14, endln:19:18
            |vpiParent:
            \_HierPath: (bus.data), line:19:13, endln:19:18
            |vpiName:data
            |vpiActual:
            \_Net: (work@main.data), line:18:13, endln:18:17
          |vpiName:bus.data
      |vpiStmt:
      \_Assignment: , line:20:5, endln:20:22
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_RefObj: (work@main.r), line:20:21, endln:20:22
          |vpiParent:
          \_Assignment: , line:20:5, endln:20:22
          |vpiName:r
          |vpiFullName:work@main.r
          |vpiActual:
          \_Net: (work@main.r), line:20:21, endln:20:22
        |vpiLhs:
        \_HierPath: (bus.data), line:20:8, endln:20:13
          |vpiParent:
          \_Assignment: , line:20:5, endln:20:22
          |vpiActual:
          \_RefObj: (bus), line:20:8, endln:20:13
            |vpiParent:
            \_HierPath: (bus.data), line:20:8, endln:20:13
            |vpiName:bus
            |vpiActual:
            \_Net: (work@main.bus), line:22:8, endln:22:13
          |vpiActual:
          \_RefObj: (data), line:20:9, endln:20:13
            |vpiParent:
            \_HierPath: (bus.data), line:20:8, endln:20:13
            |vpiName:data
            |vpiActual:
            \_Net: (work@main.data), line:18:13, endln:18:17
          |vpiName:bus.data
        |vpiDelayControl:
        \_DelayControl: , line:20:17, endln:20:20
          |vpiParent:
          \_Assignment: , line:20:5, endln:20:22
          |#0
      |vpiStmt:
      \_Assignment: , line:22:5, endln:22:21
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_RefObj: (work@main.r), line:22:20, endln:22:21
          |vpiParent:
          \_Assignment: , line:22:5, endln:22:21
          |vpiName:r
          |vpiFullName:work@main.r
          |vpiActual:
          \_Net: (work@main.r), line:20:21, endln:20:22
        |vpiLhs:
        \_HierPath: (bus.data), line:22:8, endln:22:13
          |vpiParent:
          \_Assignment: , line:22:5, endln:22:21
          |vpiActual:
          \_RefObj: (bus), line:22:8, endln:22:13
            |vpiParent:
            \_HierPath: (bus.data), line:22:8, endln:22:13
            |vpiName:bus
            |vpiActual:
            \_Net: (work@main.bus), line:22:8, endln:22:13
          |vpiActual:
          \_RefObj: (data), line:22:9, endln:22:13
            |vpiParent:
            \_HierPath: (bus.data), line:22:8, endln:22:13
            |vpiName:data
            |vpiActual:
            \_Net: (work@main.data), line:18:13, endln:18:17
          |vpiName:bus.data
        |vpiDelayControl:
        \_DelayControl: , line:22:17, endln:22:19
          |vpiParent:
          \_Assignment: , line:22:5, endln:22:21
          |#4
      |vpiStmt:
      \_DelayControl: , line:24:5, endln:24:8
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_Assignment: , line:25:5, endln:25:18
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_RefObj: (work@main.expr1), line:25:13, endln:25:18
          |vpiParent:
          \_Assignment: , line:25:5, endln:25:18
          |vpiName:expr1
          |vpiFullName:work@main.expr1
          |vpiActual:
          \_Net: (work@main.expr1), line:25:13, endln:25:18
        |vpiLhs:
        \_HierPath: (cb.v), line:25:7, endln:25:9
          |vpiParent:
          \_Assignment: , line:25:5, endln:25:18
          |vpiActual:
          \_RefObj: (cb), line:25:7, endln:25:9
            |vpiParent:
            \_HierPath: (cb.v), line:25:7, endln:25:9
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (v), line:25:8, endln:25:9
            |vpiParent:
            \_HierPath: (cb.v), line:25:7, endln:25:9
            |vpiName:v
            |vpiActual:
            \_Net: (work@main.v), line:25:8, endln:25:9
          |vpiName:cb.v
      |vpiStmt:
      \_Assignment: , line:26:5, endln:26:22
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_RefObj: (work@main.expr2), line:26:17, endln:26:22
          |vpiParent:
          \_Assignment: , line:26:5, endln:26:22
          |vpiName:expr2
          |vpiFullName:work@main.expr2
          |vpiActual:
          \_Net: (work@main.expr2), line:26:17, endln:26:22
        |vpiLhs:
        \_HierPath: (cb.v), line:26:7, endln:26:9
          |vpiParent:
          \_Assignment: , line:26:5, endln:26:22
          |vpiActual:
          \_RefObj: (cb), line:26:7, endln:26:9
            |vpiParent:
            \_HierPath: (cb.v), line:26:7, endln:26:9
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (v), line:26:8, endln:26:9
            |vpiParent:
            \_HierPath: (cb.v), line:26:7, endln:26:9
            |vpiName:v
            |vpiActual:
            \_Net: (work@main.v), line:26:8, endln:26:9
          |vpiName:cb.v
        |vpiDelayControl:
        \_DelayControl: , line:26:13, endln:26:16
          |vpiParent:
          \_Assignment: , line:26:5, endln:26:22
          |#0
      |vpiStmt:
      \_DelayControl: , line:27:5, endln:27:25
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |#1
        |vpiStmt:
        \_Assignment: , line:27:8, endln:27:25
          |vpiParent:
          \_DelayControl: , line:27:5, endln:27:25
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@main.expr3), line:27:20, endln:27:25
            |vpiParent:
            \_Assignment: , line:27:8, endln:27:25
            |vpiName:expr3
            |vpiFullName:work@main.expr3
            |vpiActual:
            \_Net: (work@main.expr3), line:27:20, endln:27:25
          |vpiLhs:
          \_HierPath: (cb.v), line:27:10, endln:27:12
            |vpiParent:
            \_Assignment: , line:27:8, endln:27:25
            |vpiActual:
            \_RefObj: (cb), line:27:10, endln:27:12
              |vpiParent:
              \_HierPath: (cb.v), line:27:10, endln:27:12
              |vpiName:cb
              |vpiActual:
              \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
            |vpiActual:
            \_RefObj: (v), line:27:11, endln:27:12
              |vpiParent:
              \_HierPath: (cb.v), line:27:10, endln:27:12
              |vpiName:v
              |vpiActual:
              \_Net: (work@main.v), line:27:11, endln:27:12
            |vpiName:cb.v
          |vpiDelayControl:
          \_DelayControl: , line:27:16, endln:27:19
            |vpiParent:
            \_Assignment: , line:27:8, endln:27:25
            |#0
      |vpiStmt:
      \_DelayControl: , line:28:5, endln:28:9
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_Assignment: , line:29:1, endln:29:13
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:29:9, endln:29:13
          |vpiParent:
          \_Assignment: , line:29:1, endln:29:13
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_HierPath: (cb.a), line:29:3, endln:29:5
          |vpiParent:
          \_Assignment: , line:29:1, endln:29:13
          |vpiActual:
          \_RefObj: (cb), line:29:3, endln:29:5
            |vpiParent:
            \_HierPath: (cb.a), line:29:3, endln:29:5
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (a), line:29:4, endln:29:5
            |vpiParent:
            \_HierPath: (cb.a), line:29:3, endln:29:5
            |vpiName:a
            |vpiActual:
            \_Net: (work@main.a), line:29:4, endln:29:5
          |vpiName:cb.a
      |vpiStmt:
      \_EventControl: , line:30:1, endln:30:5
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiCondition:
        \_RefObj: (work@main.x), line:30:3, endln:30:4
          |vpiParent:
          \_EventControl: , line:30:1, endln:30:5
          |vpiName:x
          |vpiFullName:work@main.x
          |vpiActual:
          \_Net: (work@main.x), line:30:3, endln:30:4
      |vpiStmt:
      \_Assignment: , line:31:1, endln:31:13
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:31:9, endln:31:13
          |vpiParent:
          \_Assignment: , line:31:1, endln:31:13
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_HierPath: (cb.a), line:31:3, endln:31:5
          |vpiParent:
          \_Assignment: , line:31:1, endln:31:13
          |vpiActual:
          \_RefObj: (cb), line:31:3, endln:31:5
            |vpiParent:
            \_HierPath: (cb.a), line:31:3, endln:31:5
            |vpiName:cb
            |vpiActual:
            \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_RefObj: (a), line:31:4, endln:31:5
            |vpiParent:
            \_HierPath: (cb.a), line:31:3, endln:31:5
            |vpiName:a
            |vpiActual:
            \_Net: (work@main.a), line:31:4, endln:31:5
          |vpiName:cb.a
      |vpiStmt:
      \_DelayControl: , line:32:1, endln:32:4
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_Assignment: , line:33:1, endln:33:21
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:33:14, endln:33:21
          |vpiParent:
          \_Assignment: , line:33:1, endln:33:21
          |vpiDecompile:4'b0101
          |vpiSize:4
          |BIN:0101
          |vpiConstType:3
        |vpiLhs:
        \_HierPath: (pe.nibble), line:33:3, endln:33:10
          |vpiParent:
          \_Assignment: , line:33:1, endln:33:21
          |vpiActual:
          \_RefObj: (pe), line:33:3, endln:33:10
            |vpiParent:
            \_HierPath: (pe.nibble), line:33:3, endln:33:10
            |vpiName:pe
            |vpiActual:
            \_Net: (work@main.pe), line:33:3, endln:33:10
          |vpiActual:
          \_RefObj: (nibble), line:33:4, endln:33:10
            |vpiParent:
            \_HierPath: (pe.nibble), line:33:3, endln:33:10
            |vpiName:nibble
            |vpiActual:
            \_Net: (work@main.nibble), line:33:4, endln:33:10
          |vpiName:pe.nibble
      |vpiStmt:
      \_Assignment: , line:34:1, endln:34:21
        |vpiParent:
        \_Begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:34:14, endln:34:21
          |vpiParent:
          \_Assignment: , line:34:1, endln:34:21
          |vpiDecompile:4'b0011
          |vpiSize:4
          |BIN:0011
          |vpiConstType:3
        |vpiLhs:
        \_HierPath: (pe.nibble), line:34:3, endln:34:10
          |vpiParent:
          \_Assignment: , line:34:1, endln:34:21
          |vpiActual:
          \_RefObj: (pe), line:34:3, endln:34:10
            |vpiParent:
            \_HierPath: (pe.nibble), line:34:3, endln:34:10
            |vpiName:pe
            |vpiActual:
            \_Net: (work@main.pe), line:33:3, endln:33:10
          |vpiActual:
          \_RefObj: (nibble), line:34:4, endln:34:10
            |vpiParent:
            \_HierPath: (pe.nibble), line:34:3, endln:34:10
            |vpiName:nibble
            |vpiActual:
            \_Net: (work@main.nibble), line:33:4, endln:33:10
          |vpiName:pe.nibble
  |vpiClockingBlock:
  \_ClockingBlock: (work@main.cb), line:6:1, endln:8:12
|vpiTypespec:
\_ModuleTypespec: (main)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:main
  |vpiModule:
  \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
