{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613063515153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613063515153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 22:41:55 2021 " "Processing started: Thu Feb 11 22:41:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613063515153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063515153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063515153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613063515376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613063515376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522053 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522055 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522056 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522057 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_2mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_2mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench_2mux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/Testbench_2mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522058 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench_2mux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/Testbench_2mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbytwoencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbytwoencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourByTwoEncode-Encode " "Found design unit 1: FourByTwoEncode-Encode" {  } { { "FourByTwoEncode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522059 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourByTwoEncode " "Found entity 1: FourByTwoEncode" {  } { { "FourByTwoEncode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/FourByTwoEncode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ormux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORMux-ARCH " "Found design unit 1: ORMux-ARCH" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ORMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522060 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORMux " "Found entity 1: ORMux" {  } { { "ORMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ORMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDMux-ARCH " "Found design unit 1: ANDMux-ARCH" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ANDMux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522061 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDMux " "Found entity 1: ANDMux" {  } { { "ANDMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/ANDMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyfourdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyfourdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByFourDecode-Decode " "Found design unit 1: TwoByFourDecode-Decode" {  } { { "TwoByFourDecode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByFourDecode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522062 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByFourDecode " "Found entity 1: TwoByFourDecode" {  } { { "TwoByFourDecode.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByFourDecode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613063522062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwoByFourDecode " "Elaborating entity \"TwoByFourDecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613063522093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux TwoByOneMux:NotMUX " "Elaborating entity \"TwoByOneMux\" for hierarchy \"TwoByOneMux:NotMUX\"" {  } { { "TwoByFourDecode.vhd" "NotMUX" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByFourDecode.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613063522106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate TwoByOneMux:NotMUX\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"TwoByOneMux:NotMUX\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613063522118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate TwoByOneMux:NotMUX\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"TwoByOneMux:NotMUX\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613063522126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate TwoByOneMux:NotMUX\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"TwoByOneMux:NotMUX\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613063522135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDMux ANDMux:chip2 " "Elaborating entity \"ANDMux\" for hierarchy \"ANDMux:chip2\"" {  } { { "TwoByFourDecode.vhd" "chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab3/TwoByFourDecode.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613063522144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613063522342 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613063522342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613063522342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613063522342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613063522398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 22:42:02 2021 " "Processing ended: Thu Feb 11 22:42:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613063522398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613063522398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613063522398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613063522398 ""}
