Revision, Part, Chapter, Section, Translations
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 2 Data Streaming Systems, 2.6 Deadlock Considerations, 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 2 Data Streaming Systems, 2.7 Deadlock Considerations
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 4 Packet Format Descriptions, 4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 4 Packet Format Descriptions, 4.3 Type 9 Extended Packet Format
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.3 Reserved Register and Bit Behavior, 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.3 Reserved Register, Bit and Bit Field Value Behavior
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4 Capability Registers (CARs), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5 Capability Registers (CARs)
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4.1 Source Operations CAR (Configuration Space Offset 0x18), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.1 Source Operations CAR (Configuration Space Offset 0x18)
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C)
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5 Command and Status Registers (CSRs), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.6 Command and Status Registers (CSRs)
1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48), 2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)
1.3, RapidIO Interconnect Specification Part 1: Input/Output Logical Specification, Chapter 5 Input/Output Registers, 5.2 Reserved Register and Bit Behavior, 2.2, RapidIO Interconnect Specification Part 1: Input/Output Logical Specification, Chapter 5 Input/Output Registers, 5.2 Reserved Register, Bit and Bit Field Value Behavior
1.3, RapidIO Interconnect Specification Part 2: Message Passing Logical Specification, Chapter 5 Message Passing Registers, 5.3 Reserved Register and Bit Behavior, 2.2, RapidIO Interconnect Specification Part 2: Message Passing Logical Specification, Chapter 5 Message Passing Registers, 5.3 Reserved Register, Bit and Bit Field Value Behavior
1.3, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.3 Reserved Register and Bit Behavior, 2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.3 Reserved Register, Bit and Bit Field Value Behavior
1.3, RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification, Chapter 5 Globally Shared Memory Registers, 5.3 Reserved Register and Bit Behavior, 2.2, RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification, Chapter 5 Globally Shared Memory Registers, 5.3 Reserved Register, Bit and Bit Field Value Behavior
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 2 Packets, 2.4.2 16-Bit Packet CRC Code, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 2 Packets, 2.4.2 CRC-16 Code
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.5 Link-Response Control Symbol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 Link-Response Control Symbol
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6 LP-Serial Link Widths
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.10 1x Link Transmission Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.1 1x Ports
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.10 1x Link Transmission Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.2 Nx Ports Operating in 1x Mode
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.11 4x Link Striping and Transmission Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.10 Nx Link Striping and Transmission Rules
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9 Idle Sequence, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.1 Clock Compensation Sequence
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9 Idle Sequence, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7 Idle Sequence
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9 Idle Sequence, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.2 Idle Sequence 1 (IDLE1)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9.1 Idle Sequence Generation, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3 Idle Sequence 1 Generation
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6 Retimers and Repeaters, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11 Retimers and Repeaters
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6.1 Retimers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.1 Retimers
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6.2 Repeaters, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.2 Repeaters
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.1 1x Mode Initialization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.1 1x Mode Initialization
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.2 1x/4x Mode Initialization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.2 1x/Nx Mode Initialization
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3 State Machines, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4 State Machines
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.1 State Machine Conventions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.1 State Machine Conventions
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.2 State Machine Variables and Functions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1 State Machine Conventions, Functions and Variables
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.2 State Machine Variables and Functions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.2 State Machine Functions
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.2 State Machine Variables and Functions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.3 State Machine Variables
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.3 Lane Synchronization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.2 Lane Synchronization State Machine
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.4 Lane Alignment State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.3 Lane Alignment State Machine
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.5 1x Mode Initialization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.5 1x Mode Initialization State Machine
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.6 1x/4x Mode Initialization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.10 Deadlock Avoidance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.12 Deadlock Avoidance
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11 Error Detection and Recovery, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13 Error Detection and Recovery
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.1 Lost Packet Detection, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.1 Lost Packet Detection
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2 Link Behavior Under Error, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2 Link Behavior Under Error
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.1 Recoverable Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.1 Recoverable Errors
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.2 Idle Sequence Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2 Idle Sequence Errors
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.2 Idle Sequence Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2.1 IDLE1 Sequence Errors
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.3 Control Symbol Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3 Control Symbol Errors
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.3.1 Link Protocol Violations, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.1 Link Protocol Violations
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.3.2 Corrupted Control symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.2 Corrupted Control symbols
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.4 Packet Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.4 Packet Errors
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.5 Link Time-Out, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.5 Link Timeout
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.6 Input Error-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.6 Input Error-Stopped Recovery Process
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.7 Output Error-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.7 Output Error-Stopped Recovery Process
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.12 Power Management, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.14 Power Management
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3 Control Symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5 Control Symbols
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.1 Control Symbol Delimiting, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.2 Control Symbol Delimiting
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.2 Control Symbol Transmission, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3 Control Symbol Use
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.2 Control Symbol Transmission, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.1 Link Initialization
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.2 Control Symbol Transmission, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.2 Buffer Status Maintenance
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.3 Embedded Control Symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.3 Embedded Control Symbols
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.4 Multicast-Event Control Symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.4 Multicast-Event Control Symbols
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4 Packets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6 Packets
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1 Packet Delimiting, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1 Packet Delimiting
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1.1 Packet Start, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.1 Packet Start
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1.2 Packet Termination, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.2 Packet Termination
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.2 Acknowledgment Identifier, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.2 Acknowledgment Identifier
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.3 Packet Priority and Transaction Request Flows, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.3 Packet Priority and Transaction Request Flows
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5 Link Maintenance Protocol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7 Link Maintenance Protocol
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6 Packet Transmission Protocol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.8 Packet Transmission Protocol
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7 Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9 Flow Control
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.1 Receiver-Controlled Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.3 Single VC Retry Protocol
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.1 Receiver-Controlled Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1 Receiver-Controlled Flow Control
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2 Transmitter-Controlled Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2 Transmitter-Controlled Flow Control
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.1 Input Retry-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.4 Input Retry-Stopped Recovery Process
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.2 Output Retry-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.5 Output Retry-Stopped Recovery Process
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.3 Receive Buffer Management, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.1 Receive Buffer Management
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.4 Effective Number of Free Receive Buffers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.2 Effective Number of Free Receive Buffers
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.5 Speculative Packet Transmission, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.3 Speculative Packet Transmission
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.3 Flow Control Mode Negotiation, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.3 Flow Control Mode Negotiation
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.8 Canceling Packets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.10 Canceling Packets
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9 Transaction and Packet Delivery Ordering Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11 Transaction and Packet Delivery Ordering Rules
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.3 Reserved Register and Bit Behavior, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.3 Reserved Register, Bit and Bit Field Value Behavior
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5 Generic End Point Devices, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.1 Generic End Point Devices
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6 Generic End Point Devices, software assisted error recovery option, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.2 Generic End Point Devices, software assisted error recovery option
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7 Generic End Point Free Devices, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.3 Generic End Point Free Devices
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8 Generic End Point Free Devices, software assisted error recovery option, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.4 Generic End Point Free Devices, software assisted error recovery option
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2 Command and Status Registers (CSRs), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6 LP-Serial Command and Status Registers (CSRs)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2 Command and Status Registers (CSRs), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2 LP-Serial Lane Command and Status Registers (CSRs)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.1 LP-Serial Register Block Header (Block Offset 0x0)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 VC Register Block Header (Block Offset 0x0)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.3 Port General Control CSR (Block Offset 0x3C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.4 Port General Control CSR (Block Offset 0x3C)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.3 Port General Control CSR (Block Offset 0x3C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.1 General
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.5 Port n Link Maintenance Response CSRs(Block Offsets 0x44, 64, ..., 224), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.1 Level I Application Goals
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.1 Introduction
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.1 Introduction
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.2 Signal Definitions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4 Definitions
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.3 Equalization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.2 Equalization
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.4 Explanatory Note on Transmitter and Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.3 Explanatory Note on Level I Transmitter and
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1 Level I Short Run Transmitter Characteristics
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.1 Level I SR Transmitter Test Load
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.2 Level I SR Transmitter Baud Rate
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.3 Level I SR Transmitter Amplitude and Swing
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.4 Level I SR Transmitter Rise and Fall Times
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.5 Level I SR Transmitter Differential Pair Skew
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.8 Level I SR Transmitter Short Circuit Current
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.9 Level I SR Transmitter Template and Jitter
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2 Level I Long Run Transmitter Characteristics
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.1 Level I LR Transmitter Test Load
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.2 Level I LR Transmitter Baud Rate
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.3 Level I LR Transmitter Amplitude and Swing
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.4 Level I LR Transmitter Rise and Fall Times
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.5 Level I LR Transmitter Differential Pair Skew
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.8 Level I LR Transmitter Short Circuit Current
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.9 Level I LR Transmitter Template and Jitter
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3 Level I Receiver Specifications
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.1 Level I Receiver Input Baud Rate
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.2 Level I Receiver Reference Input Signals
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.3 Level I Receiver Input Signal Amplitude
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.4 Level I Receiver Absolute Input Voltage
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.5 Level I Receiver Input Common Mode Impedance
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.6 Level I Receiver Input Lane-to-Lane Skew
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.7 Level I Receiver Input Resistance and Return Loss
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.8 Level I Receiver Input Jitter Tolerance
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.7 Receiver Eye Diagrams, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1 Level I Transmitter Measurements
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8 Measurement and Test Requirements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5 Level I Measurement and Test Requirements
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.1 Eye template measurements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.1 Level I Eye Template Measurements
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.2 Jitter test measurements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.2 Level I Jitter Test Measurements
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.3 Transmit jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.3 Level I Transmit Jitter Load
1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.4 Jitter tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.2 Level I Receiver Jitter Tolerance
1.3, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port Error Detect, Enable and Capture CSRs, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs
1.3, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is Reached, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is
1.3, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable and Capture
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1 Introduction, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1 Congestion Management
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.2 Requirements, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.2 Flow Arbitration
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.2 Requirements, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1.2 Requirements
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.3 Problem Illustration, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1.3 Problem Illustration
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.1 Introduction, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1.1 Introduction
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.2 Fabric Link Congestion, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.1 Fabric Link Congestion
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.5 End Point Flow Control Rules, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.5 End Point Congestion Management Rules
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.6 Switch Flow Control Rules, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.6 Switch Congestion Management Rules
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 3 Packet Format Descriptions, 3.3 Transport and Physical Layer Packet Format, 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 3 Packet Format Descriptions, 3.4 Transport and Physical Layer Packet Format
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2 Processing Elements Features CAR (Configuration Space Offset 0x10), 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2 Processing Elements Features CAR (Offset 0x10 Word 0)
1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.3 Port n Control CSR (Block Offset 0x08), 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.3 Port n Control CSR  . (Block Offsets 0x5C, 7C, ... , 23C)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 2 Data Streaming Systems, 2.7 Deadlock Considerations, 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 2 Data Streaming Systems, 2.6 Deadlock Considerations
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 4 Packet Format Descriptions, 4.3 Type 9 Extended Packet Format, 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 4 Packet Format Descriptions, 4.3 Type 9 Extended Packet Format (Extended Data-Streaming Class)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.3 Reserved Register, Bit and Bit Field Value Behavior, 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.3 Reserved Register and Bit Behavior
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5 Capability Registers (CARs), 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4 Capability Registers (CARs)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.1 Source Operations CAR (Configuration Space Offset 0x18), 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4.1 Source Operations CAR (Configuration Space Offset 0x18)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.2 Destination Operations CAR (Configuration Space Offset 0x1C), 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.3 Data Streaming Information CAR (Configuration Space Offset 0x3C), 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.6 Command and Status Registers (CSRs), 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5 Command and Status Registers (CSRs)
2.2, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.6.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48), 1.3, RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification, Chapter 5 Data Streaming Registers, 5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)
2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2 Processing Elements Features CAR (Configuration Space Offset 0x10), 3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)
2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30), 3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)
2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38), 3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)
2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80), 3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)
2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84), 3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)
2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88), 3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)
2.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.1 Stype2 Control Symbol, 3.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.1 Stype2 Control Symbol 48
2.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.2 VC_Status Symbol Linking, 3.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.3 VoQ Backpressure per VC
2.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 5 Register Definitions, 5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1), 3.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 5 Register Definitions, 5.1.2.2 Port n VoQ Control Status Register (Block Offset - 0x20 + (4* n))
2.2, RapidIO Interconnect Specification Part 1: Input/Output Logical Specification, Chapter 5 Input/Output Registers, 5.2 Reserved Register, Bit and Bit Field Value Behavior, 1.3, RapidIO Interconnect Specification Part 1: Input/Output Logical Specification, Chapter 5 Input/Output Registers, 5.2 Reserved Register and Bit Behavior
2.2, RapidIO Interconnect Specification Part 2: Message Passing Logical Specification, Chapter 5 Message Passing Registers, 5.3 Reserved Register, Bit and Bit Field Value Behavior, 1.3, RapidIO Interconnect Specification Part 2: Message Passing Logical Specification, Chapter 5 Message Passing Registers, 5.3 Reserved Register and Bit Behavior
2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.3 Reserved Register, Bit and Bit Field Value Behavior, 1.3, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.3 Reserved Register and Bit Behavior
2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68), 3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)
2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.3 Component Tag CSR (Configuration Space Offset 0x6C), 3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)
2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70), 3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)
2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74), 3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)
2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78), 3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)
2.2, RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification, Chapter 5 Globally Shared Memory Registers, 5.3 Reserved Register, Bit and Bit Field Value Behavior, 1.3, RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification, Chapter 5 Globally Shared Memory Registers, 5.3 Reserved Register and Bit Behavior
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1 Level II Application Goals, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1 Level II Application Goals
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.1 Common to Level II Short run, Medium run and Long run, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.1 Common to Level II Short run, Medium run and Long run
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.2 Application Goals for Level II Short Run, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.2 Application Goals for Level II Short Run
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.3 Application Goals for Level II Medium Run, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.3 Application Goals for Level II Medium Run
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.4 Application Goals for Long Run, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.4 Application Goals for Long Run
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.5 Explanatory Note on Transmitter and Receiver, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.5 Explanatory Note on Transmitter and Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.2 Equalization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.2 Equalization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3 Link Compliance Methodology, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3 Link Compliance Methodology
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.1 Overview, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.1 Overview
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.2 Reference Models, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.2 Reference Models
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.3 Channel Compliance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.3 Channel Compliance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.4 Transmitter Compliance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.4 Transmitter Compliance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.5 Receiver Compliance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.5 Receiver Compliance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4 Level II Short Run Interface - General Requirements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4 Level II Short Run Interface - General Requirements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1 Jitter and Inter-operability Methodology, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1 Jitter and Inter-operability Methodology
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.1 Level II SR Defined Test Patterns1, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.1 Level II SR Defined Test Patterns1
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.2 Level II SR Channel Compliance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.2 Level II SR Channel Compliance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.3 Level II SR Transmitter Inter-operability, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.3 Level II SR Transmitter Inter-operability
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.4 Level II SR Receiver Inter-operability, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.4 Level II SR Receiver Inter-operability
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2 Level II SR Electrical Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2 Level II SR Electrical Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1 Level II SR Transmitter Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1 Level II SR Transmitter Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.1 Level II SR Transmitter Test Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.1 Level II SR Transmitter Test Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.2 Level II SR Transmitter Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.2 Level II SR Transmitter Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.3 Level II SR Transmitter Amplitude and Swing, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.3 Level II SR Transmitter Amplitude and Swing
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.4 Level II SR Transmitter Rise and Fall Times, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.4 Level II SR Transmitter Rise and Fall Times
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.5 Level II SR Transmitter Differential Pair Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.5 Level II SR Transmitter Differential Pair Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.8 Level II SR Transmitter Template and Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.8 Level II SR Transmitter Template and Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2 Level II SR Receiver Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2 Level II SR Receiver Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.1 Level II SR Receiver Input Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.1 Level II SR Receiver Input Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.2 Level II SR Receiver Reference Input Signals, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.2 Level II SR Receiver Reference Input Signals
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.3 Level II SR Receiver Input Signal Amplitude, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.3 Level II SR Receiver Input Signal Amplitude
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.4 Level II SR Receiver Absolute Input Voltage, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.4 Level II SR Receiver Absolute Input Voltage
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.5 Level II SR Receiver Input Common Mode Impedance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.8 Level II SR Receiver Input Jitter Tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.3 Level II SR Link and Jitter Budgets, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.3 Level II SR Link and Jitter Budgets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.3 Level II SR StatEye.org Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.3 Level II SR StatEye.org Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5 Level II Long Run Interface General Requirements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5 Level II Long Run Interface General Requirements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1 Long Run Jitter and Inter-operability Methodology, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1 Long Run Jitter and Inter-operability Methodology
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1.1 Level II LR Channel Compliance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1.1 Level II LR Channel Compliance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1.2 Level II LR Transmitter Inter-operability, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1.2 Level II LR Transmitter Inter-operability
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1.3 Level II LR Receiver Inter-operability, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1.3 Level II LR Receiver Inter-operability
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2 Level II LR Interface Electrical Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2 Level II LR Interface Electrical Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1 Level II LR Transmitter Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1 Level II LR Transmitter Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.1 Level II LR Transmitter Test Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.1 Level II LR Transmitter Test Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.2 Level II LR Transmitter Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.2 Level II LR Transmitter Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.3 Level II LR Transmitter Amplitude and Swing, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.3 Level II LR Transmitter Amplitude and Swing
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.4 Level II LR Transmitter Rise and Fall Times, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.4 Level II LR Transmitter Rise and Fall Times
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.5 Level II LR Transmitter Differential Pair Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.5 Level II LR Transmitter Differential Pair Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.8 Level II LR Transmitter Short Circuit Current, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.8 Level II LR Transmitter Short Circuit Current
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.9 Level II LR Transmitter Template and Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.9 Level II LR Transmitter Template and Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2 Level II LR Receiver Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2 Level II LR Receiver Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.1 Level II LR Receiver Input Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.1 Level II LR Receiver Input Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.2 Level II LR Receiver Reference Input Signals, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.2 Level II LR Receiver Reference Input Signals
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.3 Level II LR Receiver Input Signal Amplitude, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.3 Level II LR Receiver Input Signal Amplitude
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.4 Level II LR Receiver Absolute Input Voltage, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.4 Level II LR Receiver Absolute Input Voltage
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.5 Level II LR Receiver Input Common Mode Impedance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.8 Level II LR Receiver Jitter Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.8 Level II LR Receiver Jitter Tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.3 Level II LR Link and Jitter Budgets, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.3 Level II LR Link and Jitter Budgets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.4 Level II LR StatEye.org Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.4 Level II LR StatEye.org Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6 Level II Medium Run Interface General, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6 Level II Medium Run Interface General Requirements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1 Medium Run Jitter and Inter-operability Methodology, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1 Medium Run Jitter and Inter-operability Methodology
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1.1 Level II Medium Run Channel Compliance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1.1 Level II Medium Run Channel Compliance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1.2 Level II MR Transmitter Inter-operability, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1.2 Level II MR Transmitter Inter-operability
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1.3 Medium Receiver Inter-operability, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1.3 Medium Receiver Inter-operability
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2 Level II MR Interface Electrical Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2 Level II MR Interface Electrical Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1 Level II MR Transmitter Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1 Level II MR Transmitter Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.1 Level II MR Transmitter Test Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.1 Level II MR Transmitter Test Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.2 Level II MR Transmitter Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.2 Level II MR Transmitter Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.3 Level II MR Transmitter Amplitude and Swing, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.3 Level II MR Transmitter Amplitude and Swing
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.4 Level II MR Transmitter Rise and Fall Times, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.4 Level II MR Transmitter Rise and Fall Times
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.5 Level II MR Transmitter Differential Pair Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.5 Level II MR Transmitter Differential Pair Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.8 Level II MR Transmitter Short Circuit Current, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.8 Level II MR Transmitter Short Circuit Current
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.9 Level II MR Transmitter Template and Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.9 Level II MR Transmitter Template and Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2 Level II MR Receiver Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2 Level II MR Receiver Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.1 Level II MR Receiver Input Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.1 Level II MR Receiver Input Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.2 Level II MR Receiver Reference Input Signals, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.2 Level II MR Receiver Reference Input Signals
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.3 Level II MR Receiver Input Signal Amplitude, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.3 Level II MR Receiver Input Signal Amplitude
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.4 Level II MR Receiver Absolute Input Voltage, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.4 Level II MR Receiver Absolute Input Voltage
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.5 Level II MR Receiver Input Common Mode Impedance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.8 Level II MR Receiver Jitter Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.8 Level II MR Receiver Jitter Tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.3 Level II MR Link and Jitter Budgets, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.3 Level II MR Link and Jitter Budgets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.4 Level II MR StatEye.org Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.4 Level II MR StatEye.org Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7 Level II Measurement and Test Requirements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7 Level II Measurement and Test Requirements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1 High Frequency Transmit Jitter Measurement, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1 High Frequency Transmit Jitter Measurement
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.1 BERT Implementation, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.1 BERT Implementation
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2 Spectrum Analyzer and Oscilloscope Methodology
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.1 Band Limited1 Unbounded Gaussian Noise, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.1 Band Limited1 Unbounded Gaussian Noise
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.2 Band Limited 60 Second Total Jitter Measurements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.3 Uncorrelated High Probability Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.3 Uncorrelated High Probability Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.4 Total High Probability Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.4 Total High Probability Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.2 Total Transmit Wander Measurement, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.2 Total Transmit Wander Measurement
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.3 Relative Transmit Wander Measurement, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.3 Relative Transmit Wander Measurement
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4 Jitter Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4 Jitter Tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1 Jitter Tolerance with Relative Wander Lab Setup
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.1 General, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.3 Port General Control CSR (Block Offset 0x3C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.1 General, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.1 General
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.2 Synchronization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.3 Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.3 Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.4 Amplitude, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.4 Amplitude
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.4 Jitter Transfer, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.4 Jitter Transfer
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.5 Network Analysis Measurement, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.5 Network Analysis Measurement
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.6 Eye Mask Measurement Setup, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.6 Eye Mask Measurement Setup
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 2 Packets, 2.4.2 CRC-16 Code, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 2 Packets, 2.4.2 16-Bit Packet CRC Code
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.4 Status Control Symbol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.5 Status Control Symbol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.5 VC-Status Control Symbol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 VC-Status Control Symbol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 Link-Response Control Symbol, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.5 Link-Response Control Symbol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 Link-Response Control Symbol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.7 Link-Response Control Symbol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 Link-Response Control Symbol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.8 Loop-Response Control Symbol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.1 Reset-Device Command, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.2 Reset-Device Command
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.2 Input-Status Command, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.3 Port-status1 Command
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.6 Multicast-Event Control Symbol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.6.1 Multicast-Event Control Symbol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.1 Introduction, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.10 Nx Link Striping and Transmission Rules, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.11 4x Link Striping and Transmission Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.10 Nx Link Striping and Transmission Rules, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.10 Nx Link Striping and Transmission Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11 Retimers and Repeaters, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6 Retimers and Repeaters
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11 Retimers and Repeaters, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.11 Retimers and Repeaters
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.1 Retimers, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6.1 Retimers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.1 Retimers, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.11.1 Retimers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.2 Repeaters, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6.2 Repeaters
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.2 Repeaters, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.11.2 Repeaters
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12 Port Initialization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12 Port Initialization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.1 1x Mode Initialization, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.1 1x Mode Initialization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.1 1x Mode Initialization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.1 1x Mode Initialization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.2 1x/Nx Mode Initialization, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.2 1x/4x Mode Initialization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.2 1x/Nx Mode Initialization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.2 1x/Nx Mode Initialization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.3 Baud Rate Discovery, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.3 Baud Rate Discovery
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4 State Machines, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3 State Machines
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4 State Machines, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4 State Machines
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1 State Machine Conventions, Functions and Variables, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.2 State Machine Variables and Functions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1 State Machine Conventions, Functions and Variables, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1 State Machine Conventions, Functions and Variables
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.1 State Machine Conventions, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.1 State Machine Conventions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.1 State Machine Conventions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1.1 State Machine Conventions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.2 State Machine Functions, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.2 State Machine Variables and Functions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.2 State Machine Functions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1.2 State Machine Functions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.3 State Machine Variables, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.2 State Machine Variables and Functions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.3 State Machine Variables, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1.3 State Machine Variables
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.2 Lane Synchronization State Machine, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.3 Lane Synchronization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.2 Lane Synchronization State Machine, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.2 Lane Synchronization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.3 Lane Alignment State Machine, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.4 Lane Alignment State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.3 Lane Alignment State Machine, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.3 Lane Alignment State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.4 1x/2x Mode Detect State Machine, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.4 1x/2x Mode Detect State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.5 1x Mode Initialization State Machine, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.5 1x Mode Initialization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.5 1x Mode Initialization State Machine, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.5 1x Mode Initialization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3.6 1x/4x Mode Initialization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.7 1x/2x Mode Initialization State Machine, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.7 1x/2x Mode Initialization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.8 1x/Mx/Nx Mode Initialization State Machines, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.8 1x/Mx/Nx Mode Initialization State Machines
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.8.1 1x/2x/Nx Initialization State Machine, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.8.1 1x/2x/Nx Initialization State Machine
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.2 PCS Layer Functions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.2 PCS Layer Functions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.3 PMA Layer Functions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.3 PMA Layer Functions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.4 Definitions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.4 Definitions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5 8b/10b Transmission Code, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5 8b/10b Transmission Code
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.1 Character and Code-Group Notation, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.1 Character and Code-Group Notation
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.2 Running Disparity, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.2 Running Disparity
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.3 Running Disparity Rules, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.3 Running Disparity Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.4 8b/10b Encoding, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.4 8b/10b Encoding
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.5 Transmission Order, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.5 Transmission Order
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.6 8b/10b Decoding, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.6 8b/10b Decoding
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7 Special Characters and Columns, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7 Special Characters and Columns
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.1 Packet Delimiter Control Symbol (/PD/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.1 Packet Delimiter Control Symbol (/PD/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.2 Start of Control Symbol (/SC/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.2 Start of Control Symbol (/SC/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.3 Idle (/I/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.3 Idle (/I/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.4 Sync (/K/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.4 Sync (/K/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.5 Skip (/R/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.5 Skip (/R/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.6 Align (/A/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.6 Align (/A/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.7 Mark (/M/), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.7 Mark (/M/)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.8 Illegal, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.8 Illegal
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.8 Effect of Single Bit Code-Group Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.8 Effect of Single Bit Code-Group Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6 LP-Serial Link Widths, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6 LP-Serial Link Widths, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.6 LP-Serial Link Widths
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7 Idle Sequence, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9 Idle Sequence
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7 Idle Sequence, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7 Idle Sequence
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.1 Clock Compensation Sequence, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9 Idle Sequence
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.1 Clock Compensation Sequence, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.1 Clock Compensation Sequence
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.2 Idle Sequence 1 (IDLE1), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9 Idle Sequence
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.2 Idle Sequence 1 (IDLE1), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.2 Idle Sequence 1 (IDLE1)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3 Idle Sequence 1 Generation, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.9.1 Idle Sequence Generation
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3 Idle Sequence 1 Generation, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.3 Idle Sequence 1 Generation
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4 Idle Sequence 2 (IDLE2), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4 Idle Sequence 2 (IDLE2)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1 Idle Frame, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1 Idle Frame
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.1 IDLE Sequence 2 Random Data Field, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.1 IDLE Sequence 2 Random Data Field
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.2 IDLE Sequence 2 CS Field Marker, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.2 IDLE Sequence 2 CS Field Marker
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.3 IDLE2 Command and Status Field (CS field), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.3 IDLE2 Command and Status Field (CS field)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.4 IDLE2 CS Field Use, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.4 IDLE2 CS Field Use
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.5 Idle Sequence Selection, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.5 Idle Sequence Selection
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8 Scrambling, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8 Scrambling
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8.1 Scrambling Rules, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8.1 Scrambling Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8.2 Descrambler Synchronization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8.2 Descrambler Synchronization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8.3 Descrambler Synchronization Verification, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8.3 Descrambler Synchronization Verification
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9 1x Mode Transmission Rules, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.9 1x Mode Transmission Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.1 1x Ports, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.10 1x Link Transmission Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.1 1x Ports, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.9.1 1x Ports
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.2 Nx Ports Operating in 1x Mode, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.10 1x Link Transmission Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.2 Nx Ports Operating in 1x Mode, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.9.2 Nx Ports Operating in 1x Mode
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.1 Introduction, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.10 Canceling Packets, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.8 Canceling Packets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.10 Canceling Packets, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.10 Canceling Packets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11 Transaction and Packet Delivery Ordering Rules, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9 Transaction and Packet Delivery Ordering Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11 Transaction and Packet Delivery Ordering Rules, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.11 Transaction and Packet Delivery Ordering Rules
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.12 Deadlock Avoidance, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.10 Deadlock Avoidance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.12 Deadlock Avoidance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.12 Deadlock Avoidance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13 Error Detection and Recovery, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11 Error Detection and Recovery
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13 Error Detection and Recovery, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13 Error Detection and Recovery
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.1 Lost Packet Detection, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.1 Lost Packet Detection
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.1 Lost Packet Detection, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.1 Lost Packet Detection
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2 Link Behavior Under Error, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2 Link Behavior Under Error
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2 Link Behavior Under Error, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2 Link Behavior Under Error
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.1 Recoverable Errors, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.1 Recoverable Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.1 Recoverable Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.1 Recoverable Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2 Idle Sequence Errors, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.2 Idle Sequence Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2 Idle Sequence Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.2 Idle Sequence Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2.1 IDLE1 Sequence Errors, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.2 Idle Sequence Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2.1 IDLE1 Sequence Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.2.1 IDLE1 Sequence Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2.2 IDLE2 Sequence Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.2.2 IDLE2 Sequence Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3 Control Symbol Errors, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.3 Control Symbol Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3 Control Symbol Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.3 Control Symbol Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.1 Link Protocol Violations, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.3.1 Link Protocol Violations
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.1 Link Protocol Violations, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.3.1 Link Protocol Violations
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.2 Corrupted Control symbols, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.3.2 Corrupted Control symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.2 Corrupted Control symbols, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.3.2 Corrupted Control symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.4 Packet Errors, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.4 Packet Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.4 Packet Errors, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.4 Packet Errors
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.5 Link Timeout, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.5 Link Time-Out
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.5 Link Timeout, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.5 Link Timeout
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.6 Input Error-Stopped Recovery Process, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.6 Input Error-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.6 Input Error-Stopped Recovery Process, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.6 Input Error-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.7 Output Error-Stopped Recovery Process, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11.2.7 Output Error-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.7 Output Error-Stopped Recovery Process, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.7 Output Error-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.14 Power Management, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.12 Power Management
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.14 Power Management, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.14 Power Management
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.14 Power Management, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.2 Packet Exchange Protocol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.2 Packet Exchange Protocol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3 Traffic types, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.3 Traffic types
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4 Virtual Channels, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4 Virtual Channels
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1 Virtual channel 0 (VC0), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4.1 Virtual channel 0 (VC0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.2 Virtual Channels 1-8 (VC1-8), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4.2 Virtual Channels 1-8 (VC1-8)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.3 Virtual Channel Utilization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4.3 Virtual Channel Utilization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5 Control Symbols, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3 Control Symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5 Control Symbols, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5 Control Symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.1 Control Symbol Selection, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.1 Control Symbol Selection
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.2 Control Symbol Delimiting, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.1 Control Symbol Delimiting
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.2 Control Symbol Delimiting, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.2 Control Symbol Delimiting
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3 Control Symbol Use, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.2 Control Symbol Transmission
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3 Control Symbol Use, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3 Control Symbol Use
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.1 Link Initialization, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.2 Control Symbol Transmission
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.1 Link Initialization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.1 Link Initialization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.2 Buffer Status Maintenance, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.2 Control Symbol Transmission
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.2 Buffer Status Maintenance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.2 Buffer Status Maintenance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.3 Embedded Control Symbols, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.3 Embedded Control Symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.3 Embedded Control Symbols, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.3 Embedded Control Symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.4 Multicast-Event Control Symbols, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3.4 Multicast-Event Control Symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.4 Multicast-Event Control Symbols, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.4.1 Multicast-Event Control Symbols
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6 Packets, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4 Packets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6 Packets, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6 Packets
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1 Packet Delimiting, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1 Packet Delimiting
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1 Packet Delimiting, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.1 Packet Delimiting
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.1 Packet Start, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1.1 Packet Start
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.1 Packet Start, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.1.1 Packet Start
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.2 Packet Termination, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1.2 Packet Termination
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.2 Packet Termination, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.1.2 Packet Termination
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.2 Acknowledgment Identifier, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.2 Acknowledgment Identifier
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.2 Acknowledgment Identifier, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.2 Acknowledgment Identifier
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.3 Packet Priority and Transaction Request Flows, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.3 Packet Priority and Transaction Request Flows
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.3 Packet Priority and Transaction Request Flows, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.3 Packet Priority and Transaction Request Flows
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7 Link Maintenance Protocol, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5 Link Maintenance Protocol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7 Link Maintenance Protocol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.7 Link Maintenance Protocol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.8 Packet Transmission Protocol, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6 Packet Transmission Protocol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.8 Packet Transmission Protocol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.8 Packet Transmission Protocol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9 Flow Control, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7 Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9 Flow Control, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9 Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1 Receiver-Controlled Flow Control, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.1 Receiver-Controlled Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1 Receiver-Controlled Flow Control, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1 Receiver-Controlled Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.1 Reliable Traffic VC Receivers, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.1 Reliable Traffic VC Receivers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.2 Continuous Traffic VC Receivers, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.2 Continuous Traffic VC Receivers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.3 Single VC Retry Protocol, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.1 Receiver-Controlled Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.3 Single VC Retry Protocol, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.3 Single VC Retry Protocol
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.4 Input Retry-Stopped Recovery Process, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.1 Input Retry-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.4 Input Retry-Stopped Recovery Process, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.4 Input Retry-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.5 Output Retry-Stopped Recovery Process, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.2 Output Retry-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.5 Output Retry-Stopped Recovery Process, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.5 Output Retry-Stopped Recovery Process
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2 Transmitter-Controlled Flow Control, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2 Transmitter-Controlled Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2 Transmitter-Controlled Flow Control, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2 Transmitter-Controlled Flow Control
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.1 Receive Buffer Management, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.3 Receive Buffer Management
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.1 Receive Buffer Management, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2.1 Receive Buffer Management
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.2 Effective Number of Free Receive Buffers, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.4 Effective Number of Free Receive Buffers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.2 Effective Number of Free Receive Buffers, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2.2 Effective Number of Free Receive Buffers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.3 Speculative Packet Transmission, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.2.5 Speculative Packet Transmission
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.3 Speculative Packet Transmission, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2.3 Speculative Packet Transmission
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.3 Flow Control Mode Negotiation, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7.3 Flow Control Mode Negotiation
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.3 Flow Control Mode Negotiation, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.3 Flow Control Mode Negotiation
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.1 Introduction, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.3 Reserved Register, Bit and Bit Field Value Behavior, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.3 Reserved Register and Bit Behavior
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.3 Reserved Register, Bit and Bit Field Value Behavior, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.3 Reserved Register, Bit and Bit Field Value Behavior
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.4 Capability Registers (CARs), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.4 Capability Registers (CARs)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5 LP-Serial Extended Feature Blocks, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5 LP-Serial Extended Feature Blocks
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.1 Generic End Point Devices, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5 Generic End Point Devices
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.1 Generic End Point Devices, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.1 Generic Endpoint Devices
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.2 Generic End Point Devices, software assisted error recovery option, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6 Generic End Point Devices, software assisted error recovery option
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.2 Generic End Point Devices, software assisted error recovery option, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.3 Generic End Point Free Devices, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7 Generic End Point Free Devices
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.3 Generic End Point Free Devices, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.3 Generic Endpoint Free Devices
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.4 Generic End Point Free Devices, software assisted error recovery option, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8 Generic End Point Free Devices, software assisted error recovery option
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.4 Generic End Point Free Devices, software assisted error recovery option, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6 LP-Serial Command and Status Registers (CSRs), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2 Command and Status Registers (CSRs)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6 LP-Serial Command and Status Registers (CSRs), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6 LP-Serial Command and Status Registers (CSRs)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.1 LP-Serial Register Block Header (Block Offset 0x0), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.1 LP-Serial Register Block Header (Block Offset 0x0), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.1 LP-Serial Register Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2 Port Link Timeout Control CSR (Block Offset 0x20), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2 Port Link Timeout Control CSR (Block Offset 0x20), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.3 Port Response Timeout Control CSR (Block Offset 0x24), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.3 Port Response Timeout Control CSR (Block Offset 0x24), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.4 Port General Control CSR (Block Offset 0x3C), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.3 Port General Control CSR (Block Offset 0x3C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.4 Port General Control CSR (Block Offset 0x3C), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.4 Port General Control CSR (Block Offset 0x3C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.5 Port n Link Maintenance Response CSRs(Block Offsets 0x44, 64, ..., 224)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7 LP-Serial Lane Extended Features Block, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7 LP-Serial Lane Extended Features Block
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2 LP-Serial Lane Command and Status Registers (CSRs), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2 Command and Status Registers (CSRs)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2 LP-Serial Lane Command and Status Registers (CSRs), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2 LP-Serial Lane Command and Status Registers (CSRs)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4 Implementation Specific CSRs, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6 Implementation Specific CSRs
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.1 Lane n Status 2 CSR  . (Block Offsets 0x18, 38, ..., 3F8), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.1 Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.2 Lane n Status 3 CSR  . (Block Offsets 0x1C, 3C, ..., 3FC), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.2 Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.3 Lane n Status 4 CSR  . (Block Offsets 0x20, 40, ..., 400), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.3 Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.4 Lane n Status 5 CSR  . (Block Offsets 0x24, 44, ..., 404), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.4 Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.5 Lane n Status 6 CSR  . (Block Offsets 0x28, 48, ..., 408), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.5 Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.6 Lane n Status 7 CSR  . (Block Offsets 0x2C, 4C, ..., 40C), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8 Virtual Channel Extended Features Block, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8 Virtual Channel Extended Features Block
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.2 Register Map
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.5 Register Map -I
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.1 Register Map
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.1 Register Map
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2 Virtual Channel Control Block Registers, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2 Virtual Channel Control Block Registers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 VC Register Block Header (Block Offset 0x0), 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 VC Register Block Header (Block Offset 0x0), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.1 VC Register Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20)), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04)), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23))), 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.4 Port n VCx BW Allocation Registers
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 Signal Descriptions, 7.1 Introduction, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Signal Descriptions, 8.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 Signal Descriptions, 7.2 Signal Definitions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Signal Descriptions, 8.2 Signal Definitions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 Signal Descriptions, 7.3 Serial RapidIO Interface Diagrams, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Signal Descriptions, 8.3 Serial RapidIO Interface Diagrams
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.1 Introduction, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.1 Introduction, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.2 References, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.2 References
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.3 Abbreviations, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.3 Abbreviations
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4 Definitions, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.2 Signal Definitions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4 Definitions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4 Definitions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.1 Definition of Amplitude and Swing, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.1 Definition of Amplitude and Swing
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.2 Transmitter (Near-End) Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.2 Transmitter (Near-End) Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.3 Receiver (Far-End) Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.3 Receiver (Far-End) Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.3.1 Level I Receiver Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.3.1 Level I Receiver Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.3.2 Level II Receiver Template, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.3.2 Level II Receiver Template
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.4 Definition of Skew and Relative Wander, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.4 Definition of Skew and Relative Wander
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.5 Total Wander Mask, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.5 Total Wander Mask
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.6 Relative Wander Mask, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.6 Relative Wander Mask
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.7 Random Jitter Mask, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.7 Random Jitter Mask
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.8 Defined Test Patterns, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.8 Defined Test Patterns
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.9 Reference Model, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.9 Reference Model
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5 Common Electrical Specification, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5 Common Electrical Specification
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.1 Introduction, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.1 Introduction, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.10 Transmitter Short Circuit Current, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.10 Transmitter Short Circuit Current
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.11 Differential Resistance and Return Loss, Transmitter and, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.11 Differential Resistance and Return Loss, Transmitter and Receiver
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.12 Baud Rate Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.12 Baud Rate Tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.13 Termination and DC Blocking, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.13 Termination and DC Blocking
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.2 Data Patterns, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.2 Data Patterns
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.3 Signal Levels, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.3 Signal Levels
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.4 Bit Error Ratio, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.4 Bit Error Ratio
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.4.1 Level I Bit Error Ratio, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.4.1 Level I Bit Error Ratio
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.4.2 Level II Bit Error Ratio, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.4.2 Level II Bit Error Ratio
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.5 Ground Differences, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.5 Ground Differences
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.6 Cross Talk, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.6 Cross Talk
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.7 Transmitter Test Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.7 Transmitter Test Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.8 Transmitter Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.8 Transmitter Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.9 Receiver Input Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.9 Receiver Input Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6 Pulse Response Channel Modelling, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6 Pulse Response Channel Modelling
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.1 Generating a Pulse Response, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.1 Generating a Pulse Response
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.2 Basic Pulse Response Definitions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.2 Basic Pulse Response Definitions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.3 Transmitter Pulse Definition, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.3 Transmitter Pulse Definition
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.4 Receiver Pulse Response, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.4 Receiver Pulse Response
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.5 Crosstalk Pulse Response, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.5 Crosstalk Pulse Response
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.6 Decision Feedback Equalizer, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.6 Decision Feedback Equalizer
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.7 Time Continuous Transverse Filter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.7 Time Continuous Transverse Filter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.7.1 Time Continuous Zero-Pole Equalizer Adaption
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.8 Time Continuous Zero/Pole, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.8 Time Continuous Zero/Pole
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.9 Degrees of Freedom, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.9 Degrees of Freedom
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.9.1 Receiver Sample Point, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.9.1 Receiver Sample Point
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.9.2 Transmit Emphasis, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.9.2 Transmit Emphasis
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7 Jitter Modelling, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7 Jitter Modelling
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.1 High Frequency Jitter vs. Wander, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.1 High Frequency Jitter vs. Wander
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.2 Total Wander vs. Relative Wander, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.2 Total Wander vs. Relative Wander
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.3 Correlated vs. Uncorrelated Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.3 Correlated vs. Uncorrelated Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4 Jitter Distributions, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4 Jitter Distributions
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.1 Unbounded and Bounded Gaussian Distribution, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.1 Unbounded and Bounded Gaussian Distribution
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.2 Bounded Gaussian Distribution, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.2 Bounded Gaussian Distribution
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.3 High Probability Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.3 High Probability Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.4 Total Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.4 Total Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.5 Probability Distribution Function vs. Cumulative Distribution, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.5 Probability Distribution Function vs. Cumulative Distribution Function
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.6 BathTub Curves, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.6 BathTub Curves
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.7 Specification of GJ and HPJ, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.7 Specification of GJ and HPJ
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.8 Example of Bounded Gaussian, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.8 Example of Bounded Gaussian
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5 Statistical Eye Methodology, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5 Statistical Eye Methodology
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5.1 Derivation of Cursors and Calculation of PDF, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5.1 Derivation of Cursors and Calculation of PDF
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5.2 Inclusion of Sampling Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5.2 Inclusion of Sampling Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5.3 Generation of Statistical Eye, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5.3 Generation of Statistical Eye
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.1 Level I Application Goals, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.1 Introduction
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.1 Level I Application Goals, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.1 Level I Application Goals
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.2 Equalization, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.3 Equalization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.2 Equalization, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.2 Equalization
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.3 Explanatory Note on Level I Transmitter and, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.4 Explanatory Note on Transmitter and Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.3 Explanatory Note on Level I Transmitter and, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.3 Explanatory Note on Level I Transmitter and Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4 Level I Electrical Specification, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4 Level I Electrical Specification
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1 Level I Short Run Transmitter Characteristics, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1 Level I Short Run Transmitter Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1 Level I Short Run Transmitter Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.1 Level I SR Transmitter Test Load, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.1 Level I SR Transmitter Test Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.1 Level I SR Transmitter Test Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.2 Level I SR Transmitter Baud Rate, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.2 Level I SR Transmitter Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.2 Level I SR Transmitter Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.3 Level I SR Transmitter Amplitude and Swing, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.3 Level I SR Transmitter Amplitude and Swing, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.3 Level I SR Transmitter Amplitude and Swing
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.4 Level I SR Transmitter Rise and Fall Times, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.4 Level I SR Transmitter Rise and Fall Times, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.4 Level I SR Transmitter Rise and Fall Times
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.5 Level I SR Transmitter Differential Pair Skew, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.5 Level I SR Transmitter Differential Pair Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.5 Level I SR Transmitter Differential Pair Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.6 Level I SR Transmitter Output Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.7 Level I SR Transmitter Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.8 Level I SR Transmitter Short Circuit Current, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.8 Level I SR Transmitter Short Circuit Current, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.8 Level I SR Transmitter Short Circuit Current
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.9 Level I SR Transmitter Template and Jitter, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.9 Level I SR Transmitter Template and Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.9 Level I SR Transmitter Template and Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2 Level I Long Run Transmitter Characteristics, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2 Level I Long Run Transmitter Characteristics, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2 Level I Long Run Transmitter Characteristics
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.1 Level I LR Transmitter Test Load, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.1 Level I LR Transmitter Test Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.1 Level I LR Transmitter Test Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.2 Level I LR Transmitter Baud Rate, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.2 Level I LR Transmitter Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.2 Level I LR Transmitter Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.3 Level I LR Transmitter Amplitude and Swing, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.3 Level I LR Transmitter Amplitude and Swing, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.3 Level I LR Transmitter Amplitude and Swing
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.4 Level I LR Transmitter Rise and Fall Times, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.4 Level I LR Transmitter Rise and Fall Times, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.4 Level I LR Transmitter Rise and Fall Times
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.5 Level I LR Transmitter Differential Pair Skew, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.5 Level I LR Transmitter Differential Pair Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.5 Level I LR Transmitter Differential Pair Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.6 Level I LR Transmitter Output Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.7 Level I LR Transmitter Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.8 Level I LR Transmitter Short Circuit Current, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.8 Level I LR Transmitter Short Circuit Current, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.8 Level I LR Transmitter Short Circuit Current
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.9 Level I LR Transmitter Template and Jitter, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.5 Transmitter Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.9 Level I LR Transmitter Template and Jitter, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.9 Level I LR Transmitter Template and Jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3 Level I Receiver Specifications, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3 Level I Receiver Specifications, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3 Level I Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.1 Level I Receiver Input Baud Rate, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.1 Level I Receiver Input Baud Rate, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.1 Level I Receiver Input Baud Rate
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.2 Level I Receiver Reference Input Signals, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.2 Level I Receiver Reference Input Signals, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.2 Level I Receiver Reference Input Signals
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.3 Level I Receiver Input Signal Amplitude, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.3 Level I Receiver Input Signal Amplitude, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.3 Level I Receiver Input Signal Amplitude
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.4 Level I Receiver Absolute Input Voltage, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.4 Level I Receiver Absolute Input Voltage, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.4 Level I Receiver Absolute Input Voltage
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.5 Level I Receiver Input Common Mode Impedance, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.5 Level I Receiver Input Common Mode Impedance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.5 Level I Receiver Input Common Mode Impedance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.6 Level I Receiver Input Lane-to-Lane Skew, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.6 Level I Receiver Input Lane-to-Lane Skew, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.6 Level I Receiver Input Lane-to-Lane Skew
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.7 Level I Receiver Input Resistance and Return Loss, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.7 Level I Receiver Input Resistance and Return Loss, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.7 Level I Receiver Input Resistance and Return Loss
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.8 Level I Receiver Input Jitter Tolerance, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.6 Receiver Specifications
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.8 Level I Receiver Input Jitter Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.8 Level I Receiver Input Jitter Tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5 Level I Measurement and Test Requirements, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8 Measurement and Test Requirements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5 Level I Measurement and Test Requirements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5 Level I Measurement and Test Requirements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1 Level I Transmitter Measurements, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.7 Receiver Eye Diagrams
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1 Level I Transmitter Measurements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1 Level I Transmitter Measurements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.1 Level I Eye Template Measurements, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.1 Eye template measurements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.1 Level I Eye Template Measurements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1.1 Level I Eye Template Measurements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.2 Level I Jitter Test Measurements, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.2 Jitter test measurements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.2 Level I Jitter Test Measurements, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1.2 Level I Jitter Test Measurements
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.3 Level I Transmit Jitter Load, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.3 Transmit jitter
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.3 Level I Transmit Jitter Load, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1.3 Level I Transmit Jitter Load
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.2 Level I Receiver Jitter Tolerance, 1.3, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Electrical Specifications, 8.8.4 Jitter tolerance
2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.2 Level I Receiver Jitter Tolerance, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.2 Level I Receiver Jitter Tolerance
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.1 Introduction, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.1 Introduction
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2 Physical Layer Extensions, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2 Physical Layer Extensions
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs, 1.3, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port Error Detect, Enable and Capture CSRs
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable, and Capture CSRs
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.2.1 Port n Control CSRs
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.2.2 Port n Error and Status CSRs
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.2 Error Reporting Thresholds, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.2 Error Reporting Thresholds
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.3 Error Rate Control and Status, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.3 Error Rate Control and Status
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is, 1.3, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is Reached
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is Reached
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.5 Packet Timeout Mechanism in a Switch Device, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.5 Packet Timeout Mechanism in a Switch Device
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3 Logical and Transport Layer Extensions, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.3 Logical and Transport Layer Extensions
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable and Capture, 1.3, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable and Capture CSRs
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable and Capture, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.2 Message Passing Error Detection, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.3.2 Message Passing Error Detection
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.4 System Software Notification of Error, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.4 System Software Notification of Error
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.5 Mechanisms for Software Debug, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.5 Mechanisms for Software Debug
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.1 Introduction, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.1 Introduction
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.2 Additions to Existing Registers, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.2 Additions to Existing Registers
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3 New Error Management Registers, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.3 New Error Management Registers
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.1 Register Map, 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.4 Register Map
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2 Command and Status Registers (CSRs), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5 Command and Status Registers (CSRs)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.1 Error Management Extensions Block Header (Block Offset 0x0)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)
2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C), 3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1 Congestion Management, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1 Introduction
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1.1 Introduction, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.1 Introduction
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1.2 Requirements, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.2 Requirements
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.1.3 Problem Illustration, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.3 Problem Illustration
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.2 Flow Arbitration, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 1 Flow Control Overview, 1.2 Requirements
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.1 Fabric Link Congestion, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.2 Fabric Link Congestion
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.5 End Point Congestion Management Rules, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.5 End Point Flow Control Rules
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.6 Switch Congestion Management Rules, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 2 Logical Layer Flow Control Operation, 2.4.6 Switch Flow Control Rules
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 3 Packet Format Descriptions, 3.4 Transport and Physical Layer Packet Format, 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 3 Packet Format Descriptions, 3.3 Transport and Physical Layer Packet Format
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2 Processing Elements Features CAR (Offset 0x10 Word 0), 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2 Processing Elements Features CAR (Offset 0x10 Word 0), 3.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2.1 Processing Elements Features CAR (Offset 0x10 Word 0)
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.3 Port n Control CSR  . (Block Offsets 0x5C, 7C, ... , 23C), 1.3, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.3 Port n Control CSR (Block Offset 0x08)
2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.3 Port n Control CSR  . (Block Offsets 0x5C, 7C, ... , 23C), 3.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2.2 Port n Control CSR (Block Offsets 0x5C, 7C, ... , 23C)
3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10), 2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)
3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30), 2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)
3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38), 2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)
3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80), 2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)
3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84), 2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)
3.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88), 2.2, RapidIO Interconnect Specification Part 11: Multicast Extensions Specification, Chapter 3 Multicast Extensions Registers, 3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)
3.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.1 Stype2 Control Symbol 48, 2.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.1 Stype2 Control Symbol
3.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.3 VoQ Backpressure per VC, 2.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 3 Control Symbol Format, 3.2 VC_Status Symbol Linking
3.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 5 Register Definitions, 5.1.2.2 Port n VoQ Control Status Register (Block Offset - 0x20 + (4* n)), 2.2, RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification, Chapter 5 Register Definitions, 5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)
3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68), 2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)
3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.4 Component Tag CSR (Configuration Space Offset 0x6C), 2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)
3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70), 2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)
3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74), 2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)
3.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78), 2.2, RapidIO Interconnect Specification Part 3: Common Transport Specification, Chapter 3 Common Transport Registers, 3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.1 Level I Application Goals, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.1 Level I Application Goals
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.2 Equalization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.2 Equalization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.3 Explanatory Note on Level I Transmitter and Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.3 Explanatory Note on Level I Transmitter and
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4 Level I Electrical Specification, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4 Level I Electrical Specification
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1 Level I Short Run Transmitter Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1 Level I Short Run Transmitter Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.1 Level I SR Transmitter Test Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.1 Level I SR Transmitter Test Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.2 Level I SR Transmitter Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.2 Level I SR Transmitter Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.3 Level I SR Transmitter Amplitude and Swing, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.3 Level I SR Transmitter Amplitude and Swing
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.4 Level I SR Transmitter Rise and Fall Times, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.4 Level I SR Transmitter Rise and Fall Times
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.5 Level I SR Transmitter Differential Pair Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.5 Level I SR Transmitter Differential Pair Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.6 Level I SR Transmitter Output Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.7 Level I SR Transmitter Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.8 Level I SR Transmitter Short Circuit Current, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.8 Level I SR Transmitter Short Circuit Current
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.1.9 Level I SR Transmitter Template and Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.1.9 Level I SR Transmitter Template and Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2 Level I Long Run Transmitter Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2 Level I Long Run Transmitter Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.1 Level I LR Transmitter Test Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.1 Level I LR Transmitter Test Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.2 Level I LR Transmitter Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.2 Level I LR Transmitter Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.3 Level I LR Transmitter Amplitude and Swing, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.3 Level I LR Transmitter Amplitude and Swing
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.4 Level I LR Transmitter Rise and Fall Times, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.4 Level I LR Transmitter Rise and Fall Times
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.5 Level I LR Transmitter Differential Pair Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.5 Level I LR Transmitter Differential Pair Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.6 Level I LR Transmitter Output Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.7 Level I LR Transmitter Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.8 Level I LR Transmitter Short Circuit Current, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.8 Level I LR Transmitter Short Circuit Current
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.2.9 Level I LR Transmitter Template and Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.2.9 Level I LR Transmitter Template and Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3 Level I Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3 Level I Receiver Specifications
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.1 Level I Receiver Input Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.1 Level I Receiver Input Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.2 Level I Receiver Reference Input Signals, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.2 Level I Receiver Reference Input Signals
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.3 Level I Receiver Input Signal Amplitude, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.3 Level I Receiver Input Signal Amplitude
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.4 Level I Receiver Absolute Input Voltage, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.4 Level I Receiver Absolute Input Voltage
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.5 Level I Receiver Input Common Mode Impedance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.5 Level I Receiver Input Common Mode Impedance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.6 Level I Receiver Input Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.6 Level I Receiver Input Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.7 Level I Receiver Input Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.7 Level I Receiver Input Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.4.3.8 Level I Receiver Input Jitter Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.4.3.8 Level I Receiver Input Jitter Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5 Level I Measurement and Test Requirements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5 Level I Measurement and Test Requirements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1 Level I Transmitter Measurements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1 Level I Transmitter Measurements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1.1 Level I Eye Template Measurements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.1 Level I Eye Template Measurements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1.2 Level I Jitter Test Measurements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.2 Level I Jitter Test Measurements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.1.3 Level I Transmit Jitter Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.1.3 Level I Transmit Jitter Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 1.25 Gbaud, 2.5 Gbaud, and, 10.5.2 Level I Receiver Jitter Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 1.25 Gbaud, 2.5 Gbaud, and 3.125 Gbaud LP-Serial Links, 9.5.2 Level I Receiver Jitter Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1 Level II Application Goals, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1 Level II Application Goals
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.1 Common to Level II Short run, Medium run and Long run, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.1 Common to Level II Short run, Medium run and Long run
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.2 Application Goals for Level II Short Run, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.2 Application Goals for Level II Short Run
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.3 Application Goals for Level II Medium Run, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.3 Application Goals for Level II Medium Run
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.4 Application Goals for Long Run, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.4 Application Goals for Long Run
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.1.5 Explanatory Note on Transmitter and Receiver Specifications, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.1.5 Explanatory Note on Transmitter and Receiver
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.2 Equalization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.2 Equalization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3 Link Compliance Methodology, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3 Link Compliance Methodology
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.1 Overview, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.1 Overview
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.2 Reference Models, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.2 Reference Models
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.3 Channel Compliance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.3 Channel Compliance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.4 Transmitter Compliance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.4 Transmitter Compliance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.3.5 Receiver Compliance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.3.5 Receiver Compliance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4 Level II Short Run Interface - General Requirements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4 Level II Short Run Interface - General Requirements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1 Jitter and Inter-operability Methodology, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1 Jitter and Inter-operability Methodology
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.1 Level II SR Defined Test Patterns1, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.1 Level II SR Defined Test Patterns1
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.2 Level II SR Channel Compliance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.2 Level II SR Channel Compliance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.3 Level II SR Transmitter Inter-operability, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.3 Level II SR Transmitter Inter-operability
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.1.4 Level II SR Receiver Inter-operability, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.1.4 Level II SR Receiver Inter-operability
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2 Level II SR Electrical Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2 Level II SR Electrical Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1 Level II SR Transmitter Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1 Level II SR Transmitter Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.1 Level II SR Transmitter Test Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.1 Level II SR Transmitter Test Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.2 Level II SR Transmitter Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.2 Level II SR Transmitter Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.3 Level II SR Transmitter Amplitude and Swing, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.3 Level II SR Transmitter Amplitude and Swing
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.4 Level II SR Transmitter Rise and Fall Times, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.4 Level II SR Transmitter Rise and Fall Times
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.5 Level II SR Transmitter Differential Pair Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.5 Level II SR Transmitter Differential Pair Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.1.8 Level II SR Transmitter Template and Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.1.8 Level II SR Transmitter Template and Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2 Level II SR Receiver Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2 Level II SR Receiver Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.1 Level II SR Receiver Input Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.1 Level II SR Receiver Input Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.2 Level II SR Receiver Reference Input Signals, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.2 Level II SR Receiver Reference Input Signals
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.3 Level II SR Receiver Input Signal Amplitude, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.3 Level II SR Receiver Input Signal Amplitude
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.4 Level II SR Receiver Absolute Input Voltage, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.4 Level II SR Receiver Absolute Input Voltage
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.5 Level II SR Receiver Input Common Mode Impedance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.2.8 Level II SR Receiver Input Jitter Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.2.3 Level II SR Link and Jitter Budgets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.2.3 Level II SR Link and Jitter Budgets
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.4.3 Level II SR StatEye.org Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.4.3 Level II SR StatEye.org Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5 Level II Long Run Interface General Requirements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5 Level II Long Run Interface General Requirements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1 Long Run Jitter and Inter-operability Methodology, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1 Long Run Jitter and Inter-operability Methodology
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1.1 Level II LR Channel Compliance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1.1 Level II LR Channel Compliance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1.2 Level II LR Transmitter Inter-operability, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1.2 Level II LR Transmitter Inter-operability
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.1.3 Level II LR Receiver Inter-operability, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.1.3 Level II LR Receiver Inter-operability
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2 Level II LR Interface Electrical Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2 Level II LR Interface Electrical Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1 Level II LR Transmitter Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1 Level II LR Transmitter Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.1 Level II LR Transmitter Test Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.1 Level II LR Transmitter Test Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.2 Level II LR Transmitter Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.2 Level II LR Transmitter Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.3 Level II LR Transmitter Amplitude and Swing, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.3 Level II LR Transmitter Amplitude and Swing
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.4 Level II LR Transmitter Rise and Fall Times, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.4 Level II LR Transmitter Rise and Fall Times
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.5 Level II LR Transmitter Differential Pair Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.5 Level II LR Transmitter Differential Pair Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.8 Level II LR Transmitter Short Circuit Current, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.8 Level II LR Transmitter Short Circuit Current
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.1.9 Level II LR Transmitter Template and Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.1.9 Level II LR Transmitter Template and Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2 Level II LR Receiver Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2 Level II LR Receiver Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.1 Level II LR Receiver Input Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.1 Level II LR Receiver Input Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.2 Level II LR Receiver Reference Input Signals, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.2 Level II LR Receiver Reference Input Signals
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.3 Level II LR Receiver Input Signal Amplitude, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.3 Level II LR Receiver Input Signal Amplitude
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.4 Level II LR Receiver Absolute Input Voltage, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.4 Level II LR Receiver Absolute Input Voltage
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.5 Level II LR Receiver Input Common Mode Impedance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.2.2.8 Level II LR Receiver Jitter Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.2.2.8 Level II LR Receiver Jitter Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.3 Level II LR Link and Jitter Budgets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.3 Level II LR Link and Jitter Budgets
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.5.4 Level II LR StatEye.org Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.5.4 Level II LR StatEye.org Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6 Level II Medium Run Interface General Requirements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6 Level II Medium Run Interface General
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1 Medium Run Jitter and Inter-operability Methodology, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1 Medium Run Jitter and Inter-operability Methodology
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1.1 Level II Medium Run Channel Compliance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1.1 Level II Medium Run Channel Compliance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1.2 Level II MR Transmitter Inter-operability, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1.2 Level II MR Transmitter Inter-operability
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.1.3 Medium Receiver Inter-operability, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.1.3 Medium Receiver Inter-operability
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2 Level II MR Interface Electrical Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2 Level II MR Interface Electrical Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1 Level II MR Transmitter Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1 Level II MR Transmitter Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.1 Level II MR Transmitter Test Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.1 Level II MR Transmitter Test Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.2 Level II MR Transmitter Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.2 Level II MR Transmitter Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.3 Level II MR Transmitter Amplitude and Swing, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.3 Level II MR Transmitter Amplitude and Swing
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.4 Level II MR Transmitter Rise and Fall Times, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.4 Level II MR Transmitter Rise and Fall Times
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.5 Level II MR Transmitter Differential Pair Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.5 Level II MR Transmitter Differential Pair Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.8 Level II MR Transmitter Short Circuit Current, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.8 Level II MR Transmitter Short Circuit Current
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.1.9 Level II MR Transmitter Template and Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.1.9 Level II MR Transmitter Template and Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2 Level II MR Receiver Characteristics, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2 Level II MR Receiver Characteristics
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.1 Level II MR Receiver Input Baud Rate, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.1 Level II MR Receiver Input Baud Rate
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.2 Level II MR Receiver Reference Input Signals, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.2 Level II MR Receiver Reference Input Signals
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.3 Level II MR Receiver Input Signal Amplitude, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.3 Level II MR Receiver Input Signal Amplitude
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.4 Level II MR Receiver Absolute Input Voltage, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.4 Level II MR Receiver Absolute Input Voltage
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.5 Level II MR Receiver Input Common Mode Impedance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.2.2.8 Level II MR Receiver Jitter Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.2.2.8 Level II MR Receiver Jitter Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.3 Level II MR Link and Jitter Budgets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.3 Level II MR Link and Jitter Budgets
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.6.4 Level II MR StatEye.org Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.6.4 Level II MR StatEye.org Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7 Level II Measurement and Test Requirements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7 Level II Measurement and Test Requirements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1 High Frequency Transmit Jitter Measurement, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1 High Frequency Transmit Jitter Measurement
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.1 BERT Implementation, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.1 BERT Implementation
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2 Spectrum Analyzer and Oscilloscope Methodology, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.1 Band Limited1 Unbounded Gaussian Noise, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.1 Band Limited1 Unbounded Gaussian Noise
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.2 Band Limited 60 Second Total Jitter Measurements, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.3 Uncorrelated High Probability Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.3 Uncorrelated High Probability Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.1.2.4 Total High Probability Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.1.2.4 Total High Probability Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.2 Total Transmit Wander Measurement, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.2 Total Transmit Wander Measurement
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.3 Relative Transmit Wander Measurement, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.3 Relative Transmit Wander Measurement
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4 Jitter Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4 Jitter Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1 Jitter Tolerance with Relative Wander Lab Setup, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.1 General, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.1 General
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.2 Synchronization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.3 Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.3 Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.1.4 Amplitude, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.4 Amplitude
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.4 Jitter Transfer, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.4 Jitter Transfer
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.5 Network Analysis Measurement, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.5 Network Analysis Measurement
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links, 11.7.4.6 Eye Mask Measurement Setup, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.6 Eye Mask Measurement Setup
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.1 Common to Level III Short run and Long run, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.1 Common to Level III Short-reach and Long-reach
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.2 Application Goals for Level III Short Run, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.2 Application Goals for Level III Short-reach
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.3 Application Goals for Long Run, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.3 Application Goals for Long-reach
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.1 Level III Short Run, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.1 Level III Short-reach
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.2 Level III Long Run, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.2 Level III Long-reach
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.5 Status Control Symbol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.4 Status Control Symbol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 VC-Status Control Symbol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.5 VC-Status Control Symbol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.7 Link-Response Control Symbol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 Link-Response Control Symbol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.8 Loop-Response Control Symbol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.4.6 Link-Response Control Symbol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.2 Reset-Device Command, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.1 Reset-Device Command
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.3 Port-status1 Command, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.5.2 Input-Status Command
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.6.1 Multicast-Event Control Symbol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 3 Control Symbols, 3.5.6 Multicast-Event Control Symbol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.1 Introduction
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.10 Nx Link Striping and Transmission Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.10 Nx Link Striping and Transmission Rules
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.11 Retimers and Repeaters, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11 Retimers and Repeaters
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.11.1 Retimers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.1 Retimers
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.11.2 Repeaters, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.11.2 Repeaters
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12 Port Initialization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12 Port Initialization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.1 1x Mode Initialization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.1 1x Mode Initialization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.2 1x/Nx Mode Initialization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.2 1x/Nx Mode Initialization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.3 Baud Rate Discovery, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.3 Baud Rate Discovery
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4 State Machines, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4 State Machines
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1 State Machine Conventions, Functions and Variables, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1 State Machine Conventions, Functions and Variables
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1.1 State Machine Conventions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.1 State Machine Conventions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1.2 State Machine Functions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.2 State Machine Functions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.1.3 State Machine Variables, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.1.3 State Machine Variables
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.2 Lane Synchronization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.2 Lane Synchronization State Machine
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.3 Lane Alignment State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.3 Lane Alignment State Machine
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.4 1x/2x Mode Detect State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.4 1x/2x Mode Detect State Machine
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.5 1x Mode Initialization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.5 1x Mode Initialization State Machine
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.7 1x/2x Mode Initialization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.7 1x/2x Mode Initialization State Machine
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.8 1x/Mx/Nx Mode Initialization State Machines, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.8 1x/Mx/Nx Mode Initialization State Machines
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.8.1 1x/2x/Nx Initialization State Machine, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.8.1 1x/2x/Nx Initialization State Machine
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.2 PCS Layer Functions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.2 PCS Layer Functions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.3 PMA Layer Functions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.3 PMA Layer Functions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.4 Definitions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.4 Definitions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5 8b/10b Transmission Code, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5 8b/10b Transmission Code
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.1 Character and Code-Group Notation, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.1 Character and Code-Group Notation
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.2 Running Disparity, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.2 Running Disparity
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.3 Running Disparity Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.3 Running Disparity Rules
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.4 8b/10b Encoding, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.4 8b/10b Encoding
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.5 Transmission Order, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.5 Transmission Order
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.6 8b/10b Decoding, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.6 8b/10b Decoding
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7 Special Characters and Columns, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7 Special Characters and Columns
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.1 Packet Delimiter Control Symbol (/PD/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.1 Packet Delimiter Control Symbol (/PD/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.2 Start of Control Symbol (/SC/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.2 Start of Control Symbol (/SC/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.3 Idle (/I/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.3 Idle (/I/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.4 Sync (/K/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.4 Sync (/K/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.5 Skip (/R/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.5 Skip (/R/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.6 Align (/A/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.6 Align (/A/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.7 Mark (/M/), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.7 Mark (/M/)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.7.8 Illegal, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.7.8 Illegal
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.5.8 Effect of Single Bit Code-Group Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.5.8 Effect of Single Bit Code-Group Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.6 LP-Serial Link Widths, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.6 LP-Serial Link Widths
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7 Idle Sequence, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7 Idle Sequence
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.1 Clock Compensation Sequence, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.1 Clock Compensation Sequence
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.2 Idle Sequence 1 (IDLE1), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.2 Idle Sequence 1 (IDLE1)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.3 Idle Sequence 1 Generation, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.3 Idle Sequence 1 Generation
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4 Idle Sequence 2 (IDLE2), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4 Idle Sequence 2 (IDLE2)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1 Idle Frame, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1 Idle Frame
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.1 IDLE Sequence 2 Random Data Field, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.1 IDLE Sequence 2 Random Data Field
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.2 IDLE Sequence 2 CS Field Marker, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.2 IDLE Sequence 2 CS Field Marker
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.3 IDLE2 Command and Status Field (CS field), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.3 IDLE2 Command and Status Field (CS field)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.4.1.4 IDLE2 CS Field Use, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.4.1.4 IDLE2 CS Field Use
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.7.5 Idle Sequence Selection, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.7.5 Idle Sequence Selection
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8 Scrambling, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8 Scrambling
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8.1 Scrambling Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8.1 Scrambling Rules
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8.2 Descrambler Synchronization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8.2 Descrambler Synchronization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.8.3 Descrambler Synchronization Verification, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.8.3 Descrambler Synchronization Verification
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.9 1x Mode Transmission Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9 1x Mode Transmission Rules
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.9.1 1x Ports, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.1 1x Ports
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 8b/10b PCS and PMA Layers, 4.9.2 Nx Ports Operating in 1x Mode, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 4 PCS and PMA Layers, 4.9.2 Nx Ports Operating in 1x Mode
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.1 Introduction
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.10 Canceling Packets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.10 Canceling Packets
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.11 Transaction and Packet Delivery Ordering Rules, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.11 Transaction and Packet Delivery Ordering Rules
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.12 Deadlock Avoidance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.12 Deadlock Avoidance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13 Error Detection and Recovery, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13 Error Detection and Recovery
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13 Error Detection and Recovery, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13 Error Detection and Recovery for Reliable Transmission
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.1 Lost Packet Detection, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.1 Lost Packet Detection
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2 Link Behavior Under Error, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2 Link Behavior Under Error
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.1 Recoverable Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.1 Recoverable Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.2 Idle Sequence Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2 Idle Sequence Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.2.1 IDLE1 Sequence Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2.1 IDLE1 Sequence Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.2.2 IDLE2 Sequence Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.2.2 IDLE2 Sequence Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.3 Control Symbol Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3 Control Symbol Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.3.1 Link Protocol Violations, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.1 Link Protocol Violations
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.3.2 Corrupted Control symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.3.2 Corrupted Control symbols
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.4 Packet Errors, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.4 Packet Errors
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.5 Link Timeout, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.5 Link Timeout
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.6 Input Error-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.6 Input Error-Stopped Recovery Process
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13.2.7 Output Error-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.13.2.7 Output Error-Stopped Recovery Process
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.14 Power Management, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.14 Power Management
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.14 Power Management, 4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.15 Power Management
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.2 Packet Exchange Protocol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.2 Packet Exchange Protocol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.3 Traffic types, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.3 Traffic types
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4 Virtual Channels, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4 Virtual Channels
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4.1 Virtual channel 0 (VC0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.1 Virtual channel 0 (VC0)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4.2 Virtual Channels 1-8 (VC1-8), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.2 Virtual Channels 1-8 (VC1-8)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.4.3 Virtual Channel Utilization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.4.3 Virtual Channel Utilization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5 Control Symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5 Control Symbols
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.1 Control Symbol Selection, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.1 Control Symbol Selection
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.2 Control Symbol Delimiting, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.2 Control Symbol Delimiting
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3 Control Symbol Use, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3 Control Symbol Use
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.1 Link Initialization, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.1 Link Initialization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.2 Buffer Status Maintenance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.2 Buffer Status Maintenance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.3 Embedded Control Symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.3 Embedded Control Symbols
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.5.3.4.1 Multicast-Event Control Symbols, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.5.3.4 Multicast-Event Control Symbols
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6 Packets, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6 Packets
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.1 Packet Delimiting, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1 Packet Delimiting
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.1.1 Packet Start, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.1 Packet Start
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.1.2 Packet Termination, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.1.2 Packet Termination
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.2 Acknowledgment Identifier, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.2 Acknowledgment Identifier
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.6.3 Packet Priority and Transaction Request Flows, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.6.3 Packet Priority and Transaction Request Flows
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.7 Link Maintenance Protocol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.7 Link Maintenance Protocol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.8 Packet Transmission Protocol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.8 Packet Transmission Protocol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9 Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9 Flow Control
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1 Receiver-Controlled Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1 Receiver-Controlled Flow Control
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.1 Reliable Traffic VC Receivers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.1 Reliable Traffic VC Receivers
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.2 Continuous Traffic VC Receivers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.2 Continuous Traffic VC Receivers
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.3 Single VC Retry Protocol, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.3 Single VC Retry Protocol
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.4 Input Retry-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.4 Input Retry-Stopped Recovery Process
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.1.5 Output Retry-Stopped Recovery Process, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.1.5 Output Retry-Stopped Recovery Process
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2 Transmitter-Controlled Flow Control, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2 Transmitter-Controlled Flow Control
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2.1 Receive Buffer Management, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.1 Receive Buffer Management
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2.2 Effective Number of Free Receive Buffers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.2 Effective Number of Free Receive Buffers
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.2.3 Speculative Packet Transmission, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.2.3 Speculative Packet Transmission
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.9.3 Flow Control Mode Negotiation, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.9.3 Flow Control Mode Negotiation
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.1 Introduction
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.2 Register Map, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.3 Reserved Register, Bit and Bit Field Value Behavior, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.3 Reserved Register, Bit and Bit Field Value Behavior
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.4 Capability Registers (CARs), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.4 Capability Registers (CARs)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5 LP-Serial Extended Feature Blocks, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5 LP-Serial Extended Feature Blocks
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.1 Generic Endpoint Devices, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.1 Generic End Point Devices
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.2 Generic End Point Devices, software assisted error recovery option
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.3 Generic Endpoint Free Devices, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.3 Generic End Point Free Devices
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.5.4 Generic End Point Free Devices, software assisted error recovery option
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.5.5 Register Map -I, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6 LP-Serial Command and Status Registers (CSRs), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6 LP-Serial Command and Status Registers (CSRs)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.1 LP-Serial Register Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.1 LP-Serial Register Block Header (Block Offset 0x0)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.10 Port n Error and Status CSRs (RM-I Block Offset 0x58, 78, ... , 238) (RM-II Block Offset 0x58, 98, ... , 418), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ... , 238)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.11 Port n Control CSRs (RM-I Block Offsets 0x5C, 7C, ... , 23C) (RM-II Block Offsets 0x5C, 9C, ... , 41C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.9 Port n Control CSRs  . (Block Offsets 0x5C, 7C, ... , 23C)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 5 LP-Serial Protocol, 5.14 Power Management
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.2 Port Link Timeout Control CSR (Block Offset 0x20), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.3 Port Response Timeout Control CSR (Block Offset 0x24), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.4 Port General Control CSR (Block Offset 0x3C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.4 Port General Control CSR (Block Offset 0x3C)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.5 Port n Link Maintenance Request CSRs (RM-I Block Offsets 0x40, 60, ... , 220) (RM-II Block Offsets 0x40, 80, ... , 400), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.5 Port n Link Maintenance Request CSRs  . (Block Offsets 0x40, 60, ... , 220)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.6 Port n Link Maintenance Response CSRs (RM-I Block Offsets 0x44, 64, ... , 224) (RM-II Block Offsets 0x44, 84, ... , 404), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.6 Port n Link Maintenance Response CSRs  . (Block Offsets 0x44, 64, ... , 224)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.7 Port n Local ackID CSRs (RM-I Block Offsets 0x48, 68, ... , 228), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.7 Port n Local ackID CSRs  . (Block Offsets 0x48, 68, ... , 228)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.6.9 Port n Control 2 CSRs (RM-I Block Offset 0x54, 74, ... , 234) (RM-II Block Offset 0x54, 94, ... , 414), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.6.10 Port n Control 2 CSRs (Block Offset 0x54, 74, ... , 234)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7 LP-Serial Lane Extended Features Block, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7 LP-Serial Lane Extended Features Block
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.1 Register Map, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2 LP-Serial Lane Command and Status Registers (CSRs), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2 LP-Serial Lane Command and Status Registers (CSRs)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.1 LP-Serial Register Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.1 LP-Serial Register Block Header (Block Offset 0x0)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.2 Lane n Status 0 CSRs (Block Offsets 0x10, 30, ... , 3F0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.2 Lane n Status 0 CSRs  . (Block Offsets 0x10, 30, ... , 3F0)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.3 Lane n Status 1 CSRs (Block Offsets 0x14, 34, ... , 3F4), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.3 Lane n Status 1 CSRs  . (Block Offsets 0x14, 34, ... , 3F4)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6 Implementation Specific CSRs, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4 Implementation Specific CSRs
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.1 Lane n Status 2 CSR (Block Offsets 0x18, 38, ..., 3F8), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.1 Lane n Status 2 CSR  . (Block Offsets 0x18, 38, ..., 3F8)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.2 Lane n Status 3 CSR (Block Offsets 0x1C, 3C, ..., 3FC), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.2 Lane n Status 3 CSR  . (Block Offsets 0x1C, 3C, ..., 3FC)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.3 Lane n Status 4 CSR (Block Offsets 0x20, 40, ..., 400), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.3 Lane n Status 4 CSR  . (Block Offsets 0x20, 40, ..., 400)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.4 Lane n Status 5 CSR (Block Offsets 0x24, 44, ..., 404), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.4 Lane n Status 5 CSR  . (Block Offsets 0x24, 44, ..., 404)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.5 Lane n Status 6 CSR (Block Offsets 0x28, 48, ..., 408), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.5 Lane n Status 6 CSR  . (Block Offsets 0x28, 48, ..., 408)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.7.2.6.6 Lane n Status 7 CSR (Block Offsets 0x2C, 4C, ..., 40C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.7.2.4.6 Lane n Status 7 CSR  . (Block Offsets 0x2C, 4C, ..., 40C)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8 Virtual Channel Extended Features Block, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8 Virtual Channel Extended Features Block
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.1 Register Map, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.1 Register Map
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2 Virtual Channel Control Block Registers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2 Virtual Channel Control Block Registers
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.1 VC Register Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.1 VC Register Block Header (Block Offset 0x0)
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20)), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.2 Port n VC Control and Status Registers (Block Offset ((port number) + 1) * 0x20))
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04)), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.3 Port n VC0 BW Allocation Registers (Block Offset (((port number) + 1) * 0x20) + 0x04))
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.8.2.4 Port n VCx BW Allocation Registers, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Registers, 6.8.2.4 Port n VCx BW Allocation Registers (Block Offset ((((port number) + 1) * 0x20) +  . (offset based on VC #, see Table 6-23)))
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 LP-Serial Registers, 7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C), 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 10 5 Gbaud and 6.25 Gbaud LP-Serial Links, 10.7.4.1.2 Synchronization
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Signal Descriptions, 8.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 Signal Descriptions, 7.1 Introduction
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Signal Descriptions, 8.2 Signal Definitions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 Signal Descriptions, 7.2 Signal Definitions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Signal Descriptions, 8.3 Serial RapidIO Interface Diagrams, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 7 Signal Descriptions, 7.3 Serial RapidIO Interface Diagrams
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.1 Introduction
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.2 References, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.2 References
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.3 Abbreviations, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.3 Abbreviations
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4 Definitions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4 Definitions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.1 Definition of Amplitude and Swing, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.1 Definition of Amplitude and Swing
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.2 Transmitter (Near-End) Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.2 Transmitter (Near-End) Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.3 Receiver (Far-End) Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.3 Receiver (Far-End) Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.3.1 Level I Receiver Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.3.1 Level I Receiver Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.3.2 Level II Receiver Template, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.3.2 Level II Receiver Template
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.4 Definition of Skew and Relative Wander, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.4 Definition of Skew and Relative Wander
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.5 Total Wander Mask, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.5 Total Wander Mask
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.6 Relative Wander Mask, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.6 Relative Wander Mask
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.7 Random Jitter Mask, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.7 Random Jitter Mask
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.8 Defined Test Patterns, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.8 Defined Test Patterns
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.4.9 Reference Model, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.4.9 Reference Model
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5 Common Electrical Specification, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5 Common Electrical Specification
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.1 Introduction, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.1 Introduction
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.10 Transmitter Short Circuit Current, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.10 Transmitter Short Circuit Current
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.11 Differential Resistance and Return Loss, Transmitter and Receiver, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.11 Differential Resistance and Return Loss, Transmitter and
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.12 Baud Rate Tolerance, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.12 Baud Rate Tolerance
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.13 Termination and DC Blocking, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.13 Termination and DC Blocking
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.2 Data Patterns, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.2 Data Patterns
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.3 Signal Levels, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.3 Signal Levels
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.4 Bit Error Ratio, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.4 Bit Error Ratio
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.4.1 Level I Bit Error Ratio, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.4.1 Level I Bit Error Ratio
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.4.2 Level II Bit Error Ratio, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.4.2 Level II Bit Error Ratio
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.5 Ground Differences, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.5 Ground Differences
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.6 Cross Talk, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.6 Cross Talk
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.7 Transmitter Test Load, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.7 Transmitter Test Load
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.8 Transmitter Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.8 Transmitter Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.5.9 Receiver Input Lane-to-Lane Skew, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.5.9 Receiver Input Lane-to-Lane Skew
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6 Pulse Response Channel Modelling, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6 Pulse Response Channel Modelling
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.1 Generating a Pulse Response, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.1 Generating a Pulse Response
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.2 Basic Pulse Response Definitions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.2 Basic Pulse Response Definitions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.3 Transmitter Pulse Definition, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.3 Transmitter Pulse Definition
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.4 Receiver Pulse Response, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.4 Receiver Pulse Response
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.5 Crosstalk Pulse Response, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.5 Crosstalk Pulse Response
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.6 Decision Feedback Equalizer, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.6 Decision Feedback Equalizer
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.7 Time Continuous Transverse Filter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.7 Time Continuous Transverse Filter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.7.1 Time Continuous Zero-Pole Equalizer Adaption, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.8 Time Continuous Zero/Pole, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.8 Time Continuous Zero/Pole
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.9 Degrees of Freedom, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.9 Degrees of Freedom
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.9.1 Receiver Sample Point, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.9.1 Receiver Sample Point
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.6.9.2 Transmit Emphasis, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.6.9.2 Transmit Emphasis
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7 Jitter Modelling, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7 Jitter Modelling
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.1 High Frequency Jitter vs. Wander, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.1 High Frequency Jitter vs. Wander
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.2 Total Wander vs. Relative Wander, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.2 Total Wander vs. Relative Wander
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.3 Correlated vs. Uncorrelated Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.3 Correlated vs. Uncorrelated Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4 Jitter Distributions, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4 Jitter Distributions
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.1 Unbounded and Bounded Gaussian Distribution, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.1 Unbounded and Bounded Gaussian Distribution
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.2 Bounded Gaussian Distribution, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.2 Bounded Gaussian Distribution
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.3 High Probability Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.3 High Probability Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.4 Total Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.4 Total Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.5 Probability Distribution Function vs. Cumulative Distribution Function, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.5 Probability Distribution Function vs. Cumulative Distribution
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.6 BathTub Curves, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.6 BathTub Curves
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.7 Specification of GJ and HPJ, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.7 Specification of GJ and HPJ
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.4.8 Example of Bounded Gaussian, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.4.8 Example of Bounded Gaussian
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5 Statistical Eye Methodology, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5 Statistical Eye Methodology
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5.1 Derivation of Cursors and Calculation of PDF, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5.1 Derivation of Cursors and Calculation of PDF
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5.2 Inclusion of Sampling Jitter, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5.2 Inclusion of Sampling Jitter
3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 9 Common Electrical Specifications for less than 6.5 Gbaud LP-Serial Links, 9.7.5.3 Generation of Statistical Eye, 2.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 8 Common Electrical Specifications, 8.7.5.3 Generation of Statistical Eye
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.1 Introduction, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.1 Introduction
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2 Physical Layer Extensions, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2 Physical Layer Extensions
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable, and Capture CSRs, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.2 Error Reporting Thresholds, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.2 Error Reporting Thresholds
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.3 Error Rate Control and Status, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.3 Error Rate Control and Status
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is Reached, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.4 Port Behavior When Error Rate Failed Threshold is
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.2.5 Packet Timeout Mechanism in a Switch Device, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.5 Packet Timeout Mechanism in a Switch Device
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.3 Logical and Transport Layer Extensions, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3 Logical and Transport Layer Extensions
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.1 Logical/Transport Error Detect, Enable and Capture
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.3.2 Message Passing Error Detection, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.3.2 Message Passing Error Detection
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.4 System Software Notification of Error, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.4 System Software Notification of Error
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 1 Error Management Extensions, 1.5 Mechanisms for Software Debug, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.5 Mechanisms for Software Debug
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.1 Introduction, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.1 Introduction
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.2 Additions to Existing Registers, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.2 Additions to Existing Registers
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.2.1 Port n Control CSRs, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.2.2 Port n Error and Status CSRs, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 1 Error Management Extensions, 1.2.1 Port n Error Detect, Enable and Capture CSRs
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.3 New Error Management Registers, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3 New Error Management Registers
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.4 Register Map, 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.1 Register Map
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5 Command and Status Registers (CSRs), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2 Command and Status Registers (CSRs)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.1 Error Management Extensions Block Header (Block Offset 0x0), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.12 Packet Time-to-live CSR (Block Offset 0x2C), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.15 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.16 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.17 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.18 Port n Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.19 Port n Capture 1 CSR (Block Offset 0x50, 90,..., 410), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.20 Port n Capture 2 CSR (Block Offset 0x54, 94,..., 414), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.21 Port n Capture 3 CSR (Block Offset 0x58, 98,..., 418), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.23 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.24 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC, ..., 42C), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)
3.2, RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification, Chapter 2 Error Management Registers, 2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C), 2.2, RapidIO Interconnect Specification Part 8: Error Management Extensions Specification, Chapter 2 Error Management Registers, 2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)
3.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2.1 Processing Elements Features CAR (Offset 0x10 Word 0), 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2 Processing Elements Features CAR (Offset 0x10 Word 0)
3.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.2.2 Port n Control CSR (Block Offsets 0x5C, 7C, ... , 23C), 2.2, RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification, Chapter 4 Logical Layer Flow Control Extensions Register Bits, 4.3 Port n Control CSR  . (Block Offsets 0x5C, 7C, ... , 23C)
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.1 Common to Level III Short-reach and Long-reach, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.1 Common to Level III Short run and Long run
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.2 Application Goals for Level III Short-reach, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.2 Application Goals for Level III Short Run
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.3 Application Goals for Long-reach, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.2.3 Application Goals for Long Run
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.1 Level III Short-reach, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.1 Level III Short Run
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.2 Level III Long-reach, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links, 12.4.2 Level III Long Run
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13 Error Detection and Recovery for Reliable Transmission, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.13 Error Detection and Recovery
4.0, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.15 Power Management, 3.2, RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification, Chapter 6 LP-Serial Protocol, 6.14 Power Management
