Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : bitdetector
Version: N-2017.09-SP2
Date   : Tue May 29 10:36:07 2018
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/thuan/Assignment2_s3574935/asic/icc/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
bitdetector            ForQA             saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 962.4048 nW   (75%)
  Net Switching Power  = 324.1717 nW   (25%)
                         ---------
Total Dynamic Power    =   1.2866 uW  (100%)

Cell Leakage Power     =   5.4264 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.4976            0.1449        3.3816e+06            4.0241  (  59.94%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.4648            0.1792        2.0449e+06            2.6889  (  40.06%)
--------------------------------------------------------------------------------------------------
Total              0.9624 uW         0.3242 uW     5.4264e+06 pW         6.7130 uW
1
