<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>axil_conv2D0</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.602</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>122401</Best-caseLatency>
            <Average-caseLatency>122401</Average-caseLatency>
            <Worst-caseLatency>122401</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.224 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.224 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.224 ms</Worst-caseRealTimeLatency>
            <Interval-min>122402</Interval-min>
            <Interval-max>122402</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_orow_loop_ocol>
                <TripCount>3600</TripCount>
                <Latency>122400</Latency>
                <AbsoluteTimeLatency>1224000</AbsoluteTimeLatency>
                <IterationLatency>34</IterationLatency>
                <InstanceList/>
            </loop_orow_loop_ocol>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>1</DSP>
            <FF>509</FF>
            <LUT>750</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_BUS1_AWVALID</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_AWREADY</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_AWADDR</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>14</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_WVALID</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_WREADY</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_WDATA</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_WSTRB</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_ARVALID</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_ARREADY</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_ARADDR</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>14</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_RVALID</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_RREADY</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_RDATA</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_RRESP</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_BVALID</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_BREADY</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS1_BRESP</name>
            <Object>BUS1</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>axil_conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>axil_conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>axil_conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>axil_conv2D0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>axil_conv2D0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129</InstName>
                    <ModuleName>axil_conv2D0_Pipeline_loop_k1_loop_k2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>129</ID>
                    <BindInstances>add_ln1072_fu_166_p2 add_ln885_fu_192_p2 add_ln27_fu_240_p2 add_ln70_fu_251_p2 weight_1d_loc_fu_261_p2 add_ln70_2_fu_267_p2 mac_muladd_8ns_8s_21s_21_4_1_U1 mac_muladd_8ns_8s_21s_21_4_1_U1 add_ln885_2_fu_206_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>lhs_fu_186_p2 add_ln1072_fu_198_p2 add_ln885_fu_222_p2 lhs_mid1_fu_248_p2 ret_fu_275_p2 add_ln885_1_fu_281_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>axil_conv2D0_Pipeline_loop_k1_loop_k2</Name>
            <Loops>
                <loop_k1_loop_k2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.752</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_k1_loop_k2>
                        <Name>loop_k1_loop_k2</Name>
                        <TripCount>25</TripCount>
                        <Latency>29</Latency>
                        <AbsoluteTimeLatency>0.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_k1_loop_k2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>114</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1072_fu_166_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" URAM="0" VARIABLE="add_ln1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_192_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_240_p2" SOURCE="HLS_base_image_conv/axil_conv2D0.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_251_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="weight_1d_loc_fu_261_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:70" URAM="0" VARIABLE="weight_1d_loc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_267_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:70" URAM="0" VARIABLE="add_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="loop_k1_loop_k2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_21_4_1_U1" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1539" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_21_4_1_U1" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="acc_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_k1_loop_k2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_2_fu_206_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>axil_conv2D0</Name>
            <Loops>
                <loop_orow_loop_ocol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.602</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122401</Best-caseLatency>
                    <Average-caseLatency>122401</Average-caseLatency>
                    <Worst-caseLatency>122401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.224 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.224 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.224 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_orow_loop_ocol>
                        <Name>loop_orow_loop_ocol</Name>
                        <TripCount>3600</TripCount>
                        <Latency>122400</Latency>
                        <AbsoluteTimeLatency>1.224 ms</AbsoluteTimeLatency>
                        <IterationLatency>34</IterationLatency>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129</Instance>
                        </InstanceList>
                    </loop_orow_loop_ocol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>509</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>750</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_orow_loop_ocol" OPTYPE="sub" PRAGMA="" RTLNAME="lhs_fu_186_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="lhs"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_orow_loop_ocol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1072_fu_198_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" URAM="0" VARIABLE="add_ln1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_orow_loop_ocol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_222_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_orow_loop_ocol" OPTYPE="sub" PRAGMA="" RTLNAME="lhs_mid1_fu_248_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="lhs_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_orow_loop_ocol" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_275_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_orow_loop_ocol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_1_fu_281_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS1" name="img_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="1" direction="out" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS1" name="img_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="2" direction="in" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS1" name="weights" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="3" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_BUS1" name="bias" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_BUS1" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="14" portPrefix="s_axi_BUS1_" paramPrefix="C_S_AXI_BUS1_">
            <ports>
                <port>s_axi_BUS1_ARADDR</port>
                <port>s_axi_BUS1_ARREADY</port>
                <port>s_axi_BUS1_ARVALID</port>
                <port>s_axi_BUS1_AWADDR</port>
                <port>s_axi_BUS1_AWREADY</port>
                <port>s_axi_BUS1_AWVALID</port>
                <port>s_axi_BUS1_BREADY</port>
                <port>s_axi_BUS1_BRESP</port>
                <port>s_axi_BUS1_BVALID</port>
                <port>s_axi_BUS1_RDATA</port>
                <port>s_axi_BUS1_RREADY</port>
                <port>s_axi_BUS1_RRESP</port>
                <port>s_axi_BUS1_RVALID</port>
                <port>s_axi_BUS1_WDATA</port>
                <port>s_axi_BUS1_WREADY</port>
                <port>s_axi_BUS1_WSTRB</port>
                <port>s_axi_BUS1_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="weights" offset="32" range="32"/>
                <memorie memorieName="img_in" offset="4096" range="4096"/>
                <memorie memorieName="img_out" offset="8192" range="4096"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="bias" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096" argName="img_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192" argName="img_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_BUS1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_BUS1">32, 14, 4096, 0, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_BUS1">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_BUS1">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_BUS1">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_BUS1">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_BUS1">bias, 0x10, 32, W, Data signal of bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, ap_uint&lt;8&gt;*</column>
                    <column name="img_out">out, ap_uint&lt;8&gt;*</column>
                    <column name="weights">in, ap_int&lt;8&gt;*</column>
                    <column name="bias">in, ap_int&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="img_in">s_axi_BUS1, memory, name=img_in offset=4096 range=4096</column>
                    <column name="img_out">s_axi_BUS1, memory, name=img_out offset=8192 range=4096</column>
                    <column name="weights">s_axi_BUS1, memory, name=weights offset=32 range=32</column>
                    <column name="bias">s_axi_BUS1, register, name=bias offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="HLS_base_image_conv/axil_conv2D0.cpp:17" status="valid" parentFunction="axil_conv2d0" variable="return" isDirective="0" options="s_axilite port=return bundle=BUS1"/>
        <Pragma type="interface" location="HLS_base_image_conv/axil_conv2D0.cpp:18" status="valid" parentFunction="axil_conv2d0" variable="img_in" isDirective="0" options="s_axilite port=img_in bundle=BUS1"/>
        <Pragma type="interface" location="HLS_base_image_conv/axil_conv2D0.cpp:19" status="valid" parentFunction="axil_conv2d0" variable="img_out" isDirective="0" options="s_axilite port=img_out bundle=BUS1"/>
        <Pragma type="interface" location="HLS_base_image_conv/axil_conv2D0.cpp:20" status="valid" parentFunction="axil_conv2d0" variable="weights" isDirective="0" options="s_axilite port=weights bundle=BUS1"/>
        <Pragma type="interface" location="HLS_base_image_conv/axil_conv2D0.cpp:21" status="valid" parentFunction="axil_conv2d0" variable="bias" isDirective="0" options="s_axilite port=bias bundle=BUS1"/>
        <Pragma type="pipeline" location="HLS_base_image_conv/axil_conv2D0.cpp:29" status="valid" parentFunction="axil_conv2d0" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

