

================================================================
== Vitis HLS Report for 'fpadd503_11'
================================================================
* Date:           Tue May 20 14:37:50 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_11_Pipeline_VITIS_LOOP_23_1_fu_40  |fpadd503_11_Pipeline_VITIS_LOOP_23_1  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_11_Pipeline_VITIS_LOOP_28_2_fu_52  |fpadd503_11_Pipeline_VITIS_LOOP_28_2  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_11_Pipeline_VITIS_LOOP_34_3_fu_62  |fpadd503_11_Pipeline_VITIS_LOOP_34_3  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     818|   1960|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    157|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     827|   2117|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_11_Pipeline_VITIS_LOOP_23_1_fu_40  |fpadd503_11_Pipeline_VITIS_LOOP_23_1  |        0|   0|  207|  640|    0|
    |grp_fpadd503_11_Pipeline_VITIS_LOOP_28_2_fu_52  |fpadd503_11_Pipeline_VITIS_LOOP_28_2  |        0|   0|  276|  620|    0|
    |grp_fpadd503_11_Pipeline_VITIS_LOOP_34_3_fu_62  |fpadd503_11_Pipeline_VITIS_LOOP_34_3  |        0|   0|  335|  700|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|   0|  818| 1960|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  37|          7|    1|          7|
    |c_address0  |  20|          4|    4|         16|
    |c_address1  |  20|          4|    4|         16|
    |c_ce0       |  20|          4|    1|          4|
    |c_ce1       |  20|          4|    1|          4|
    |c_d0        |  20|          4|   64|        256|
    |c_we0       |  20|          4|    1|          4|
    +------------+----+-----------+-----+-----------+
    |Total       | 157|         31|   76|        307|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  6|   0|    6|          0|
    |grp_fpadd503_11_Pipeline_VITIS_LOOP_23_1_fu_40_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_11_Pipeline_VITIS_LOOP_28_2_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_11_Pipeline_VITIS_LOOP_34_3_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  9|   0|    9|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   fpadd503.11|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   fpadd503.11|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   fpadd503.11|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   fpadd503.11|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   fpadd503.11|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   fpadd503.11|  return value|
|c_address0    |  out|    4|   ap_memory|             c|         array|
|c_ce0         |  out|    1|   ap_memory|             c|         array|
|c_we0         |  out|    1|   ap_memory|             c|         array|
|c_d0          |  out|   64|   ap_memory|             c|         array|
|c_address1    |  out|    4|   ap_memory|             c|         array|
|c_ce1         |  out|    1|   ap_memory|             c|         array|
|c_q1          |   in|   64|   ap_memory|             c|         array|
|c_offset      |   in|    1|     ap_none|      c_offset|        scalar|
|PKB_address0  |  out|    6|   ap_memory|           PKB|         array|
|PKB_ce0       |  out|    1|   ap_memory|           PKB|         array|
|PKB_q0        |   in|   64|   ap_memory|           PKB|         array|
|b_offset      |   in|    9|     ap_none|      b_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

