---
layout:     post
title:      Welder 2023
subtitle:   Welder Scheduling Deep Learning Memory Access via Tile-graph
date:       2025-02-21
author:     Treaseven
header-img: img/bg18.jpg
catalog: true
tags:
    - deep learning compiler
---

### Motivation
- 解决相邻两个算子之间潜在的分块形状冲突
- 确定最优的分块形状
- 内存流量的优化独立与内存层

### Welder Design 

<img width="500" height="450" src="../img/post-welder-overview.png"/>

***operator-tile and tile-graph***
- tile propagation
- memory traffic and footprint

***tile-graph scheduling***
- decoupling optimization space 

<img width="500" height="400" src="../img/post-welder-consecutive-operators.png"/>

- scheduling interface 

<img width="500" height="800" src="../img/post-welder-scheduling-algorithm.png"/>

- scheduling policy


***mapping to hardware accelerator***




### Evaluation

<img width="1000" height="250" src="../img/post-welder-inference-performance.png"/>

<img width="1000" height="250" src="../img/post-welder-tensorcore-enabled.png"/>

<img width="1000" height="250" src="../img/post-welder-amd.png"/>

<img width="500" height="450" src="../img/post-welder-comparison.png"/>

<img width="500" height="450" src="../img/post-welder-latency.png"/>




### Reference
[Welder: Scheduling Deep Learning Memory Access via Tile-graph](https://www.usenix.org/system/files/osdi23-shi.pdf)