$date
	Sun Oct 23 00:01:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#742138
b10000 &
b10000 %
1$
b10000 !
1"
#742139
0"
#742142
b1000 &
b1000 %
#742146
b100 &
b100 %
#742150
b10 &
b10 %
#742154
b1 &
b1 %
1#
#742158
b0 &
0#
b0 %
0$
#1766869
b10111 !
1"
#1766870
b10111 &
b10111 %
1$
#1766871
0"
#1766874
b1000110 &
b1000110 %
#1766878
b100011 &
b100011 %
#1766882
b1101010 &
b1101010 %
#1766886
b110101 &
b110101 %
#1766890
b10100000 &
b10100000 %
#1766894
b1010000 &
b1010000 %
#1766898
b101000 &
b101000 %
#1766902
b10100 &
b10100 %
#1766906
b1010 &
b1010 %
#1766910
b101 &
b101 %
#1766914
b10000 &
b10000 %
#1766918
b1000 &
b1000 %
#1766922
b100 &
b100 %
#1766926
b10 &
b10 %
#1766930
b1 &
b1 %
1#
#1766934
b0 &
0#
b0 %
0$
#2759630
b11110 &
b11110 %
1$
b11110 !
1"
#2759631
0"
#2759634
b1111 &
b1111 %
#2759638
b101110 &
b101110 %
#2759642
b10111 &
b10111 %
#2759646
b1000110 &
b1000110 %
#2759650
b100011 &
b100011 %
#2759654
b1101010 &
b1101010 %
#2759658
b110101 &
b110101 %
#2759662
b10100000 &
b10100000 %
#2759666
b1010000 &
b1010000 %
#2759670
b101000 &
b101000 %
#2759674
b10100 &
b10100 %
#2759678
b1010 &
b1010 %
#2759682
b101 &
b101 %
#2759686
b10000 &
b10000 %
#2759690
b1000 &
b1000 %
#2759694
b100 &
b100 %
#2759698
b10 &
b10 %
#2759702
b1 &
1#
b1 %
#2759706
b0 &
b0 %
0#
0$
#4500012
