// Seed: 460457664
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  assign id_4 = 1 == 1 || 1 & 1 || 1;
endmodule
