	component nios is
		port (
			clk_clk          : in    std_logic                     := 'X';             -- clk
			clk_100k_clk     : out   std_logic;                                        -- clk
			clk_12m_clk      : out   std_logic;                                        -- clk
			fft_cnt_export   : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			fft_img_export   : in    std_logic_vector(23 downto 0) := (others => 'X'); -- export
			fft_real_export  : in    std_logic_vector(23 downto 0) := (others => 'X'); -- export
			fft_start_export : in    std_logic                     := 'X';             -- export
			lcd_RS           : out   std_logic;                                        -- RS
			lcd_RW           : out   std_logic;                                        -- RW
			lcd_data         : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_E            : out   std_logic;                                        -- E
			pc_export        : out   std_logic_vector(31 downto 0);                    -- export
			reset_reset_n    : in    std_logic                     := 'X';             -- reset_n
			rs232_rxd        : in    std_logic                     := 'X';             -- rxd
			rs232_txd        : out   std_logic;                                        -- txd
			rs232_cts_n      : in    std_logic                     := 'X';             -- cts_n
			rs232_rts_n      : out   std_logic;                                        -- rts_n
			sdram_addr       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n      : out   std_logic;                                        -- cas_n
			sdram_cke        : out   std_logic;                                        -- cke
			sdram_cs_n       : out   std_logic;                                        -- cs_n
			sdram_dq         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm        : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n      : out   std_logic;                                        -- ras_n
			sdram_we_n       : out   std_logic;                                        -- we_n
			sdram_clk_clk    : out   std_logic;                                        -- clk
			sram_DQ          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR        : out   std_logic_vector(19 downto 0);                    -- ADDR
			sram_LB_N        : out   std_logic;                                        -- LB_N
			sram_UB_N        : out   std_logic;                                        -- UB_N
			sram_CE_N        : out   std_logic;                                        -- CE_N
			sram_OE_N        : out   std_logic;                                        -- OE_N
			sram_WE_N        : out   std_logic                                         -- WE_N
		);
	end component nios;

