

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Wed Jun 16 13:43:00 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KNNVOTE1  |   20|   20|         2|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.39ns
ST_2: agg_result_V_s [1/1] 0.00ns
:0  %agg_result_V_s = phi i4 [ undef, %0 ], [ %agg_result_V_0_agg_result_V_s, %._crit_edge ]

ST_2: i_val_V [1/1] 0.00ns
:1  %i_val_V = phi i4 [ 0, %0 ], [ %i_V, %._crit_edge ]

ST_2: min [1/1] 0.00ns
:2  %min = phi i32 [ 2147483647, %0 ], [ %min_2_min, %._crit_edge ]

ST_2: exitcond [1/1] 1.88ns
:3  %exitcond = icmp eq i4 %i_val_V, -6

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_V [1/1] 0.80ns
:5  %i_V = add i4 %i_val_V, 1

ST_2: stg_11 [1/1] 0.00ns
:6  br i1 %exitcond, label %2, label %._crit_edge

ST_2: tmp [1/1] 0.00ns
._crit_edge:1  %tmp = zext i4 %i_val_V to i64

ST_2: knn_set_0_V_addr [1/1] 0.00ns
._crit_edge:2  %knn_set_0_V_addr = getelementptr [10 x i6]* %knn_set_0_V, i64 0, i64 %tmp

ST_2: knn_set_0_V_load [2/2] 2.39ns
._crit_edge:3  %knn_set_0_V_load = load i6* %knn_set_0_V_addr, align 1

ST_2: stg_15 [1/1] 0.00ns
:0  ret i4 %agg_result_V_s


 <State 3>: 6.28ns
ST_3: stg_16 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

ST_3: knn_set_0_V_load [1/2] 2.39ns
._crit_edge:3  %knn_set_0_V_load = load i6* %knn_set_0_V_addr, align 1

ST_3: tmp_6 [1/1] 0.00ns
._crit_edge:4  %tmp_6 = zext i6 %knn_set_0_V_load to i32

ST_3: tmp_8 [1/1] 2.52ns
._crit_edge:5  %tmp_8 = icmp slt i32 %tmp_6, %min

ST_3: agg_result_V_0_agg_result_V_s [1/1] 1.37ns
._crit_edge:6  %agg_result_V_0_agg_result_V_s = select i1 %tmp_8, i4 %i_val_V, i4 %agg_result_V_s

ST_3: min_2_min [1/1] 1.37ns
._crit_edge:7  %min_2_min = select i1 %tmp_8, i32 %tmp_6, i32 %min

ST_3: stg_22 [1/1] 0.00ns
._crit_edge:8  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
