!PADS-POWERPCB-V9.0-MILS-CP950! NETLIST FILE FROM PADS LOGIC V9.3 
*REMARK* First-1-01.sch -- Tue Sep 16 13:36:41 2014
*REMARK*  


*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

MAXIMUMLAYER 2              Maximum routing layer

*PART*       ITEMS
C1      CAP-CX02-B@CX02-B
C2      CAP-CX02-B@CX02-B
C3      CAP-CC05@CK05
C4      CAP-CC05@CK05
D1      LED@LED
D2      DIODE@DO7
J1      CONRA-2P-200@CONRA-2P-200
J2      CON-SIP-2P@SIP-2P
R1      RES-1/4W@R1/4W
S1      SW-SPDT@SPDT-AV2
U1      MC7805BT@TO-220AB
*NET*
*SIGNAL* VCC
J2.1 U1.3 C2.1 C3.1 R1.1 
*SIGNAL* GND
J2.2 D1.K C3.2 C2.2 U1.2 
C4.2 C1.2 J1.2 
*SIGNAL* $$$31960
J1.1 S1.1 
*SIGNAL* $$$31962
S1.3 D2.A 
*SIGNAL* $$$31965
D2.K C1.1 C4.1 U1.1 
*SIGNAL* $$$31995
R1.2 D1.A 

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

LAYER	MILS
{
LAYER	0
{
LAYER_THICKNESS	0
DIELECTRIC	3.300000
}
LAYER	1
{
LAYER_NAME	Top
LAYER_TYPE	ROUTING
PLANE	NONE
ROUTING_DIRECTION	HORIZONTAL
ASSOCIATED_SILK_SCREEN	Silkscreen Top
ASSOCIATED_PASTE_MASK	Paste Mask Top
ASSOCIATED_SOLDER_MASK	Solder Mask Top
ASSOCIATED_ASSEMBLY	Assembly Drawing Top
COMPONENT	Y
ROUTABLE	Y
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	10
COPPER_THICKNESS	1.35
DIELECTRIC	4.300000
COST	0
}
LAYER	2
{
LAYER_NAME	Bottom
LAYER_TYPE	ROUTING
PLANE	NONE
ROUTING_DIRECTION	VERTICAL
ASSOCIATED_SILK_SCREEN	Silkscreen Bottom
ASSOCIATED_PASTE_MASK	Paste Mask Bottom
ASSOCIATED_SOLDER_MASK	Solder Mask Bottom
ASSOCIATED_ASSEMBLY	Assembly Drawing Bottom
COMPONENT	Y
ROUTABLE	Y
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	1.35
DIELECTRIC	3.300000
COST	0
}
LAYER	3
{
LAYER_NAME	Layer_3
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	4
{
LAYER_NAME	Layer_4
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	5
{
LAYER_NAME	Layer_5
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	6
{
LAYER_NAME	Layer_6
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	7
{
LAYER_NAME	Layer_7
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	8
{
LAYER_NAME	Layer_8
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	9
{
LAYER_NAME	Layer_9
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	10
{
LAYER_NAME	Layer_10
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	11
{
LAYER_NAME	Layer_11
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	12
{
LAYER_NAME	Layer_12
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	13
{
LAYER_NAME	Layer_13
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	14
{
LAYER_NAME	Layer_14
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	15
{
LAYER_NAME	Layer_15
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	16
{
LAYER_NAME	Layer_16
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	17
{
LAYER_NAME	Layer_17
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	18
{
LAYER_NAME	Layer_18
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	19
{
LAYER_NAME	Layer_19
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	20
{
LAYER_NAME	Layer_20
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	21
{
LAYER_NAME	Solder Mask Top
LAYER_TYPE	SOLDER_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	22
{
LAYER_NAME	Paste Mask Bottom
LAYER_TYPE	PASTE_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	23
{
LAYER_NAME	Paste Mask Top
LAYER_TYPE	PASTE_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	24
{
LAYER_NAME	Drill Drawing
LAYER_TYPE	DRILL
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	25
{
LAYER_NAME	Layer_25
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	26
{
LAYER_NAME	Silkscreen Top
LAYER_TYPE	SILK_SCREEN
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	27
{
LAYER_NAME	Assembly Drawing Top
LAYER_TYPE	ASSEMBLY
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	28
{
LAYER_NAME	Solder Mask Bottom
LAYER_TYPE	SOLDER_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	29
{
LAYER_NAME	Silkscreen Bottom
LAYER_TYPE	SILK_SCREEN
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	30
{
LAYER_NAME	Assembly Drawing Bottom
LAYER_TYPE	ASSEMBLY
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
}
*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION	MILS
{
NET_CLASS	DATA
DESIGN	RULES
{
RULE_SET	(1)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
CLEARANCE_RULE	:
{
TRACK_TO_TRACK	6
VIA_TO_TRACK	6
VIA_TO_VIA	6
PAD_TO_TRACK	6
PAD_TO_VIA	6
PAD_TO_PAD	6
SMD_TO_TRACK	6
SMD_TO_VIA	6
SMD_TO_PAD	6
SMD_TO_SMD	6
COPPER_TO_TRACK	6
COPPER_TO_VIA	6
COPPER_TO_PAD	6
COPPER_TO_SMD	6
COPPER_TO_COPPER	6
TEXT_TO_TRACK	6
TEXT_TO_VIA	6
TEXT_TO_PAD	6
TEXT_TO_SMD	6
OUTLINE_TO_TRACK	6
OUTLINE_TO_VIA	6
OUTLINE_TO_PAD	6
OUTLINE_TO_SMD	6
OUTLINE_TO_COPPER	6
DRILL_TO_TRACK	6
DRILL_TO_VIA	6
DRILL_TO_PAD	6
DRILL_TO_SMD	6
DRILL_TO_COPPER	6
SAME_NET_SMD_TO_VIA	6
SAME_NET_SMD_TO_CRN	6
SAME_NET_VIA_TO_VIA	6
SAME_NET_PAD_TO_CRN	6
MIN_TRACK_WIDTH	6
REC_TRACK_WIDTH	6
MAX_TRACK_WIDTH	6
DRILL_TO_DRILL	6
BODY_TO_BODY	6
SAME_NET_TRACK_TO_CRN	6
}
}
RULE_SET	(2)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
ROUTE_RULE	:
{
LENGTH_MINIMIZATION_TYPE	1
TRACE_SHARE	Y
VIA_SHARE	Y
AUTO_ROUTE	Y
RIPUP	Y
SHOVE	Y
ROUTE_PRIORITY	3
MAX_NUMBER_OF_VIAS	-1
VALID_LAYER	1
VALID_LAYER	2
VALID_VIA_TYPE	*USE_CURRENT*
}
}
RULE_SET	(3)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
HIGH_SPEED_RULE	:
{
MIN_LENGTH	0
MAX_LENGTH	50000
STUB_LENGTH	0
PARALLEL_LENGTH	1000
PARALLEL_GAP	200
TANDEM_LENGTH	1000
TANDEM_GAP	200
MIN_DELAY	0.000000
MAX_DELAY	10.000000
MIN_CAPACITANCE	0.000000
MAX_CAPACITANCE	10.000000
MIN_IMPEDANCE	50.000000
MAX_IMPEDANCE	150.000000
SHIELD_NET	*
SHIELD_GAP	200
MATCH_LENGTH_TOLERANCE	200
}
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTE VALUES
{
PART C1
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" C
"Description" POL. DIPPED SOLID TANT. CAP. MIL-SPEC SIZE CX02 CASE 'B'
"Part Number" CX02DXXXX
"Value" 100uF
"Tolerance" ???
"Voltage Rating" ???
"Manufacturer #1" KEMET
"Cost" 
}
PART C2
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" C
"Description" POL. DIPPED SOLID TANT. CAP. MIL-SPEC SIZE CX02 CASE 'B'
"Part Number" CX02DXXXX
"Value" 47uF
"Tolerance" ???
"Voltage Rating" ???
"Manufacturer #1" KEMET
"Cost" 
}
PART C3
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" C
"Description" RADIAL CERAMIC CAPACITOR, MIL-SPEC SIZE CK05
"Part Number" CC05CGXXXX
"Value" 0.1uF
"Tolerance" ???
"Voltage Rating" ???
"Manufacturer #1" KEMET
"Cost" 
}
PART C4
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" C
"Description" RADIAL CERAMIC CAPACITOR, MIL-SPEC SIZE CK05
"Part Number" CC05CGXXXX
"Value" 0.1uF
"Tolerance" ???
"Voltage Rating" ???
"Manufacturer #1" KEMET
"Cost" 
}
PART D1
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" D
"Description" LIGHT EMITTING DIODE
"Color" ???
"Part Number" 
"Manufacturer #1" 
}
PART D2
{
"Sim.Analog.Model" d1n914
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" D
"Description" GENERIC DIODE W ALTERNATE
"Cost" 
"Part Number" 
"Value" 1N4001
"Manufacturer #1" 
"Manufacturer #2" 
}
PART J1
{
"Description" RIGHT ANGLE 2-PIN M/F HORIZONTAL PCB CONNECTOR
"Part Number" RA2-2
"Cost" 
"Manufacturer #1" 
"Manufacturer #2" 
}
PART J2
{
"Description" GENERIC 2 PIN SIP HEADER .100 CENTERS
"Part Number" 
"Cost" 
"Manufacturer #1" 
"Manufacturer #2" 
}
PART R1
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" R
"Description" RES BODY:100  CENTERS:500
"Part Number" 
"Value" 1K
"Manufacturer #1" 
"Tolerance" 
}
PART S1
{
"Sim.Analog.Model" 
"Sim.Analog.Order" Model$
"Sim.Analog.Prefix" 
"Description" DPDT Switch 1:C 2:NC 3:NO
"Part Number" 
"Value" 
"Manufacturer #1" 
"Manufacturer #2" 
}
PART U1
{
"Description" POSITIVE VOLTAGE REGULATOR; FIXED +5.0 VOLTS
"Cost" 
"Part Number" MC7805BT
"Manufacturer #1" MOTOROLA
"Manufacturer #2" 
}
}

*END*     OF ASCII OUTPUT FILE
