INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:59:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.061ns (20.563%)  route 4.099ns (79.437%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3068, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X49Y100        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q_reg[6]/Q
                         net (fo=9, routed)           0.702     1.426    lsq2/handshake_lsq_lsq2_core/ldq_addr_2_q[6]
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_100/O
                         net (fo=1, routed)           0.416     1.885    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_100_n_0
    SLICE_X53Y103        LUT6 (Prop_lut6_I0_O)        0.043     1.928 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_44/O
                         net (fo=3, routed)           0.316     2.245    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_44_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I1_O)        0.043     2.288 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_14/O
                         net (fo=6, routed)           0.401     2.688    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_2_0
    SLICE_X43Y101        LUT4 (Prop_lut4_I0_O)        0.043     2.731 r  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q[26]_i_15/O
                         net (fo=1, routed)           0.000     2.731    lsq2/handshake_lsq_lsq2_core/ldq_data_2_q[26]_i_15_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.918 r  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.918    lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[26]_i_7_n_0
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.967 r  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.967    lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[31]_i_10_n_0
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.112 f  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[26]_i_6/O[3]
                         net (fo=1, routed)           0.339     3.452    lsq2/handshake_lsq_lsq2_core/TEMP_40_double_out1[15]
    SLICE_X41Y103        LUT3 (Prop_lut3_I0_O)        0.120     3.572 f  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q[22]_i_4/O
                         net (fo=33, routed)          0.252     3.823    lsq2/handshake_lsq_lsq2_core/ldq_data_2_q[22]_i_4_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.043     3.866 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_2_q_i_10/O
                         net (fo=1, routed)           0.305     4.171    lsq2/handshake_lsq_lsq2_core/ldq_issue_2_q_i_10_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_2_q_i_7/O
                         net (fo=1, routed)           0.337     4.551    lsq2/handshake_lsq_lsq2_core/ldq_issue_2_q_i_7_n_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I4_O)        0.043     4.594 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_2_q_i_2/O
                         net (fo=2, routed)           0.267     4.860    lsq2/handshake_lsq_lsq2_core/ldq_issue_2_q_i_2_n_0
    SLICE_X29Y97         LUT5 (Prop_lut5_I0_O)        0.043     4.903 r  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q[31]_i_1/O
                         net (fo=33, routed)          0.764     5.668    lsq2/handshake_lsq_lsq2_core/p_31_in
    SLICE_X9Y91          FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=3068, unset)         0.483     6.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X9Y91          FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[2]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X9Y91          FDRE (Setup_fdre_C_CE)      -0.194     5.953    lsq2/handshake_lsq_lsq2_core/ldq_data_2_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  0.285    




