
musynth_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079b0  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08107c48  08107c48  00008c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08107c80  08107c80  00008c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08107c88  08107c88  00008c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08107c8c  08107c8c  00008c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  10000000  08107c90  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000025c  10000010  08107ca0  00009010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  1000026c  08107ca0  0000926c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c152  00000000  00000000  00009040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003050  00000000  00000000  00025192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001778  00000000  00000000  000281e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001249  00000000  00000000  00029960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00043e57  00000000  00000000  0002aba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d898  00000000  00000000  0006ea00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001c194d  00000000  00000000  0008c298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0024dbe5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006618  00000000  00000000  0024dc28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  00254240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08107c30 	.word	0x08107c30

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08107c30 	.word	0x08107c30

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 81002ec:	f000 b988 	b.w	8100600 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	468e      	mov	lr, r1
 8100310:	4604      	mov	r4, r0
 8100312:	4688      	mov	r8, r1
 8100314:	2b00      	cmp	r3, #0
 8100316:	d14a      	bne.n	81003ae <__udivmoddi4+0xa6>
 8100318:	428a      	cmp	r2, r1
 810031a:	4617      	mov	r7, r2
 810031c:	d962      	bls.n	81003e4 <__udivmoddi4+0xdc>
 810031e:	fab2 f682 	clz	r6, r2
 8100322:	b14e      	cbz	r6, 8100338 <__udivmoddi4+0x30>
 8100324:	f1c6 0320 	rsb	r3, r6, #32
 8100328:	fa01 f806 	lsl.w	r8, r1, r6
 810032c:	fa20 f303 	lsr.w	r3, r0, r3
 8100330:	40b7      	lsls	r7, r6
 8100332:	ea43 0808 	orr.w	r8, r3, r8
 8100336:	40b4      	lsls	r4, r6
 8100338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810033c:	fa1f fc87 	uxth.w	ip, r7
 8100340:	fbb8 f1fe 	udiv	r1, r8, lr
 8100344:	0c23      	lsrs	r3, r4, #16
 8100346:	fb0e 8811 	mls	r8, lr, r1, r8
 810034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 810034e:	fb01 f20c 	mul.w	r2, r1, ip
 8100352:	429a      	cmp	r2, r3
 8100354:	d909      	bls.n	810036a <__udivmoddi4+0x62>
 8100356:	18fb      	adds	r3, r7, r3
 8100358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 810035c:	f080 80ea 	bcs.w	8100534 <__udivmoddi4+0x22c>
 8100360:	429a      	cmp	r2, r3
 8100362:	f240 80e7 	bls.w	8100534 <__udivmoddi4+0x22c>
 8100366:	3902      	subs	r1, #2
 8100368:	443b      	add	r3, r7
 810036a:	1a9a      	subs	r2, r3, r2
 810036c:	b2a3      	uxth	r3, r4
 810036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8100372:	fb0e 2210 	mls	r2, lr, r0, r2
 8100376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810037a:	fb00 fc0c 	mul.w	ip, r0, ip
 810037e:	459c      	cmp	ip, r3
 8100380:	d909      	bls.n	8100396 <__udivmoddi4+0x8e>
 8100382:	18fb      	adds	r3, r7, r3
 8100384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8100388:	f080 80d6 	bcs.w	8100538 <__udivmoddi4+0x230>
 810038c:	459c      	cmp	ip, r3
 810038e:	f240 80d3 	bls.w	8100538 <__udivmoddi4+0x230>
 8100392:	443b      	add	r3, r7
 8100394:	3802      	subs	r0, #2
 8100396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 810039a:	eba3 030c 	sub.w	r3, r3, ip
 810039e:	2100      	movs	r1, #0
 81003a0:	b11d      	cbz	r5, 81003aa <__udivmoddi4+0xa2>
 81003a2:	40f3      	lsrs	r3, r6
 81003a4:	2200      	movs	r2, #0
 81003a6:	e9c5 3200 	strd	r3, r2, [r5]
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	428b      	cmp	r3, r1
 81003b0:	d905      	bls.n	81003be <__udivmoddi4+0xb6>
 81003b2:	b10d      	cbz	r5, 81003b8 <__udivmoddi4+0xb0>
 81003b4:	e9c5 0100 	strd	r0, r1, [r5]
 81003b8:	2100      	movs	r1, #0
 81003ba:	4608      	mov	r0, r1
 81003bc:	e7f5      	b.n	81003aa <__udivmoddi4+0xa2>
 81003be:	fab3 f183 	clz	r1, r3
 81003c2:	2900      	cmp	r1, #0
 81003c4:	d146      	bne.n	8100454 <__udivmoddi4+0x14c>
 81003c6:	4573      	cmp	r3, lr
 81003c8:	d302      	bcc.n	81003d0 <__udivmoddi4+0xc8>
 81003ca:	4282      	cmp	r2, r0
 81003cc:	f200 8105 	bhi.w	81005da <__udivmoddi4+0x2d2>
 81003d0:	1a84      	subs	r4, r0, r2
 81003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 81003d6:	2001      	movs	r0, #1
 81003d8:	4690      	mov	r8, r2
 81003da:	2d00      	cmp	r5, #0
 81003dc:	d0e5      	beq.n	81003aa <__udivmoddi4+0xa2>
 81003de:	e9c5 4800 	strd	r4, r8, [r5]
 81003e2:	e7e2      	b.n	81003aa <__udivmoddi4+0xa2>
 81003e4:	2a00      	cmp	r2, #0
 81003e6:	f000 8090 	beq.w	810050a <__udivmoddi4+0x202>
 81003ea:	fab2 f682 	clz	r6, r2
 81003ee:	2e00      	cmp	r6, #0
 81003f0:	f040 80a4 	bne.w	810053c <__udivmoddi4+0x234>
 81003f4:	1a8a      	subs	r2, r1, r2
 81003f6:	0c03      	lsrs	r3, r0, #16
 81003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81003fc:	b280      	uxth	r0, r0
 81003fe:	b2bc      	uxth	r4, r7
 8100400:	2101      	movs	r1, #1
 8100402:	fbb2 fcfe 	udiv	ip, r2, lr
 8100406:	fb0e 221c 	mls	r2, lr, ip, r2
 810040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810040e:	fb04 f20c 	mul.w	r2, r4, ip
 8100412:	429a      	cmp	r2, r3
 8100414:	d907      	bls.n	8100426 <__udivmoddi4+0x11e>
 8100416:	18fb      	adds	r3, r7, r3
 8100418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 810041c:	d202      	bcs.n	8100424 <__udivmoddi4+0x11c>
 810041e:	429a      	cmp	r2, r3
 8100420:	f200 80e0 	bhi.w	81005e4 <__udivmoddi4+0x2dc>
 8100424:	46c4      	mov	ip, r8
 8100426:	1a9b      	subs	r3, r3, r2
 8100428:	fbb3 f2fe 	udiv	r2, r3, lr
 810042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8100430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8100434:	fb02 f404 	mul.w	r4, r2, r4
 8100438:	429c      	cmp	r4, r3
 810043a:	d907      	bls.n	810044c <__udivmoddi4+0x144>
 810043c:	18fb      	adds	r3, r7, r3
 810043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8100442:	d202      	bcs.n	810044a <__udivmoddi4+0x142>
 8100444:	429c      	cmp	r4, r3
 8100446:	f200 80ca 	bhi.w	81005de <__udivmoddi4+0x2d6>
 810044a:	4602      	mov	r2, r0
 810044c:	1b1b      	subs	r3, r3, r4
 810044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8100452:	e7a5      	b.n	81003a0 <__udivmoddi4+0x98>
 8100454:	f1c1 0620 	rsb	r6, r1, #32
 8100458:	408b      	lsls	r3, r1
 810045a:	fa22 f706 	lsr.w	r7, r2, r6
 810045e:	431f      	orrs	r7, r3
 8100460:	fa0e f401 	lsl.w	r4, lr, r1
 8100464:	fa20 f306 	lsr.w	r3, r0, r6
 8100468:	fa2e fe06 	lsr.w	lr, lr, r6
 810046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8100470:	4323      	orrs	r3, r4
 8100472:	fa00 f801 	lsl.w	r8, r0, r1
 8100476:	fa1f fc87 	uxth.w	ip, r7
 810047a:	fbbe f0f9 	udiv	r0, lr, r9
 810047e:	0c1c      	lsrs	r4, r3, #16
 8100480:	fb09 ee10 	mls	lr, r9, r0, lr
 8100484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8100488:	fb00 fe0c 	mul.w	lr, r0, ip
 810048c:	45a6      	cmp	lr, r4
 810048e:	fa02 f201 	lsl.w	r2, r2, r1
 8100492:	d909      	bls.n	81004a8 <__udivmoddi4+0x1a0>
 8100494:	193c      	adds	r4, r7, r4
 8100496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 810049a:	f080 809c 	bcs.w	81005d6 <__udivmoddi4+0x2ce>
 810049e:	45a6      	cmp	lr, r4
 81004a0:	f240 8099 	bls.w	81005d6 <__udivmoddi4+0x2ce>
 81004a4:	3802      	subs	r0, #2
 81004a6:	443c      	add	r4, r7
 81004a8:	eba4 040e 	sub.w	r4, r4, lr
 81004ac:	fa1f fe83 	uxth.w	lr, r3
 81004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 81004b4:	fb09 4413 	mls	r4, r9, r3, r4
 81004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 81004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 81004c0:	45a4      	cmp	ip, r4
 81004c2:	d908      	bls.n	81004d6 <__udivmoddi4+0x1ce>
 81004c4:	193c      	adds	r4, r7, r4
 81004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 81004ca:	f080 8082 	bcs.w	81005d2 <__udivmoddi4+0x2ca>
 81004ce:	45a4      	cmp	ip, r4
 81004d0:	d97f      	bls.n	81005d2 <__udivmoddi4+0x2ca>
 81004d2:	3b02      	subs	r3, #2
 81004d4:	443c      	add	r4, r7
 81004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 81004da:	eba4 040c 	sub.w	r4, r4, ip
 81004de:	fba0 ec02 	umull	lr, ip, r0, r2
 81004e2:	4564      	cmp	r4, ip
 81004e4:	4673      	mov	r3, lr
 81004e6:	46e1      	mov	r9, ip
 81004e8:	d362      	bcc.n	81005b0 <__udivmoddi4+0x2a8>
 81004ea:	d05f      	beq.n	81005ac <__udivmoddi4+0x2a4>
 81004ec:	b15d      	cbz	r5, 8100506 <__udivmoddi4+0x1fe>
 81004ee:	ebb8 0203 	subs.w	r2, r8, r3
 81004f2:	eb64 0409 	sbc.w	r4, r4, r9
 81004f6:	fa04 f606 	lsl.w	r6, r4, r6
 81004fa:	fa22 f301 	lsr.w	r3, r2, r1
 81004fe:	431e      	orrs	r6, r3
 8100500:	40cc      	lsrs	r4, r1
 8100502:	e9c5 6400 	strd	r6, r4, [r5]
 8100506:	2100      	movs	r1, #0
 8100508:	e74f      	b.n	81003aa <__udivmoddi4+0xa2>
 810050a:	fbb1 fcf2 	udiv	ip, r1, r2
 810050e:	0c01      	lsrs	r1, r0, #16
 8100510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8100514:	b280      	uxth	r0, r0
 8100516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 810051a:	463b      	mov	r3, r7
 810051c:	4638      	mov	r0, r7
 810051e:	463c      	mov	r4, r7
 8100520:	46b8      	mov	r8, r7
 8100522:	46be      	mov	lr, r7
 8100524:	2620      	movs	r6, #32
 8100526:	fbb1 f1f7 	udiv	r1, r1, r7
 810052a:	eba2 0208 	sub.w	r2, r2, r8
 810052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8100532:	e766      	b.n	8100402 <__udivmoddi4+0xfa>
 8100534:	4601      	mov	r1, r0
 8100536:	e718      	b.n	810036a <__udivmoddi4+0x62>
 8100538:	4610      	mov	r0, r2
 810053a:	e72c      	b.n	8100396 <__udivmoddi4+0x8e>
 810053c:	f1c6 0220 	rsb	r2, r6, #32
 8100540:	fa2e f302 	lsr.w	r3, lr, r2
 8100544:	40b7      	lsls	r7, r6
 8100546:	40b1      	lsls	r1, r6
 8100548:	fa20 f202 	lsr.w	r2, r0, r2
 810054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100550:	430a      	orrs	r2, r1
 8100552:	fbb3 f8fe 	udiv	r8, r3, lr
 8100556:	b2bc      	uxth	r4, r7
 8100558:	fb0e 3318 	mls	r3, lr, r8, r3
 810055c:	0c11      	lsrs	r1, r2, #16
 810055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100562:	fb08 f904 	mul.w	r9, r8, r4
 8100566:	40b0      	lsls	r0, r6
 8100568:	4589      	cmp	r9, r1
 810056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 810056e:	b280      	uxth	r0, r0
 8100570:	d93e      	bls.n	81005f0 <__udivmoddi4+0x2e8>
 8100572:	1879      	adds	r1, r7, r1
 8100574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8100578:	d201      	bcs.n	810057e <__udivmoddi4+0x276>
 810057a:	4589      	cmp	r9, r1
 810057c:	d81f      	bhi.n	81005be <__udivmoddi4+0x2b6>
 810057e:	eba1 0109 	sub.w	r1, r1, r9
 8100582:	fbb1 f9fe 	udiv	r9, r1, lr
 8100586:	fb09 f804 	mul.w	r8, r9, r4
 810058a:	fb0e 1119 	mls	r1, lr, r9, r1
 810058e:	b292      	uxth	r2, r2
 8100590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8100594:	4542      	cmp	r2, r8
 8100596:	d229      	bcs.n	81005ec <__udivmoddi4+0x2e4>
 8100598:	18ba      	adds	r2, r7, r2
 810059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 810059e:	d2c4      	bcs.n	810052a <__udivmoddi4+0x222>
 81005a0:	4542      	cmp	r2, r8
 81005a2:	d2c2      	bcs.n	810052a <__udivmoddi4+0x222>
 81005a4:	f1a9 0102 	sub.w	r1, r9, #2
 81005a8:	443a      	add	r2, r7
 81005aa:	e7be      	b.n	810052a <__udivmoddi4+0x222>
 81005ac:	45f0      	cmp	r8, lr
 81005ae:	d29d      	bcs.n	81004ec <__udivmoddi4+0x1e4>
 81005b0:	ebbe 0302 	subs.w	r3, lr, r2
 81005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 81005b8:	3801      	subs	r0, #1
 81005ba:	46e1      	mov	r9, ip
 81005bc:	e796      	b.n	81004ec <__udivmoddi4+0x1e4>
 81005be:	eba7 0909 	sub.w	r9, r7, r9
 81005c2:	4449      	add	r1, r9
 81005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 81005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 81005cc:	fb09 f804 	mul.w	r8, r9, r4
 81005d0:	e7db      	b.n	810058a <__udivmoddi4+0x282>
 81005d2:	4673      	mov	r3, lr
 81005d4:	e77f      	b.n	81004d6 <__udivmoddi4+0x1ce>
 81005d6:	4650      	mov	r0, sl
 81005d8:	e766      	b.n	81004a8 <__udivmoddi4+0x1a0>
 81005da:	4608      	mov	r0, r1
 81005dc:	e6fd      	b.n	81003da <__udivmoddi4+0xd2>
 81005de:	443b      	add	r3, r7
 81005e0:	3a02      	subs	r2, #2
 81005e2:	e733      	b.n	810044c <__udivmoddi4+0x144>
 81005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 81005e8:	443b      	add	r3, r7
 81005ea:	e71c      	b.n	8100426 <__udivmoddi4+0x11e>
 81005ec:	4649      	mov	r1, r9
 81005ee:	e79c      	b.n	810052a <__udivmoddi4+0x222>
 81005f0:	eba1 0109 	sub.w	r1, r1, r9
 81005f4:	46c4      	mov	ip, r8
 81005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 81005fa:	fb09 f804 	mul.w	r8, r9, r4
 81005fe:	e7c4      	b.n	810058a <__udivmoddi4+0x282>

08100600 <__aeabi_idiv0>:
 8100600:	4770      	bx	lr
 8100602:	bf00      	nop

08100604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100604:	b480      	push	{r7}
 8100606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100608:	4b09      	ldr	r3, [pc, #36]	@ (8100630 <SystemInit+0x2c>)
 810060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810060e:	4a08      	ldr	r2, [pc, #32]	@ (8100630 <SystemInit+0x2c>)
 8100610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8100614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100618:	4b05      	ldr	r3, [pc, #20]	@ (8100630 <SystemInit+0x2c>)
 810061a:	691b      	ldr	r3, [r3, #16]
 810061c:	4a04      	ldr	r2, [pc, #16]	@ (8100630 <SystemInit+0x2c>)
 810061e:	f043 0310 	orr.w	r3, r3, #16
 8100622:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100624:	bf00      	nop
 8100626:	46bd      	mov	sp, r7
 8100628:	f85d 7b04 	ldr.w	r7, [sp], #4
 810062c:	4770      	bx	lr
 810062e:	bf00      	nop
 8100630:	e000ed00 	.word	0xe000ed00

08100634 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100634:	b480      	push	{r7}
 8100636:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8100638:	4b0a      	ldr	r3, [pc, #40]	@ (8100664 <ExitRun0Mode+0x30>)
 810063a:	68db      	ldr	r3, [r3, #12]
 810063c:	f023 0306 	bic.w	r3, r3, #6
 8100640:	4a08      	ldr	r2, [pc, #32]	@ (8100664 <ExitRun0Mode+0x30>)
 8100642:	f043 0302 	orr.w	r3, r3, #2
 8100646:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100648:	bf00      	nop
 810064a:	4b06      	ldr	r3, [pc, #24]	@ (8100664 <ExitRun0Mode+0x30>)
 810064c:	685b      	ldr	r3, [r3, #4]
 810064e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100652:	2b00      	cmp	r3, #0
 8100654:	d0f9      	beq.n	810064a <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8100656:	bf00      	nop
 8100658:	bf00      	nop
 810065a:	46bd      	mov	sp, r7
 810065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100660:	4770      	bx	lr
 8100662:	bf00      	nop
 8100664:	58024800 	.word	0x58024800

08100668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100668:	b580      	push	{r7, lr}
 810066a:	b082      	sub	sp, #8
 810066c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810066e:	4b21      	ldr	r3, [pc, #132]	@ (81006f4 <main+0x8c>)
 8100670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100674:	4a1f      	ldr	r2, [pc, #124]	@ (81006f4 <main+0x8c>)
 8100676:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810067a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810067e:	4b1d      	ldr	r3, [pc, #116]	@ (81006f4 <main+0x8c>)
 8100680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100688:	607b      	str	r3, [r7, #4]
 810068a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810068c:	2001      	movs	r0, #1
 810068e:	f002 f97f 	bl	8102990 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100692:	f002 fa09 	bl	8102aa8 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100696:	2201      	movs	r2, #1
 8100698:	2102      	movs	r1, #2
 810069a:	2000      	movs	r0, #0
 810069c:	f002 f98a 	bl	81029b4 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006a0:	4b15      	ldr	r3, [pc, #84]	@ (81006f8 <main+0x90>)
 81006a2:	681b      	ldr	r3, [r3, #0]
 81006a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81006a8:	2b70      	cmp	r3, #112	@ 0x70
 81006aa:	d108      	bne.n	81006be <main+0x56>
 81006ac:	4b13      	ldr	r3, [pc, #76]	@ (81006fc <main+0x94>)
 81006ae:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81006b2:	4a12      	ldr	r2, [pc, #72]	@ (81006fc <main+0x94>)
 81006b4:	f043 0301 	orr.w	r3, r3, #1
 81006b8:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81006bc:	e007      	b.n	81006ce <main+0x66>
 81006be:	4b0f      	ldr	r3, [pc, #60]	@ (81006fc <main+0x94>)
 81006c0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81006c4:	4a0d      	ldr	r2, [pc, #52]	@ (81006fc <main+0x94>)
 81006c6:	f043 0301 	orr.w	r3, r3, #1
 81006ca:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81006ce:	f000 fc89 	bl	8100fe4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81006d2:	f000 f9fd 	bl	8100ad0 <MX_GPIO_Init>
  MX_CRC_Init();
 81006d6:	f000 f88f 	bl	81007f8 <MX_CRC_Init>
  MX_ADC1_Init();
 81006da:	f000 f811 	bl	8100700 <MX_ADC1_Init>
  MX_SPI1_Init();
 81006de:	f000 f8ad 	bl	810083c <MX_SPI1_Init>
  MX_TIM3_Init();
 81006e2:	f000 f901 	bl	81008e8 <MX_TIM3_Init>
  MX_TIM5_Init();
 81006e6:	f000 f959 	bl	810099c <MX_TIM5_Init>
  MX_UART5_Init();
 81006ea:	f000 f9a5 	bl	8100a38 <MX_UART5_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81006ee:	bf00      	nop
 81006f0:	e7fd      	b.n	81006ee <main+0x86>
 81006f2:	bf00      	nop
 81006f4:	58024400 	.word	0x58024400
 81006f8:	e000ed00 	.word	0xe000ed00
 81006fc:	58026400 	.word	0x58026400

08100700 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8100700:	b580      	push	{r7, lr}
 8100702:	b08a      	sub	sp, #40	@ 0x28
 8100704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8100706:	f107 031c 	add.w	r3, r7, #28
 810070a:	2200      	movs	r2, #0
 810070c:	601a      	str	r2, [r3, #0]
 810070e:	605a      	str	r2, [r3, #4]
 8100710:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8100712:	463b      	mov	r3, r7
 8100714:	2200      	movs	r2, #0
 8100716:	601a      	str	r2, [r3, #0]
 8100718:	605a      	str	r2, [r3, #4]
 810071a:	609a      	str	r2, [r3, #8]
 810071c:	60da      	str	r2, [r3, #12]
 810071e:	611a      	str	r2, [r3, #16]
 8100720:	615a      	str	r2, [r3, #20]
 8100722:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8100724:	4b31      	ldr	r3, [pc, #196]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100726:	4a32      	ldr	r2, [pc, #200]	@ (81007f0 <MX_ADC1_Init+0xf0>)
 8100728:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 810072a:	4b30      	ldr	r3, [pc, #192]	@ (81007ec <MX_ADC1_Init+0xec>)
 810072c:	2200      	movs	r2, #0
 810072e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8100730:	4b2e      	ldr	r3, [pc, #184]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100732:	2200      	movs	r2, #0
 8100734:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8100736:	4b2d      	ldr	r3, [pc, #180]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100738:	2200      	movs	r2, #0
 810073a:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 810073c:	4b2b      	ldr	r3, [pc, #172]	@ (81007ec <MX_ADC1_Init+0xec>)
 810073e:	2204      	movs	r2, #4
 8100740:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8100742:	4b2a      	ldr	r3, [pc, #168]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100744:	2200      	movs	r2, #0
 8100746:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8100748:	4b28      	ldr	r3, [pc, #160]	@ (81007ec <MX_ADC1_Init+0xec>)
 810074a:	2200      	movs	r2, #0
 810074c:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 810074e:	4b27      	ldr	r3, [pc, #156]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100750:	2201      	movs	r2, #1
 8100752:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8100754:	4b25      	ldr	r3, [pc, #148]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100756:	2200      	movs	r2, #0
 8100758:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 810075a:	4b24      	ldr	r3, [pc, #144]	@ (81007ec <MX_ADC1_Init+0xec>)
 810075c:	2200      	movs	r2, #0
 810075e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8100760:	4b22      	ldr	r3, [pc, #136]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100762:	2200      	movs	r2, #0
 8100764:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8100766:	4b21      	ldr	r3, [pc, #132]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100768:	2200      	movs	r2, #0
 810076a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 810076c:	4b1f      	ldr	r3, [pc, #124]	@ (81007ec <MX_ADC1_Init+0xec>)
 810076e:	2200      	movs	r2, #0
 8100770:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100772:	4b1e      	ldr	r3, [pc, #120]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100774:	2200      	movs	r2, #0
 8100776:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8100778:	4b1c      	ldr	r3, [pc, #112]	@ (81007ec <MX_ADC1_Init+0xec>)
 810077a:	2200      	movs	r2, #0
 810077c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8100780:	4b1a      	ldr	r3, [pc, #104]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100782:	2201      	movs	r2, #1
 8100784:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8100786:	4819      	ldr	r0, [pc, #100]	@ (81007ec <MX_ADC1_Init+0xec>)
 8100788:	f000 feaa 	bl	81014e0 <HAL_ADC_Init>
 810078c:	4603      	mov	r3, r0
 810078e:	2b00      	cmp	r3, #0
 8100790:	d001      	beq.n	8100796 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8100792:	f000 fa11 	bl	8100bb8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8100796:	2300      	movs	r3, #0
 8100798:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 810079a:	f107 031c 	add.w	r3, r7, #28
 810079e:	4619      	mov	r1, r3
 81007a0:	4812      	ldr	r0, [pc, #72]	@ (81007ec <MX_ADC1_Init+0xec>)
 81007a2:	f001 fc61 	bl	8102068 <HAL_ADCEx_MultiModeConfigChannel>
 81007a6:	4603      	mov	r3, r0
 81007a8:	2b00      	cmp	r3, #0
 81007aa:	d001      	beq.n	81007b0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 81007ac:	f000 fa04 	bl	8100bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 81007b0:	4b10      	ldr	r3, [pc, #64]	@ (81007f4 <MX_ADC1_Init+0xf4>)
 81007b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 81007b4:	2306      	movs	r3, #6
 81007b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 81007b8:	2300      	movs	r3, #0
 81007ba:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 81007bc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 81007c0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 81007c2:	2304      	movs	r3, #4
 81007c4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 81007c6:	2300      	movs	r3, #0
 81007c8:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 81007ca:	2300      	movs	r3, #0
 81007cc:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81007ce:	463b      	mov	r3, r7
 81007d0:	4619      	mov	r1, r3
 81007d2:	4806      	ldr	r0, [pc, #24]	@ (81007ec <MX_ADC1_Init+0xec>)
 81007d4:	f001 f826 	bl	8101824 <HAL_ADC_ConfigChannel>
 81007d8:	4603      	mov	r3, r0
 81007da:	2b00      	cmp	r3, #0
 81007dc:	d001      	beq.n	81007e2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 81007de:	f000 f9eb 	bl	8100bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 81007e2:	bf00      	nop
 81007e4:	3728      	adds	r7, #40	@ 0x28
 81007e6:	46bd      	mov	sp, r7
 81007e8:	bd80      	pop	{r7, pc}
 81007ea:	bf00      	nop
 81007ec:	1000002c 	.word	0x1000002c
 81007f0:	40022000 	.word	0x40022000
 81007f4:	43210000 	.word	0x43210000

081007f8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 81007f8:	b580      	push	{r7, lr}
 81007fa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 81007fc:	4b0d      	ldr	r3, [pc, #52]	@ (8100834 <MX_CRC_Init+0x3c>)
 81007fe:	4a0e      	ldr	r2, [pc, #56]	@ (8100838 <MX_CRC_Init+0x40>)
 8100800:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8100802:	4b0c      	ldr	r3, [pc, #48]	@ (8100834 <MX_CRC_Init+0x3c>)
 8100804:	2200      	movs	r2, #0
 8100806:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8100808:	4b0a      	ldr	r3, [pc, #40]	@ (8100834 <MX_CRC_Init+0x3c>)
 810080a:	2200      	movs	r2, #0
 810080c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 810080e:	4b09      	ldr	r3, [pc, #36]	@ (8100834 <MX_CRC_Init+0x3c>)
 8100810:	2200      	movs	r2, #0
 8100812:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8100814:	4b07      	ldr	r3, [pc, #28]	@ (8100834 <MX_CRC_Init+0x3c>)
 8100816:	2200      	movs	r2, #0
 8100818:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 810081a:	4b06      	ldr	r3, [pc, #24]	@ (8100834 <MX_CRC_Init+0x3c>)
 810081c:	2201      	movs	r2, #1
 810081e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8100820:	4804      	ldr	r0, [pc, #16]	@ (8100834 <MX_CRC_Init+0x3c>)
 8100822:	f001 fdf9 	bl	8102418 <HAL_CRC_Init>
 8100826:	4603      	mov	r3, r0
 8100828:	2b00      	cmp	r3, #0
 810082a:	d001      	beq.n	8100830 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 810082c:	f000 f9c4 	bl	8100bb8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8100830:	bf00      	nop
 8100832:	bd80      	pop	{r7, pc}
 8100834:	10000090 	.word	0x10000090
 8100838:	58024c00 	.word	0x58024c00

0810083c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 810083c:	b580      	push	{r7, lr}
 810083e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8100840:	4b27      	ldr	r3, [pc, #156]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100842:	4a28      	ldr	r2, [pc, #160]	@ (81008e4 <MX_SPI1_Init+0xa8>)
 8100844:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8100846:	4b26      	ldr	r3, [pc, #152]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100848:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 810084c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 810084e:	4b24      	ldr	r3, [pc, #144]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100850:	2200      	movs	r2, #0
 8100852:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8100854:	4b22      	ldr	r3, [pc, #136]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100856:	2203      	movs	r2, #3
 8100858:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 810085a:	4b21      	ldr	r3, [pc, #132]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 810085c:	2200      	movs	r2, #0
 810085e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100860:	4b1f      	ldr	r3, [pc, #124]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100862:	2200      	movs	r2, #0
 8100864:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8100866:	4b1e      	ldr	r3, [pc, #120]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100868:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 810086c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 810086e:	4b1c      	ldr	r3, [pc, #112]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100870:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8100874:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100876:	4b1a      	ldr	r3, [pc, #104]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100878:	2200      	movs	r2, #0
 810087a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 810087c:	4b18      	ldr	r3, [pc, #96]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 810087e:	2200      	movs	r2, #0
 8100880:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100882:	4b17      	ldr	r3, [pc, #92]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100884:	2200      	movs	r2, #0
 8100886:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8100888:	4b15      	ldr	r3, [pc, #84]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 810088a:	2200      	movs	r2, #0
 810088c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 810088e:	4b14      	ldr	r3, [pc, #80]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100890:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8100894:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100896:	4b12      	ldr	r3, [pc, #72]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 8100898:	2200      	movs	r2, #0
 810089a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 810089c:	4b10      	ldr	r3, [pc, #64]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 810089e:	2200      	movs	r2, #0
 81008a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81008a2:	4b0f      	ldr	r3, [pc, #60]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008a4:	2200      	movs	r2, #0
 81008a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81008a8:	4b0d      	ldr	r3, [pc, #52]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008aa:	2200      	movs	r2, #0
 81008ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81008ae:	4b0c      	ldr	r3, [pc, #48]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008b0:	2200      	movs	r2, #0
 81008b2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81008b4:	4b0a      	ldr	r3, [pc, #40]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008b6:	2200      	movs	r2, #0
 81008b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81008ba:	4b09      	ldr	r3, [pc, #36]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008bc:	2200      	movs	r2, #0
 81008be:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81008c0:	4b07      	ldr	r3, [pc, #28]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008c2:	2200      	movs	r2, #0
 81008c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81008c6:	4b06      	ldr	r3, [pc, #24]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008c8:	2200      	movs	r2, #0
 81008ca:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81008cc:	4804      	ldr	r0, [pc, #16]	@ (81008e0 <MX_SPI1_Init+0xa4>)
 81008ce:	f005 f80f 	bl	81058f0 <HAL_SPI_Init>
 81008d2:	4603      	mov	r3, r0
 81008d4:	2b00      	cmp	r3, #0
 81008d6:	d001      	beq.n	81008dc <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 81008d8:	f000 f96e 	bl	8100bb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 81008dc:	bf00      	nop
 81008de:	bd80      	pop	{r7, pc}
 81008e0:	100000b4 	.word	0x100000b4
 81008e4:	40013000 	.word	0x40013000

081008e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 81008e8:	b580      	push	{r7, lr}
 81008ea:	b08a      	sub	sp, #40	@ 0x28
 81008ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81008ee:	f107 031c 	add.w	r3, r7, #28
 81008f2:	2200      	movs	r2, #0
 81008f4:	601a      	str	r2, [r3, #0]
 81008f6:	605a      	str	r2, [r3, #4]
 81008f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81008fa:	463b      	mov	r3, r7
 81008fc:	2200      	movs	r2, #0
 81008fe:	601a      	str	r2, [r3, #0]
 8100900:	605a      	str	r2, [r3, #4]
 8100902:	609a      	str	r2, [r3, #8]
 8100904:	60da      	str	r2, [r3, #12]
 8100906:	611a      	str	r2, [r3, #16]
 8100908:	615a      	str	r2, [r3, #20]
 810090a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 810090c:	4b21      	ldr	r3, [pc, #132]	@ (8100994 <MX_TIM3_Init+0xac>)
 810090e:	4a22      	ldr	r2, [pc, #136]	@ (8100998 <MX_TIM3_Init+0xb0>)
 8100910:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8100912:	4b20      	ldr	r3, [pc, #128]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100914:	2200      	movs	r2, #0
 8100916:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100918:	4b1e      	ldr	r3, [pc, #120]	@ (8100994 <MX_TIM3_Init+0xac>)
 810091a:	2200      	movs	r2, #0
 810091c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 810091e:	4b1d      	ldr	r3, [pc, #116]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100920:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8100924:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8100926:	4b1b      	ldr	r3, [pc, #108]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100928:	2200      	movs	r2, #0
 810092a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 810092c:	4b19      	ldr	r3, [pc, #100]	@ (8100994 <MX_TIM3_Init+0xac>)
 810092e:	2200      	movs	r2, #0
 8100930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8100932:	4818      	ldr	r0, [pc, #96]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100934:	f005 f972 	bl	8105c1c <HAL_TIM_PWM_Init>
 8100938:	4603      	mov	r3, r0
 810093a:	2b00      	cmp	r3, #0
 810093c:	d001      	beq.n	8100942 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 810093e:	f000 f93b 	bl	8100bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8100942:	2300      	movs	r3, #0
 8100944:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8100946:	2300      	movs	r3, #0
 8100948:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 810094a:	f107 031c 	add.w	r3, r7, #28
 810094e:	4619      	mov	r1, r3
 8100950:	4810      	ldr	r0, [pc, #64]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100952:	f005 ffd9 	bl	8106908 <HAL_TIMEx_MasterConfigSynchronization>
 8100956:	4603      	mov	r3, r0
 8100958:	2b00      	cmp	r3, #0
 810095a:	d001      	beq.n	8100960 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 810095c:	f000 f92c 	bl	8100bb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8100960:	2360      	movs	r3, #96	@ 0x60
 8100962:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8100964:	2300      	movs	r3, #0
 8100966:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8100968:	2300      	movs	r3, #0
 810096a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 810096c:	2300      	movs	r3, #0
 810096e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8100970:	463b      	mov	r3, r7
 8100972:	2204      	movs	r2, #4
 8100974:	4619      	mov	r1, r3
 8100976:	4807      	ldr	r0, [pc, #28]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100978:	f005 f9a8 	bl	8105ccc <HAL_TIM_PWM_ConfigChannel>
 810097c:	4603      	mov	r3, r0
 810097e:	2b00      	cmp	r3, #0
 8100980:	d001      	beq.n	8100986 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8100982:	f000 f919 	bl	8100bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8100986:	4803      	ldr	r0, [pc, #12]	@ (8100994 <MX_TIM3_Init+0xac>)
 8100988:	f000 fa2c 	bl	8100de4 <HAL_TIM_MspPostInit>

}
 810098c:	bf00      	nop
 810098e:	3728      	adds	r7, #40	@ 0x28
 8100990:	46bd      	mov	sp, r7
 8100992:	bd80      	pop	{r7, pc}
 8100994:	1000013c 	.word	0x1000013c
 8100998:	40000400 	.word	0x40000400

0810099c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 810099c:	b580      	push	{r7, lr}
 810099e:	b088      	sub	sp, #32
 81009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81009a2:	f107 0310 	add.w	r3, r7, #16
 81009a6:	2200      	movs	r2, #0
 81009a8:	601a      	str	r2, [r3, #0]
 81009aa:	605a      	str	r2, [r3, #4]
 81009ac:	609a      	str	r2, [r3, #8]
 81009ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81009b0:	1d3b      	adds	r3, r7, #4
 81009b2:	2200      	movs	r2, #0
 81009b4:	601a      	str	r2, [r3, #0]
 81009b6:	605a      	str	r2, [r3, #4]
 81009b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 81009ba:	4b1d      	ldr	r3, [pc, #116]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009bc:	4a1d      	ldr	r2, [pc, #116]	@ (8100a34 <MX_TIM5_Init+0x98>)
 81009be:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 81009c0:	4b1b      	ldr	r3, [pc, #108]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009c2:	2200      	movs	r2, #0
 81009c4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 81009c6:	4b1a      	ldr	r3, [pc, #104]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009c8:	2200      	movs	r2, #0
 81009ca:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 81009cc:	4b18      	ldr	r3, [pc, #96]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 81009d2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81009d4:	4b16      	ldr	r3, [pc, #88]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009d6:	2200      	movs	r2, #0
 81009d8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81009da:	4b15      	ldr	r3, [pc, #84]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009dc:	2200      	movs	r2, #0
 81009de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 81009e0:	4813      	ldr	r0, [pc, #76]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009e2:	f005 f8c4 	bl	8105b6e <HAL_TIM_Base_Init>
 81009e6:	4603      	mov	r3, r0
 81009e8:	2b00      	cmp	r3, #0
 81009ea:	d001      	beq.n	81009f0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 81009ec:	f000 f8e4 	bl	8100bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81009f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81009f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 81009f6:	f107 0310 	add.w	r3, r7, #16
 81009fa:	4619      	mov	r1, r3
 81009fc:	480c      	ldr	r0, [pc, #48]	@ (8100a30 <MX_TIM5_Init+0x94>)
 81009fe:	f005 fa79 	bl	8105ef4 <HAL_TIM_ConfigClockSource>
 8100a02:	4603      	mov	r3, r0
 8100a04:	2b00      	cmp	r3, #0
 8100a06:	d001      	beq.n	8100a0c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8100a08:	f000 f8d6 	bl	8100bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8100a0c:	2300      	movs	r3, #0
 8100a0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8100a10:	2300      	movs	r3, #0
 8100a12:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8100a14:	1d3b      	adds	r3, r7, #4
 8100a16:	4619      	mov	r1, r3
 8100a18:	4805      	ldr	r0, [pc, #20]	@ (8100a30 <MX_TIM5_Init+0x94>)
 8100a1a:	f005 ff75 	bl	8106908 <HAL_TIMEx_MasterConfigSynchronization>
 8100a1e:	4603      	mov	r3, r0
 8100a20:	2b00      	cmp	r3, #0
 8100a22:	d001      	beq.n	8100a28 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8100a24:	f000 f8c8 	bl	8100bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8100a28:	bf00      	nop
 8100a2a:	3720      	adds	r7, #32
 8100a2c:	46bd      	mov	sp, r7
 8100a2e:	bd80      	pop	{r7, pc}
 8100a30:	10000188 	.word	0x10000188
 8100a34:	40000c00 	.word	0x40000c00

08100a38 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8100a38:	b580      	push	{r7, lr}
 8100a3a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8100a3c:	4b22      	ldr	r3, [pc, #136]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a3e:	4a23      	ldr	r2, [pc, #140]	@ (8100acc <MX_UART5_Init+0x94>)
 8100a40:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8100a42:	4b21      	ldr	r3, [pc, #132]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8100a48:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8100a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a4c:	2200      	movs	r2, #0
 8100a4e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8100a50:	4b1d      	ldr	r3, [pc, #116]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a52:	2200      	movs	r2, #0
 8100a54:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8100a56:	4b1c      	ldr	r3, [pc, #112]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a58:	2200      	movs	r2, #0
 8100a5a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8100a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a5e:	220c      	movs	r2, #12
 8100a60:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100a62:	4b19      	ldr	r3, [pc, #100]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a64:	2200      	movs	r2, #0
 8100a66:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8100a68:	4b17      	ldr	r3, [pc, #92]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a6a:	2200      	movs	r2, #0
 8100a6c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8100a6e:	4b16      	ldr	r3, [pc, #88]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a70:	2200      	movs	r2, #0
 8100a72:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8100a74:	4b14      	ldr	r3, [pc, #80]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a76:	2200      	movs	r2, #0
 8100a78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8100a7a:	4b13      	ldr	r3, [pc, #76]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a7c:	2200      	movs	r2, #0
 8100a7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8100a80:	4811      	ldr	r0, [pc, #68]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a82:	f005 ffcf 	bl	8106a24 <HAL_UART_Init>
 8100a86:	4603      	mov	r3, r0
 8100a88:	2b00      	cmp	r3, #0
 8100a8a:	d001      	beq.n	8100a90 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8100a8c:	f000 f894 	bl	8100bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100a90:	2100      	movs	r1, #0
 8100a92:	480d      	ldr	r0, [pc, #52]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100a94:	f006 ffd6 	bl	8107a44 <HAL_UARTEx_SetTxFifoThreshold>
 8100a98:	4603      	mov	r3, r0
 8100a9a:	2b00      	cmp	r3, #0
 8100a9c:	d001      	beq.n	8100aa2 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8100a9e:	f000 f88b 	bl	8100bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100aa2:	2100      	movs	r1, #0
 8100aa4:	4808      	ldr	r0, [pc, #32]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100aa6:	f007 f80b 	bl	8107ac0 <HAL_UARTEx_SetRxFifoThreshold>
 8100aaa:	4603      	mov	r3, r0
 8100aac:	2b00      	cmp	r3, #0
 8100aae:	d001      	beq.n	8100ab4 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8100ab0:	f000 f882 	bl	8100bb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8100ab4:	4804      	ldr	r0, [pc, #16]	@ (8100ac8 <MX_UART5_Init+0x90>)
 8100ab6:	f006 ff8c 	bl	81079d2 <HAL_UARTEx_DisableFifoMode>
 8100aba:	4603      	mov	r3, r0
 8100abc:	2b00      	cmp	r3, #0
 8100abe:	d001      	beq.n	8100ac4 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8100ac0:	f000 f87a 	bl	8100bb8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8100ac4:	bf00      	nop
 8100ac6:	bd80      	pop	{r7, pc}
 8100ac8:	100001d4 	.word	0x100001d4
 8100acc:	40005000 	.word	0x40005000

08100ad0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100ad0:	b580      	push	{r7, lr}
 8100ad2:	b088      	sub	sp, #32
 8100ad4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100ad6:	f107 030c 	add.w	r3, r7, #12
 8100ada:	2200      	movs	r2, #0
 8100adc:	601a      	str	r2, [r3, #0]
 8100ade:	605a      	str	r2, [r3, #4]
 8100ae0:	609a      	str	r2, [r3, #8]
 8100ae2:	60da      	str	r2, [r3, #12]
 8100ae4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100ae6:	4b31      	ldr	r3, [pc, #196]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100aec:	4a2f      	ldr	r2, [pc, #188]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100aee:	f043 0301 	orr.w	r3, r3, #1
 8100af2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100af6:	4b2d      	ldr	r3, [pc, #180]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100afc:	f003 0301 	and.w	r3, r3, #1
 8100b00:	60bb      	str	r3, [r7, #8]
 8100b02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100b04:	4b29      	ldr	r3, [pc, #164]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100b0a:	4a28      	ldr	r2, [pc, #160]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100b0c:	f043 0304 	orr.w	r3, r3, #4
 8100b10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100b14:	4b25      	ldr	r3, [pc, #148]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100b1a:	f003 0304 	and.w	r3, r3, #4
 8100b1e:	607b      	str	r3, [r7, #4]
 8100b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100b22:	4b22      	ldr	r3, [pc, #136]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100b28:	4a20      	ldr	r2, [pc, #128]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100b2a:	f043 0302 	orr.w	r3, r3, #2
 8100b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100b32:	4b1e      	ldr	r3, [pc, #120]	@ (8100bac <MX_GPIO_Init+0xdc>)
 8100b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100b38:	f003 0302 	and.w	r3, r3, #2
 8100b3c:	603b      	str	r3, [r7, #0]
 8100b3e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8100b40:	2200      	movs	r2, #0
 8100b42:	2110      	movs	r1, #16
 8100b44:	481a      	ldr	r0, [pc, #104]	@ (8100bb0 <MX_GPIO_Init+0xe0>)
 8100b46:	f001 ff09 	bl	810295c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8100b4a:	2200      	movs	r2, #0
 8100b4c:	2130      	movs	r1, #48	@ 0x30
 8100b4e:	4819      	ldr	r0, [pc, #100]	@ (8100bb4 <MX_GPIO_Init+0xe4>)
 8100b50:	f001 ff04 	bl	810295c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8100b54:	2304      	movs	r3, #4
 8100b56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8100b58:	2303      	movs	r3, #3
 8100b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100b5c:	2300      	movs	r3, #0
 8100b5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100b60:	f107 030c 	add.w	r3, r7, #12
 8100b64:	4619      	mov	r1, r3
 8100b66:	4812      	ldr	r0, [pc, #72]	@ (8100bb0 <MX_GPIO_Init+0xe0>)
 8100b68:	f001 fd48 	bl	81025fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8100b6c:	2310      	movs	r3, #16
 8100b6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100b70:	2301      	movs	r3, #1
 8100b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100b74:	2300      	movs	r3, #0
 8100b76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100b78:	2300      	movs	r3, #0
 8100b7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100b7c:	f107 030c 	add.w	r3, r7, #12
 8100b80:	4619      	mov	r1, r3
 8100b82:	480b      	ldr	r0, [pc, #44]	@ (8100bb0 <MX_GPIO_Init+0xe0>)
 8100b84:	f001 fd3a 	bl	81025fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8100b88:	2330      	movs	r3, #48	@ 0x30
 8100b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100b8c:	2301      	movs	r3, #1
 8100b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100b90:	2300      	movs	r3, #0
 8100b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100b94:	2300      	movs	r3, #0
 8100b96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8100b98:	f107 030c 	add.w	r3, r7, #12
 8100b9c:	4619      	mov	r1, r3
 8100b9e:	4805      	ldr	r0, [pc, #20]	@ (8100bb4 <MX_GPIO_Init+0xe4>)
 8100ba0:	f001 fd2c 	bl	81025fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8100ba4:	bf00      	nop
 8100ba6:	3720      	adds	r7, #32
 8100ba8:	46bd      	mov	sp, r7
 8100baa:	bd80      	pop	{r7, pc}
 8100bac:	58024400 	.word	0x58024400
 8100bb0:	58020000 	.word	0x58020000
 8100bb4:	58020800 	.word	0x58020800

08100bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100bb8:	b480      	push	{r7}
 8100bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100bbc:	b672      	cpsid	i
}
 8100bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100bc0:	bf00      	nop
 8100bc2:	e7fd      	b.n	8100bc0 <Error_Handler+0x8>

08100bc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100bc4:	b480      	push	{r7}
 8100bc6:	b083      	sub	sp, #12
 8100bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100bca:	4b0a      	ldr	r3, [pc, #40]	@ (8100bf4 <HAL_MspInit+0x30>)
 8100bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100bd0:	4a08      	ldr	r2, [pc, #32]	@ (8100bf4 <HAL_MspInit+0x30>)
 8100bd2:	f043 0302 	orr.w	r3, r3, #2
 8100bd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100bda:	4b06      	ldr	r3, [pc, #24]	@ (8100bf4 <HAL_MspInit+0x30>)
 8100bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100be0:	f003 0302 	and.w	r3, r3, #2
 8100be4:	607b      	str	r3, [r7, #4]
 8100be6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100be8:	bf00      	nop
 8100bea:	370c      	adds	r7, #12
 8100bec:	46bd      	mov	sp, r7
 8100bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100bf2:	4770      	bx	lr
 8100bf4:	58024400 	.word	0x58024400

08100bf8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8100bf8:	b580      	push	{r7, lr}
 8100bfa:	b08a      	sub	sp, #40	@ 0x28
 8100bfc:	af00      	add	r7, sp, #0
 8100bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100c00:	f107 0314 	add.w	r3, r7, #20
 8100c04:	2200      	movs	r2, #0
 8100c06:	601a      	str	r2, [r3, #0]
 8100c08:	605a      	str	r2, [r3, #4]
 8100c0a:	609a      	str	r2, [r3, #8]
 8100c0c:	60da      	str	r2, [r3, #12]
 8100c0e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8100c10:	687b      	ldr	r3, [r7, #4]
 8100c12:	681b      	ldr	r3, [r3, #0]
 8100c14:	4a18      	ldr	r2, [pc, #96]	@ (8100c78 <HAL_ADC_MspInit+0x80>)
 8100c16:	4293      	cmp	r3, r2
 8100c18:	d129      	bne.n	8100c6e <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8100c1a:	4b18      	ldr	r3, [pc, #96]	@ (8100c7c <HAL_ADC_MspInit+0x84>)
 8100c1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100c20:	4a16      	ldr	r2, [pc, #88]	@ (8100c7c <HAL_ADC_MspInit+0x84>)
 8100c22:	f043 0320 	orr.w	r3, r3, #32
 8100c26:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100c2a:	4b14      	ldr	r3, [pc, #80]	@ (8100c7c <HAL_ADC_MspInit+0x84>)
 8100c2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100c30:	f003 0320 	and.w	r3, r3, #32
 8100c34:	613b      	str	r3, [r7, #16]
 8100c36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100c38:	4b10      	ldr	r3, [pc, #64]	@ (8100c7c <HAL_ADC_MspInit+0x84>)
 8100c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c3e:	4a0f      	ldr	r2, [pc, #60]	@ (8100c7c <HAL_ADC_MspInit+0x84>)
 8100c40:	f043 0301 	orr.w	r3, r3, #1
 8100c44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c48:	4b0c      	ldr	r3, [pc, #48]	@ (8100c7c <HAL_ADC_MspInit+0x84>)
 8100c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c4e:	f003 0301 	and.w	r3, r3, #1
 8100c52:	60fb      	str	r3, [r7, #12]
 8100c54:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    PA1     ------> ADC1_INP17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8100c56:	2303      	movs	r3, #3
 8100c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8100c5a:	2303      	movs	r3, #3
 8100c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c5e:	2300      	movs	r3, #0
 8100c60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100c62:	f107 0314 	add.w	r3, r7, #20
 8100c66:	4619      	mov	r1, r3
 8100c68:	4805      	ldr	r0, [pc, #20]	@ (8100c80 <HAL_ADC_MspInit+0x88>)
 8100c6a:	f001 fcc7 	bl	81025fc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8100c6e:	bf00      	nop
 8100c70:	3728      	adds	r7, #40	@ 0x28
 8100c72:	46bd      	mov	sp, r7
 8100c74:	bd80      	pop	{r7, pc}
 8100c76:	bf00      	nop
 8100c78:	40022000 	.word	0x40022000
 8100c7c:	58024400 	.word	0x58024400
 8100c80:	58020000 	.word	0x58020000

08100c84 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8100c84:	b480      	push	{r7}
 8100c86:	b085      	sub	sp, #20
 8100c88:	af00      	add	r7, sp, #0
 8100c8a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8100c8c:	687b      	ldr	r3, [r7, #4]
 8100c8e:	681b      	ldr	r3, [r3, #0]
 8100c90:	4a0b      	ldr	r2, [pc, #44]	@ (8100cc0 <HAL_CRC_MspInit+0x3c>)
 8100c92:	4293      	cmp	r3, r2
 8100c94:	d10e      	bne.n	8100cb4 <HAL_CRC_MspInit+0x30>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8100c96:	4b0b      	ldr	r3, [pc, #44]	@ (8100cc4 <HAL_CRC_MspInit+0x40>)
 8100c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c9c:	4a09      	ldr	r2, [pc, #36]	@ (8100cc4 <HAL_CRC_MspInit+0x40>)
 8100c9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8100ca2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100ca6:	4b07      	ldr	r3, [pc, #28]	@ (8100cc4 <HAL_CRC_MspInit+0x40>)
 8100ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100cac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8100cb0:	60fb      	str	r3, [r7, #12]
 8100cb2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8100cb4:	bf00      	nop
 8100cb6:	3714      	adds	r7, #20
 8100cb8:	46bd      	mov	sp, r7
 8100cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cbe:	4770      	bx	lr
 8100cc0:	58024c00 	.word	0x58024c00
 8100cc4:	58024400 	.word	0x58024400

08100cc8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100cc8:	b580      	push	{r7, lr}
 8100cca:	b08a      	sub	sp, #40	@ 0x28
 8100ccc:	af00      	add	r7, sp, #0
 8100cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100cd0:	f107 0314 	add.w	r3, r7, #20
 8100cd4:	2200      	movs	r2, #0
 8100cd6:	601a      	str	r2, [r3, #0]
 8100cd8:	605a      	str	r2, [r3, #4]
 8100cda:	609a      	str	r2, [r3, #8]
 8100cdc:	60da      	str	r2, [r3, #12]
 8100cde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8100ce0:	687b      	ldr	r3, [r7, #4]
 8100ce2:	681b      	ldr	r3, [r3, #0]
 8100ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8100d50 <HAL_SPI_MspInit+0x88>)
 8100ce6:	4293      	cmp	r3, r2
 8100ce8:	d12d      	bne.n	8100d46 <HAL_SPI_MspInit+0x7e>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8100cea:	4b1a      	ldr	r3, [pc, #104]	@ (8100d54 <HAL_SPI_MspInit+0x8c>)
 8100cec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8100cf0:	4a18      	ldr	r2, [pc, #96]	@ (8100d54 <HAL_SPI_MspInit+0x8c>)
 8100cf2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8100cf6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8100cfa:	4b16      	ldr	r3, [pc, #88]	@ (8100d54 <HAL_SPI_MspInit+0x8c>)
 8100cfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8100d00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8100d04:	613b      	str	r3, [r7, #16]
 8100d06:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100d08:	4b12      	ldr	r3, [pc, #72]	@ (8100d54 <HAL_SPI_MspInit+0x8c>)
 8100d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100d0e:	4a11      	ldr	r2, [pc, #68]	@ (8100d54 <HAL_SPI_MspInit+0x8c>)
 8100d10:	f043 0301 	orr.w	r3, r3, #1
 8100d14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100d18:	4b0e      	ldr	r3, [pc, #56]	@ (8100d54 <HAL_SPI_MspInit+0x8c>)
 8100d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100d1e:	f003 0301 	and.w	r3, r3, #1
 8100d22:	60fb      	str	r3, [r7, #12]
 8100d24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8100d26:	23e0      	movs	r3, #224	@ 0xe0
 8100d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d2a:	2302      	movs	r3, #2
 8100d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d2e:	2300      	movs	r3, #0
 8100d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d32:	2300      	movs	r3, #0
 8100d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8100d36:	2305      	movs	r3, #5
 8100d38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100d3a:	f107 0314 	add.w	r3, r7, #20
 8100d3e:	4619      	mov	r1, r3
 8100d40:	4805      	ldr	r0, [pc, #20]	@ (8100d58 <HAL_SPI_MspInit+0x90>)
 8100d42:	f001 fc5b 	bl	81025fc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8100d46:	bf00      	nop
 8100d48:	3728      	adds	r7, #40	@ 0x28
 8100d4a:	46bd      	mov	sp, r7
 8100d4c:	bd80      	pop	{r7, pc}
 8100d4e:	bf00      	nop
 8100d50:	40013000 	.word	0x40013000
 8100d54:	58024400 	.word	0x58024400
 8100d58:	58020000 	.word	0x58020000

08100d5c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8100d5c:	b480      	push	{r7}
 8100d5e:	b085      	sub	sp, #20
 8100d60:	af00      	add	r7, sp, #0
 8100d62:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8100d64:	687b      	ldr	r3, [r7, #4]
 8100d66:	681b      	ldr	r3, [r3, #0]
 8100d68:	4a0b      	ldr	r2, [pc, #44]	@ (8100d98 <HAL_TIM_PWM_MspInit+0x3c>)
 8100d6a:	4293      	cmp	r3, r2
 8100d6c:	d10e      	bne.n	8100d8c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8100d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8100d9c <HAL_TIM_PWM_MspInit+0x40>)
 8100d70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100d74:	4a09      	ldr	r2, [pc, #36]	@ (8100d9c <HAL_TIM_PWM_MspInit+0x40>)
 8100d76:	f043 0302 	orr.w	r3, r3, #2
 8100d7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8100d7e:	4b07      	ldr	r3, [pc, #28]	@ (8100d9c <HAL_TIM_PWM_MspInit+0x40>)
 8100d80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100d84:	f003 0302 	and.w	r3, r3, #2
 8100d88:	60fb      	str	r3, [r7, #12]
 8100d8a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8100d8c:	bf00      	nop
 8100d8e:	3714      	adds	r7, #20
 8100d90:	46bd      	mov	sp, r7
 8100d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d96:	4770      	bx	lr
 8100d98:	40000400 	.word	0x40000400
 8100d9c:	58024400 	.word	0x58024400

08100da0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8100da0:	b480      	push	{r7}
 8100da2:	b085      	sub	sp, #20
 8100da4:	af00      	add	r7, sp, #0
 8100da6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8100da8:	687b      	ldr	r3, [r7, #4]
 8100daa:	681b      	ldr	r3, [r3, #0]
 8100dac:	4a0b      	ldr	r2, [pc, #44]	@ (8100ddc <HAL_TIM_Base_MspInit+0x3c>)
 8100dae:	4293      	cmp	r3, r2
 8100db0:	d10e      	bne.n	8100dd0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8100db2:	4b0b      	ldr	r3, [pc, #44]	@ (8100de0 <HAL_TIM_Base_MspInit+0x40>)
 8100db4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100db8:	4a09      	ldr	r2, [pc, #36]	@ (8100de0 <HAL_TIM_Base_MspInit+0x40>)
 8100dba:	f043 0308 	orr.w	r3, r3, #8
 8100dbe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8100dc2:	4b07      	ldr	r3, [pc, #28]	@ (8100de0 <HAL_TIM_Base_MspInit+0x40>)
 8100dc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100dc8:	f003 0308 	and.w	r3, r3, #8
 8100dcc:	60fb      	str	r3, [r7, #12]
 8100dce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8100dd0:	bf00      	nop
 8100dd2:	3714      	adds	r7, #20
 8100dd4:	46bd      	mov	sp, r7
 8100dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dda:	4770      	bx	lr
 8100ddc:	40000c00 	.word	0x40000c00
 8100de0:	58024400 	.word	0x58024400

08100de4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8100de4:	b580      	push	{r7, lr}
 8100de6:	b088      	sub	sp, #32
 8100de8:	af00      	add	r7, sp, #0
 8100dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100dec:	f107 030c 	add.w	r3, r7, #12
 8100df0:	2200      	movs	r2, #0
 8100df2:	601a      	str	r2, [r3, #0]
 8100df4:	605a      	str	r2, [r3, #4]
 8100df6:	609a      	str	r2, [r3, #8]
 8100df8:	60da      	str	r2, [r3, #12]
 8100dfa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8100dfc:	687b      	ldr	r3, [r7, #4]
 8100dfe:	681b      	ldr	r3, [r3, #0]
 8100e00:	4a12      	ldr	r2, [pc, #72]	@ (8100e4c <HAL_TIM_MspPostInit+0x68>)
 8100e02:	4293      	cmp	r3, r2
 8100e04:	d11e      	bne.n	8100e44 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8100e06:	4b12      	ldr	r3, [pc, #72]	@ (8100e50 <HAL_TIM_MspPostInit+0x6c>)
 8100e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100e0c:	4a10      	ldr	r2, [pc, #64]	@ (8100e50 <HAL_TIM_MspPostInit+0x6c>)
 8100e0e:	f043 0304 	orr.w	r3, r3, #4
 8100e12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100e16:	4b0e      	ldr	r3, [pc, #56]	@ (8100e50 <HAL_TIM_MspPostInit+0x6c>)
 8100e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100e1c:	f003 0304 	and.w	r3, r3, #4
 8100e20:	60bb      	str	r3, [r7, #8]
 8100e22:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8100e24:	2380      	movs	r3, #128	@ 0x80
 8100e26:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e28:	2302      	movs	r3, #2
 8100e2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e2c:	2300      	movs	r3, #0
 8100e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100e30:	2300      	movs	r3, #0
 8100e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8100e34:	2302      	movs	r3, #2
 8100e36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8100e38:	f107 030c 	add.w	r3, r7, #12
 8100e3c:	4619      	mov	r1, r3
 8100e3e:	4805      	ldr	r0, [pc, #20]	@ (8100e54 <HAL_TIM_MspPostInit+0x70>)
 8100e40:	f001 fbdc 	bl	81025fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8100e44:	bf00      	nop
 8100e46:	3720      	adds	r7, #32
 8100e48:	46bd      	mov	sp, r7
 8100e4a:	bd80      	pop	{r7, pc}
 8100e4c:	40000400 	.word	0x40000400
 8100e50:	58024400 	.word	0x58024400
 8100e54:	58020800 	.word	0x58020800

08100e58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8100e58:	b580      	push	{r7, lr}
 8100e5a:	b0bc      	sub	sp, #240	@ 0xf0
 8100e5c:	af00      	add	r7, sp, #0
 8100e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100e60:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100e64:	2200      	movs	r2, #0
 8100e66:	601a      	str	r2, [r3, #0]
 8100e68:	605a      	str	r2, [r3, #4]
 8100e6a:	609a      	str	r2, [r3, #8]
 8100e6c:	60da      	str	r2, [r3, #12]
 8100e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100e70:	f107 0310 	add.w	r3, r7, #16
 8100e74:	22c8      	movs	r2, #200	@ 0xc8
 8100e76:	2100      	movs	r1, #0
 8100e78:	4618      	mov	r0, r3
 8100e7a:	f006 fead 	bl	8107bd8 <memset>
  if(huart->Instance==UART5)
 8100e7e:	687b      	ldr	r3, [r7, #4]
 8100e80:	681b      	ldr	r3, [r3, #0]
 8100e82:	4a27      	ldr	r2, [pc, #156]	@ (8100f20 <HAL_UART_MspInit+0xc8>)
 8100e84:	4293      	cmp	r3, r2
 8100e86:	d146      	bne.n	8100f16 <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8100e88:	f04f 0202 	mov.w	r2, #2
 8100e8c:	f04f 0300 	mov.w	r3, #0
 8100e90:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8100e94:	2300      	movs	r3, #0
 8100e96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100e9a:	f107 0310 	add.w	r3, r7, #16
 8100e9e:	4618      	mov	r0, r3
 8100ea0:	f001 ffe8 	bl	8102e74 <HAL_RCCEx_PeriphCLKConfig>
 8100ea4:	4603      	mov	r3, r0
 8100ea6:	2b00      	cmp	r3, #0
 8100ea8:	d001      	beq.n	8100eae <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8100eaa:	f7ff fe85 	bl	8100bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8100eae:	4b1d      	ldr	r3, [pc, #116]	@ (8100f24 <HAL_UART_MspInit+0xcc>)
 8100eb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8100f24 <HAL_UART_MspInit+0xcc>)
 8100eb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100eba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8100ebe:	4b19      	ldr	r3, [pc, #100]	@ (8100f24 <HAL_UART_MspInit+0xcc>)
 8100ec0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8100ec4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8100ec8:	60fb      	str	r3, [r7, #12]
 8100eca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100ecc:	4b15      	ldr	r3, [pc, #84]	@ (8100f24 <HAL_UART_MspInit+0xcc>)
 8100ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ed2:	4a14      	ldr	r2, [pc, #80]	@ (8100f24 <HAL_UART_MspInit+0xcc>)
 8100ed4:	f043 0302 	orr.w	r3, r3, #2
 8100ed8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100edc:	4b11      	ldr	r3, [pc, #68]	@ (8100f24 <HAL_UART_MspInit+0xcc>)
 8100ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ee2:	f003 0302 	and.w	r3, r3, #2
 8100ee6:	60bb      	str	r3, [r7, #8]
 8100ee8:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8100eea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8100eee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100ef2:	2302      	movs	r3, #2
 8100ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ef8:	2300      	movs	r3, #0
 8100efa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100efe:	2300      	movs	r3, #0
 8100f00:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8100f04:	230e      	movs	r3, #14
 8100f06:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100f0a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100f0e:	4619      	mov	r1, r3
 8100f10:	4805      	ldr	r0, [pc, #20]	@ (8100f28 <HAL_UART_MspInit+0xd0>)
 8100f12:	f001 fb73 	bl	81025fc <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8100f16:	bf00      	nop
 8100f18:	37f0      	adds	r7, #240	@ 0xf0
 8100f1a:	46bd      	mov	sp, r7
 8100f1c:	bd80      	pop	{r7, pc}
 8100f1e:	bf00      	nop
 8100f20:	40005000 	.word	0x40005000
 8100f24:	58024400 	.word	0x58024400
 8100f28:	58020400 	.word	0x58020400

08100f2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100f2c:	b480      	push	{r7}
 8100f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100f30:	bf00      	nop
 8100f32:	e7fd      	b.n	8100f30 <NMI_Handler+0x4>

08100f34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100f34:	b480      	push	{r7}
 8100f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100f38:	bf00      	nop
 8100f3a:	e7fd      	b.n	8100f38 <HardFault_Handler+0x4>

08100f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100f3c:	b480      	push	{r7}
 8100f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100f40:	bf00      	nop
 8100f42:	e7fd      	b.n	8100f40 <MemManage_Handler+0x4>

08100f44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100f44:	b480      	push	{r7}
 8100f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100f48:	bf00      	nop
 8100f4a:	e7fd      	b.n	8100f48 <BusFault_Handler+0x4>

08100f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100f4c:	b480      	push	{r7}
 8100f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100f50:	bf00      	nop
 8100f52:	e7fd      	b.n	8100f50 <UsageFault_Handler+0x4>

08100f54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100f54:	b480      	push	{r7}
 8100f56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100f58:	bf00      	nop
 8100f5a:	46bd      	mov	sp, r7
 8100f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f60:	4770      	bx	lr

08100f62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100f62:	b480      	push	{r7}
 8100f64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100f66:	bf00      	nop
 8100f68:	46bd      	mov	sp, r7
 8100f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f6e:	4770      	bx	lr

08100f70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100f70:	b480      	push	{r7}
 8100f72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100f74:	bf00      	nop
 8100f76:	46bd      	mov	sp, r7
 8100f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f7c:	4770      	bx	lr

08100f7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100f7e:	b580      	push	{r7, lr}
 8100f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100f82:	f000 f8c3 	bl	810110c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100f86:	bf00      	nop
 8100f88:	bd80      	pop	{r7, pc}
	...

08100f8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100f8c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100fc8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100f90:	f7ff fb50 	bl	8100634 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100f94:	f7ff fb36 	bl	8100604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100f98:	480c      	ldr	r0, [pc, #48]	@ (8100fcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100f9a:	490d      	ldr	r1, [pc, #52]	@ (8100fd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8100fd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100fa0:	e002      	b.n	8100fa8 <LoopCopyDataInit>

08100fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100fa6:	3304      	adds	r3, #4

08100fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100fac:	d3f9      	bcc.n	8100fa2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100fae:	4a0a      	ldr	r2, [pc, #40]	@ (8100fd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8100fdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8100fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100fb4:	e001      	b.n	8100fba <LoopFillZerobss>

08100fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100fb8:	3204      	adds	r2, #4

08100fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100fbc:	d3fb      	bcc.n	8100fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100fbe:	f006 fe13 	bl	8107be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100fc2:	f7ff fb51 	bl	8100668 <main>
  bx  lr
 8100fc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100fc8:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100fcc:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100fd0:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100fd4:	08107c90 	.word	0x08107c90
  ldr r2, =_sbss
 8100fd8:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8100fdc:	1000026c 	.word	0x1000026c

08100fe0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100fe0:	e7fe      	b.n	8100fe0 <ADC3_IRQHandler>
	...

08100fe4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100fe4:	b580      	push	{r7, lr}
 8100fe6:	b082      	sub	sp, #8
 8100fe8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100fea:	4b28      	ldr	r3, [pc, #160]	@ (810108c <HAL_Init+0xa8>)
 8100fec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100ff0:	4a26      	ldr	r2, [pc, #152]	@ (810108c <HAL_Init+0xa8>)
 8100ff2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100ff6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100ffa:	4b24      	ldr	r3, [pc, #144]	@ (810108c <HAL_Init+0xa8>)
 8100ffc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101000:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101004:	603b      	str	r3, [r7, #0]
 8101006:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101008:	4b21      	ldr	r3, [pc, #132]	@ (8101090 <HAL_Init+0xac>)
 810100a:	681b      	ldr	r3, [r3, #0]
 810100c:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8101010:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101014:	4a1e      	ldr	r2, [pc, #120]	@ (8101090 <HAL_Init+0xac>)
 8101016:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 810101a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810101c:	4b1c      	ldr	r3, [pc, #112]	@ (8101090 <HAL_Init+0xac>)
 810101e:	681b      	ldr	r3, [r3, #0]
 8101020:	4a1b      	ldr	r2, [pc, #108]	@ (8101090 <HAL_Init+0xac>)
 8101022:	f043 0301 	orr.w	r3, r3, #1
 8101026:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101028:	2003      	movs	r0, #3
 810102a:	f001 f9b1 	bl	8102390 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810102e:	f001 fd49 	bl	8102ac4 <HAL_RCC_GetSysClockFreq>
 8101032:	4602      	mov	r2, r0
 8101034:	4b15      	ldr	r3, [pc, #84]	@ (810108c <HAL_Init+0xa8>)
 8101036:	699b      	ldr	r3, [r3, #24]
 8101038:	0a1b      	lsrs	r3, r3, #8
 810103a:	f003 030f 	and.w	r3, r3, #15
 810103e:	4915      	ldr	r1, [pc, #84]	@ (8101094 <HAL_Init+0xb0>)
 8101040:	5ccb      	ldrb	r3, [r1, r3]
 8101042:	f003 031f 	and.w	r3, r3, #31
 8101046:	fa22 f303 	lsr.w	r3, r2, r3
 810104a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810104c:	4b0f      	ldr	r3, [pc, #60]	@ (810108c <HAL_Init+0xa8>)
 810104e:	699b      	ldr	r3, [r3, #24]
 8101050:	f003 030f 	and.w	r3, r3, #15
 8101054:	4a0f      	ldr	r2, [pc, #60]	@ (8101094 <HAL_Init+0xb0>)
 8101056:	5cd3      	ldrb	r3, [r2, r3]
 8101058:	f003 031f 	and.w	r3, r3, #31
 810105c:	687a      	ldr	r2, [r7, #4]
 810105e:	fa22 f303 	lsr.w	r3, r2, r3
 8101062:	4a0d      	ldr	r2, [pc, #52]	@ (8101098 <HAL_Init+0xb4>)
 8101064:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101066:	4b0c      	ldr	r3, [pc, #48]	@ (8101098 <HAL_Init+0xb4>)
 8101068:	681b      	ldr	r3, [r3, #0]
 810106a:	4a0c      	ldr	r2, [pc, #48]	@ (810109c <HAL_Init+0xb8>)
 810106c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810106e:	200f      	movs	r0, #15
 8101070:	f000 f816 	bl	81010a0 <HAL_InitTick>
 8101074:	4603      	mov	r3, r0
 8101076:	2b00      	cmp	r3, #0
 8101078:	d001      	beq.n	810107e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810107a:	2301      	movs	r3, #1
 810107c:	e002      	b.n	8101084 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810107e:	f7ff fda1 	bl	8100bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101082:	2300      	movs	r3, #0
}
 8101084:	4618      	mov	r0, r3
 8101086:	3708      	adds	r7, #8
 8101088:	46bd      	mov	sp, r7
 810108a:	bd80      	pop	{r7, pc}
 810108c:	58024400 	.word	0x58024400
 8101090:	40024400 	.word	0x40024400
 8101094:	08107c48 	.word	0x08107c48
 8101098:	10000004 	.word	0x10000004
 810109c:	10000000 	.word	0x10000000

081010a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81010a0:	b580      	push	{r7, lr}
 81010a2:	b082      	sub	sp, #8
 81010a4:	af00      	add	r7, sp, #0
 81010a6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81010a8:	4b15      	ldr	r3, [pc, #84]	@ (8101100 <HAL_InitTick+0x60>)
 81010aa:	781b      	ldrb	r3, [r3, #0]
 81010ac:	2b00      	cmp	r3, #0
 81010ae:	d101      	bne.n	81010b4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81010b0:	2301      	movs	r3, #1
 81010b2:	e021      	b.n	81010f8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81010b4:	4b13      	ldr	r3, [pc, #76]	@ (8101104 <HAL_InitTick+0x64>)
 81010b6:	681a      	ldr	r2, [r3, #0]
 81010b8:	4b11      	ldr	r3, [pc, #68]	@ (8101100 <HAL_InitTick+0x60>)
 81010ba:	781b      	ldrb	r3, [r3, #0]
 81010bc:	4619      	mov	r1, r3
 81010be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81010c2:	fbb3 f3f1 	udiv	r3, r3, r1
 81010c6:	fbb2 f3f3 	udiv	r3, r2, r3
 81010ca:	4618      	mov	r0, r3
 81010cc:	f001 f985 	bl	81023da <HAL_SYSTICK_Config>
 81010d0:	4603      	mov	r3, r0
 81010d2:	2b00      	cmp	r3, #0
 81010d4:	d001      	beq.n	81010da <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81010d6:	2301      	movs	r3, #1
 81010d8:	e00e      	b.n	81010f8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81010da:	687b      	ldr	r3, [r7, #4]
 81010dc:	2b0f      	cmp	r3, #15
 81010de:	d80a      	bhi.n	81010f6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81010e0:	2200      	movs	r2, #0
 81010e2:	6879      	ldr	r1, [r7, #4]
 81010e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 81010e8:	f001 f95d 	bl	81023a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81010ec:	4a06      	ldr	r2, [pc, #24]	@ (8101108 <HAL_InitTick+0x68>)
 81010ee:	687b      	ldr	r3, [r7, #4]
 81010f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81010f2:	2300      	movs	r3, #0
 81010f4:	e000      	b.n	81010f8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81010f6:	2301      	movs	r3, #1
}
 81010f8:	4618      	mov	r0, r3
 81010fa:	3708      	adds	r7, #8
 81010fc:	46bd      	mov	sp, r7
 81010fe:	bd80      	pop	{r7, pc}
 8101100:	1000000c 	.word	0x1000000c
 8101104:	10000000 	.word	0x10000000
 8101108:	10000008 	.word	0x10000008

0810110c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 810110c:	b480      	push	{r7}
 810110e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101110:	4b06      	ldr	r3, [pc, #24]	@ (810112c <HAL_IncTick+0x20>)
 8101112:	781b      	ldrb	r3, [r3, #0]
 8101114:	461a      	mov	r2, r3
 8101116:	4b06      	ldr	r3, [pc, #24]	@ (8101130 <HAL_IncTick+0x24>)
 8101118:	681b      	ldr	r3, [r3, #0]
 810111a:	4413      	add	r3, r2
 810111c:	4a04      	ldr	r2, [pc, #16]	@ (8101130 <HAL_IncTick+0x24>)
 810111e:	6013      	str	r3, [r2, #0]
}
 8101120:	bf00      	nop
 8101122:	46bd      	mov	sp, r7
 8101124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101128:	4770      	bx	lr
 810112a:	bf00      	nop
 810112c:	1000000c 	.word	0x1000000c
 8101130:	10000268 	.word	0x10000268

08101134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101134:	b480      	push	{r7}
 8101136:	af00      	add	r7, sp, #0
  return uwTick;
 8101138:	4b03      	ldr	r3, [pc, #12]	@ (8101148 <HAL_GetTick+0x14>)
 810113a:	681b      	ldr	r3, [r3, #0]
}
 810113c:	4618      	mov	r0, r3
 810113e:	46bd      	mov	sp, r7
 8101140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101144:	4770      	bx	lr
 8101146:	bf00      	nop
 8101148:	10000268 	.word	0x10000268

0810114c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 810114c:	b480      	push	{r7}
 810114e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8101150:	4b03      	ldr	r3, [pc, #12]	@ (8101160 <HAL_GetREVID+0x14>)
 8101152:	681b      	ldr	r3, [r3, #0]
 8101154:	0c1b      	lsrs	r3, r3, #16
}
 8101156:	4618      	mov	r0, r3
 8101158:	46bd      	mov	sp, r7
 810115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810115e:	4770      	bx	lr
 8101160:	5c001000 	.word	0x5c001000

08101164 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8101164:	b480      	push	{r7}
 8101166:	b083      	sub	sp, #12
 8101168:	af00      	add	r7, sp, #0
 810116a:	6078      	str	r0, [r7, #4]
 810116c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 810116e:	687b      	ldr	r3, [r7, #4]
 8101170:	689b      	ldr	r3, [r3, #8]
 8101172:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8101176:	683b      	ldr	r3, [r7, #0]
 8101178:	431a      	orrs	r2, r3
 810117a:	687b      	ldr	r3, [r7, #4]
 810117c:	609a      	str	r2, [r3, #8]
}
 810117e:	bf00      	nop
 8101180:	370c      	adds	r7, #12
 8101182:	46bd      	mov	sp, r7
 8101184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101188:	4770      	bx	lr

0810118a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 810118a:	b480      	push	{r7}
 810118c:	b083      	sub	sp, #12
 810118e:	af00      	add	r7, sp, #0
 8101190:	6078      	str	r0, [r7, #4]
 8101192:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8101194:	687b      	ldr	r3, [r7, #4]
 8101196:	689b      	ldr	r3, [r3, #8]
 8101198:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 810119c:	683b      	ldr	r3, [r7, #0]
 810119e:	431a      	orrs	r2, r3
 81011a0:	687b      	ldr	r3, [r7, #4]
 81011a2:	609a      	str	r2, [r3, #8]
}
 81011a4:	bf00      	nop
 81011a6:	370c      	adds	r7, #12
 81011a8:	46bd      	mov	sp, r7
 81011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011ae:	4770      	bx	lr

081011b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 81011b0:	b480      	push	{r7}
 81011b2:	b083      	sub	sp, #12
 81011b4:	af00      	add	r7, sp, #0
 81011b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 81011b8:	687b      	ldr	r3, [r7, #4]
 81011ba:	689b      	ldr	r3, [r3, #8]
 81011bc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 81011c0:	4618      	mov	r0, r3
 81011c2:	370c      	adds	r7, #12
 81011c4:	46bd      	mov	sp, r7
 81011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011ca:	4770      	bx	lr

081011cc <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 81011cc:	b480      	push	{r7}
 81011ce:	b087      	sub	sp, #28
 81011d0:	af00      	add	r7, sp, #0
 81011d2:	6078      	str	r0, [r7, #4]
 81011d4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 81011d6:	683b      	ldr	r3, [r7, #0]
 81011d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81011dc:	2b00      	cmp	r3, #0
 81011de:	d107      	bne.n	81011f0 <LL_ADC_SetChannelPreselection+0x24>
 81011e0:	683b      	ldr	r3, [r7, #0]
 81011e2:	0e9b      	lsrs	r3, r3, #26
 81011e4:	f003 031f 	and.w	r3, r3, #31
 81011e8:	2201      	movs	r2, #1
 81011ea:	fa02 f303 	lsl.w	r3, r2, r3
 81011ee:	e015      	b.n	810121c <LL_ADC_SetChannelPreselection+0x50>
 81011f0:	683b      	ldr	r3, [r7, #0]
 81011f2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81011f4:	693b      	ldr	r3, [r7, #16]
 81011f6:	fa93 f3a3 	rbit	r3, r3
 81011fa:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 81011fc:	68fb      	ldr	r3, [r7, #12]
 81011fe:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8101200:	697b      	ldr	r3, [r7, #20]
 8101202:	2b00      	cmp	r3, #0
 8101204:	d101      	bne.n	810120a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8101206:	2320      	movs	r3, #32
 8101208:	e003      	b.n	8101212 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 810120a:	697b      	ldr	r3, [r7, #20]
 810120c:	fab3 f383 	clz	r3, r3
 8101210:	b2db      	uxtb	r3, r3
 8101212:	f003 031f 	and.w	r3, r3, #31
 8101216:	2201      	movs	r2, #1
 8101218:	fa02 f303 	lsl.w	r3, r2, r3
 810121c:	687a      	ldr	r2, [r7, #4]
 810121e:	69d2      	ldr	r2, [r2, #28]
 8101220:	431a      	orrs	r2, r3
 8101222:	687b      	ldr	r3, [r7, #4]
 8101224:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8101226:	bf00      	nop
 8101228:	371c      	adds	r7, #28
 810122a:	46bd      	mov	sp, r7
 810122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101230:	4770      	bx	lr

08101232 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8101232:	b480      	push	{r7}
 8101234:	b087      	sub	sp, #28
 8101236:	af00      	add	r7, sp, #0
 8101238:	60f8      	str	r0, [r7, #12]
 810123a:	60b9      	str	r1, [r7, #8]
 810123c:	607a      	str	r2, [r7, #4]
 810123e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8101240:	68fb      	ldr	r3, [r7, #12]
 8101242:	3360      	adds	r3, #96	@ 0x60
 8101244:	461a      	mov	r2, r3
 8101246:	68bb      	ldr	r3, [r7, #8]
 8101248:	009b      	lsls	r3, r3, #2
 810124a:	4413      	add	r3, r2
 810124c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 810124e:	697b      	ldr	r3, [r7, #20]
 8101250:	681b      	ldr	r3, [r3, #0]
 8101252:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8101256:	687b      	ldr	r3, [r7, #4]
 8101258:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 810125c:	683b      	ldr	r3, [r7, #0]
 810125e:	430b      	orrs	r3, r1
 8101260:	431a      	orrs	r2, r3
 8101262:	697b      	ldr	r3, [r7, #20]
 8101264:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8101266:	bf00      	nop
 8101268:	371c      	adds	r7, #28
 810126a:	46bd      	mov	sp, r7
 810126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101270:	4770      	bx	lr

08101272 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8101272:	b480      	push	{r7}
 8101274:	b085      	sub	sp, #20
 8101276:	af00      	add	r7, sp, #0
 8101278:	60f8      	str	r0, [r7, #12]
 810127a:	60b9      	str	r1, [r7, #8]
 810127c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 810127e:	68fb      	ldr	r3, [r7, #12]
 8101280:	691b      	ldr	r3, [r3, #16]
 8101282:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8101286:	68bb      	ldr	r3, [r7, #8]
 8101288:	f003 031f 	and.w	r3, r3, #31
 810128c:	6879      	ldr	r1, [r7, #4]
 810128e:	fa01 f303 	lsl.w	r3, r1, r3
 8101292:	431a      	orrs	r2, r3
 8101294:	68fb      	ldr	r3, [r7, #12]
 8101296:	611a      	str	r2, [r3, #16]
}
 8101298:	bf00      	nop
 810129a:	3714      	adds	r7, #20
 810129c:	46bd      	mov	sp, r7
 810129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012a2:	4770      	bx	lr

081012a4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 81012a4:	b480      	push	{r7}
 81012a6:	b087      	sub	sp, #28
 81012a8:	af00      	add	r7, sp, #0
 81012aa:	60f8      	str	r0, [r7, #12]
 81012ac:	60b9      	str	r1, [r7, #8]
 81012ae:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81012b0:	68fb      	ldr	r3, [r7, #12]
 81012b2:	3360      	adds	r3, #96	@ 0x60
 81012b4:	461a      	mov	r2, r3
 81012b6:	68bb      	ldr	r3, [r7, #8]
 81012b8:	009b      	lsls	r3, r3, #2
 81012ba:	4413      	add	r3, r2
 81012bc:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 81012be:	697b      	ldr	r3, [r7, #20]
 81012c0:	681b      	ldr	r3, [r3, #0]
 81012c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 81012c6:	687b      	ldr	r3, [r7, #4]
 81012c8:	431a      	orrs	r2, r3
 81012ca:	697b      	ldr	r3, [r7, #20]
 81012cc:	601a      	str	r2, [r3, #0]
  }
}
 81012ce:	bf00      	nop
 81012d0:	371c      	adds	r7, #28
 81012d2:	46bd      	mov	sp, r7
 81012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012d8:	4770      	bx	lr

081012da <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 81012da:	b480      	push	{r7}
 81012dc:	b087      	sub	sp, #28
 81012de:	af00      	add	r7, sp, #0
 81012e0:	60f8      	str	r0, [r7, #12]
 81012e2:	60b9      	str	r1, [r7, #8]
 81012e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 81012e6:	68fb      	ldr	r3, [r7, #12]
 81012e8:	3330      	adds	r3, #48	@ 0x30
 81012ea:	461a      	mov	r2, r3
 81012ec:	68bb      	ldr	r3, [r7, #8]
 81012ee:	0a1b      	lsrs	r3, r3, #8
 81012f0:	009b      	lsls	r3, r3, #2
 81012f2:	f003 030c 	and.w	r3, r3, #12
 81012f6:	4413      	add	r3, r2
 81012f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81012fa:	697b      	ldr	r3, [r7, #20]
 81012fc:	681a      	ldr	r2, [r3, #0]
 81012fe:	68bb      	ldr	r3, [r7, #8]
 8101300:	f003 031f 	and.w	r3, r3, #31
 8101304:	211f      	movs	r1, #31
 8101306:	fa01 f303 	lsl.w	r3, r1, r3
 810130a:	43db      	mvns	r3, r3
 810130c:	401a      	ands	r2, r3
 810130e:	687b      	ldr	r3, [r7, #4]
 8101310:	0e9b      	lsrs	r3, r3, #26
 8101312:	f003 011f 	and.w	r1, r3, #31
 8101316:	68bb      	ldr	r3, [r7, #8]
 8101318:	f003 031f 	and.w	r3, r3, #31
 810131c:	fa01 f303 	lsl.w	r3, r1, r3
 8101320:	431a      	orrs	r2, r3
 8101322:	697b      	ldr	r3, [r7, #20]
 8101324:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8101326:	bf00      	nop
 8101328:	371c      	adds	r7, #28
 810132a:	46bd      	mov	sp, r7
 810132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101330:	4770      	bx	lr

08101332 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8101332:	b480      	push	{r7}
 8101334:	b087      	sub	sp, #28
 8101336:	af00      	add	r7, sp, #0
 8101338:	60f8      	str	r0, [r7, #12]
 810133a:	60b9      	str	r1, [r7, #8]
 810133c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 810133e:	68fb      	ldr	r3, [r7, #12]
 8101340:	3314      	adds	r3, #20
 8101342:	461a      	mov	r2, r3
 8101344:	68bb      	ldr	r3, [r7, #8]
 8101346:	0e5b      	lsrs	r3, r3, #25
 8101348:	009b      	lsls	r3, r3, #2
 810134a:	f003 0304 	and.w	r3, r3, #4
 810134e:	4413      	add	r3, r2
 8101350:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8101352:	697b      	ldr	r3, [r7, #20]
 8101354:	681a      	ldr	r2, [r3, #0]
 8101356:	68bb      	ldr	r3, [r7, #8]
 8101358:	0d1b      	lsrs	r3, r3, #20
 810135a:	f003 031f 	and.w	r3, r3, #31
 810135e:	2107      	movs	r1, #7
 8101360:	fa01 f303 	lsl.w	r3, r1, r3
 8101364:	43db      	mvns	r3, r3
 8101366:	401a      	ands	r2, r3
 8101368:	68bb      	ldr	r3, [r7, #8]
 810136a:	0d1b      	lsrs	r3, r3, #20
 810136c:	f003 031f 	and.w	r3, r3, #31
 8101370:	6879      	ldr	r1, [r7, #4]
 8101372:	fa01 f303 	lsl.w	r3, r1, r3
 8101376:	431a      	orrs	r2, r3
 8101378:	697b      	ldr	r3, [r7, #20]
 810137a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810137c:	bf00      	nop
 810137e:	371c      	adds	r7, #28
 8101380:	46bd      	mov	sp, r7
 8101382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101386:	4770      	bx	lr

08101388 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8101388:	b480      	push	{r7}
 810138a:	b085      	sub	sp, #20
 810138c:	af00      	add	r7, sp, #0
 810138e:	60f8      	str	r0, [r7, #12]
 8101390:	60b9      	str	r1, [r7, #8]
 8101392:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8101394:	68fb      	ldr	r3, [r7, #12]
 8101396:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 810139a:	68bb      	ldr	r3, [r7, #8]
 810139c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81013a0:	43db      	mvns	r3, r3
 81013a2:	401a      	ands	r2, r3
 81013a4:	687b      	ldr	r3, [r7, #4]
 81013a6:	f003 0318 	and.w	r3, r3, #24
 81013aa:	4908      	ldr	r1, [pc, #32]	@ (81013cc <LL_ADC_SetChannelSingleDiff+0x44>)
 81013ac:	40d9      	lsrs	r1, r3
 81013ae:	68bb      	ldr	r3, [r7, #8]
 81013b0:	400b      	ands	r3, r1
 81013b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81013b6:	431a      	orrs	r2, r3
 81013b8:	68fb      	ldr	r3, [r7, #12]
 81013ba:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 81013be:	bf00      	nop
 81013c0:	3714      	adds	r7, #20
 81013c2:	46bd      	mov	sp, r7
 81013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013c8:	4770      	bx	lr
 81013ca:	bf00      	nop
 81013cc:	000fffff 	.word	0x000fffff

081013d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 81013d0:	b480      	push	{r7}
 81013d2:	b083      	sub	sp, #12
 81013d4:	af00      	add	r7, sp, #0
 81013d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 81013d8:	687b      	ldr	r3, [r7, #4]
 81013da:	689b      	ldr	r3, [r3, #8]
 81013dc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 81013e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81013e4:	687a      	ldr	r2, [r7, #4]
 81013e6:	6093      	str	r3, [r2, #8]
}
 81013e8:	bf00      	nop
 81013ea:	370c      	adds	r7, #12
 81013ec:	46bd      	mov	sp, r7
 81013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013f2:	4770      	bx	lr

081013f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 81013f4:	b480      	push	{r7}
 81013f6:	b083      	sub	sp, #12
 81013f8:	af00      	add	r7, sp, #0
 81013fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 81013fc:	687b      	ldr	r3, [r7, #4]
 81013fe:	689b      	ldr	r3, [r3, #8]
 8101400:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8101404:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101408:	d101      	bne.n	810140e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 810140a:	2301      	movs	r3, #1
 810140c:	e000      	b.n	8101410 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 810140e:	2300      	movs	r3, #0
}
 8101410:	4618      	mov	r0, r3
 8101412:	370c      	adds	r7, #12
 8101414:	46bd      	mov	sp, r7
 8101416:	f85d 7b04 	ldr.w	r7, [sp], #4
 810141a:	4770      	bx	lr

0810141c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 810141c:	b480      	push	{r7}
 810141e:	b083      	sub	sp, #12
 8101420:	af00      	add	r7, sp, #0
 8101422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101424:	687b      	ldr	r3, [r7, #4]
 8101426:	689b      	ldr	r3, [r3, #8]
 8101428:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 810142c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8101430:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8101434:	687b      	ldr	r3, [r7, #4]
 8101436:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8101438:	bf00      	nop
 810143a:	370c      	adds	r7, #12
 810143c:	46bd      	mov	sp, r7
 810143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101442:	4770      	bx	lr

08101444 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8101444:	b480      	push	{r7}
 8101446:	b083      	sub	sp, #12
 8101448:	af00      	add	r7, sp, #0
 810144a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 810144c:	687b      	ldr	r3, [r7, #4]
 810144e:	689b      	ldr	r3, [r3, #8]
 8101450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8101454:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101458:	d101      	bne.n	810145e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810145a:	2301      	movs	r3, #1
 810145c:	e000      	b.n	8101460 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 810145e:	2300      	movs	r3, #0
}
 8101460:	4618      	mov	r0, r3
 8101462:	370c      	adds	r7, #12
 8101464:	46bd      	mov	sp, r7
 8101466:	f85d 7b04 	ldr.w	r7, [sp], #4
 810146a:	4770      	bx	lr

0810146c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 810146c:	b480      	push	{r7}
 810146e:	b083      	sub	sp, #12
 8101470:	af00      	add	r7, sp, #0
 8101472:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8101474:	687b      	ldr	r3, [r7, #4]
 8101476:	689b      	ldr	r3, [r3, #8]
 8101478:	f003 0301 	and.w	r3, r3, #1
 810147c:	2b01      	cmp	r3, #1
 810147e:	d101      	bne.n	8101484 <LL_ADC_IsEnabled+0x18>
 8101480:	2301      	movs	r3, #1
 8101482:	e000      	b.n	8101486 <LL_ADC_IsEnabled+0x1a>
 8101484:	2300      	movs	r3, #0
}
 8101486:	4618      	mov	r0, r3
 8101488:	370c      	adds	r7, #12
 810148a:	46bd      	mov	sp, r7
 810148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101490:	4770      	bx	lr

08101492 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8101492:	b480      	push	{r7}
 8101494:	b083      	sub	sp, #12
 8101496:	af00      	add	r7, sp, #0
 8101498:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810149a:	687b      	ldr	r3, [r7, #4]
 810149c:	689b      	ldr	r3, [r3, #8]
 810149e:	f003 0304 	and.w	r3, r3, #4
 81014a2:	2b04      	cmp	r3, #4
 81014a4:	d101      	bne.n	81014aa <LL_ADC_REG_IsConversionOngoing+0x18>
 81014a6:	2301      	movs	r3, #1
 81014a8:	e000      	b.n	81014ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 81014aa:	2300      	movs	r3, #0
}
 81014ac:	4618      	mov	r0, r3
 81014ae:	370c      	adds	r7, #12
 81014b0:	46bd      	mov	sp, r7
 81014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014b6:	4770      	bx	lr

081014b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 81014b8:	b480      	push	{r7}
 81014ba:	b083      	sub	sp, #12
 81014bc:	af00      	add	r7, sp, #0
 81014be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 81014c0:	687b      	ldr	r3, [r7, #4]
 81014c2:	689b      	ldr	r3, [r3, #8]
 81014c4:	f003 0308 	and.w	r3, r3, #8
 81014c8:	2b08      	cmp	r3, #8
 81014ca:	d101      	bne.n	81014d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 81014cc:	2301      	movs	r3, #1
 81014ce:	e000      	b.n	81014d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 81014d0:	2300      	movs	r3, #0
}
 81014d2:	4618      	mov	r0, r3
 81014d4:	370c      	adds	r7, #12
 81014d6:	46bd      	mov	sp, r7
 81014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014dc:	4770      	bx	lr
	...

081014e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 81014e0:	b590      	push	{r4, r7, lr}
 81014e2:	b089      	sub	sp, #36	@ 0x24
 81014e4:	af00      	add	r7, sp, #0
 81014e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81014e8:	2300      	movs	r3, #0
 81014ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 81014ec:	2300      	movs	r3, #0
 81014ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 81014f0:	687b      	ldr	r3, [r7, #4]
 81014f2:	2b00      	cmp	r3, #0
 81014f4:	d101      	bne.n	81014fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 81014f6:	2301      	movs	r3, #1
 81014f8:	e18f      	b.n	810181a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 81014fa:	687b      	ldr	r3, [r7, #4]
 81014fc:	68db      	ldr	r3, [r3, #12]
 81014fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8101500:	687b      	ldr	r3, [r7, #4]
 8101502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101504:	2b00      	cmp	r3, #0
 8101506:	d109      	bne.n	810151c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8101508:	6878      	ldr	r0, [r7, #4]
 810150a:	f7ff fb75 	bl	8100bf8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 810150e:	687b      	ldr	r3, [r7, #4]
 8101510:	2200      	movs	r2, #0
 8101512:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8101514:	687b      	ldr	r3, [r7, #4]
 8101516:	2200      	movs	r2, #0
 8101518:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 810151c:	687b      	ldr	r3, [r7, #4]
 810151e:	681b      	ldr	r3, [r3, #0]
 8101520:	4618      	mov	r0, r3
 8101522:	f7ff ff67 	bl	81013f4 <LL_ADC_IsDeepPowerDownEnabled>
 8101526:	4603      	mov	r3, r0
 8101528:	2b00      	cmp	r3, #0
 810152a:	d004      	beq.n	8101536 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 810152c:	687b      	ldr	r3, [r7, #4]
 810152e:	681b      	ldr	r3, [r3, #0]
 8101530:	4618      	mov	r0, r3
 8101532:	f7ff ff4d 	bl	81013d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8101536:	687b      	ldr	r3, [r7, #4]
 8101538:	681b      	ldr	r3, [r3, #0]
 810153a:	4618      	mov	r0, r3
 810153c:	f7ff ff82 	bl	8101444 <LL_ADC_IsInternalRegulatorEnabled>
 8101540:	4603      	mov	r3, r0
 8101542:	2b00      	cmp	r3, #0
 8101544:	d114      	bne.n	8101570 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8101546:	687b      	ldr	r3, [r7, #4]
 8101548:	681b      	ldr	r3, [r3, #0]
 810154a:	4618      	mov	r0, r3
 810154c:	f7ff ff66 	bl	810141c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8101550:	4b88      	ldr	r3, [pc, #544]	@ (8101774 <HAL_ADC_Init+0x294>)
 8101552:	681b      	ldr	r3, [r3, #0]
 8101554:	099b      	lsrs	r3, r3, #6
 8101556:	4a88      	ldr	r2, [pc, #544]	@ (8101778 <HAL_ADC_Init+0x298>)
 8101558:	fba2 2303 	umull	r2, r3, r2, r3
 810155c:	099b      	lsrs	r3, r3, #6
 810155e:	3301      	adds	r3, #1
 8101560:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8101562:	e002      	b.n	810156a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8101564:	68bb      	ldr	r3, [r7, #8]
 8101566:	3b01      	subs	r3, #1
 8101568:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810156a:	68bb      	ldr	r3, [r7, #8]
 810156c:	2b00      	cmp	r3, #0
 810156e:	d1f9      	bne.n	8101564 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8101570:	687b      	ldr	r3, [r7, #4]
 8101572:	681b      	ldr	r3, [r3, #0]
 8101574:	4618      	mov	r0, r3
 8101576:	f7ff ff65 	bl	8101444 <LL_ADC_IsInternalRegulatorEnabled>
 810157a:	4603      	mov	r3, r0
 810157c:	2b00      	cmp	r3, #0
 810157e:	d10d      	bne.n	810159c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101580:	687b      	ldr	r3, [r7, #4]
 8101582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101584:	f043 0210 	orr.w	r2, r3, #16
 8101588:	687b      	ldr	r3, [r7, #4]
 810158a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810158c:	687b      	ldr	r3, [r7, #4]
 810158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101590:	f043 0201 	orr.w	r2, r3, #1
 8101594:	687b      	ldr	r3, [r7, #4]
 8101596:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8101598:	2301      	movs	r3, #1
 810159a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810159c:	687b      	ldr	r3, [r7, #4]
 810159e:	681b      	ldr	r3, [r3, #0]
 81015a0:	4618      	mov	r0, r3
 81015a2:	f7ff ff76 	bl	8101492 <LL_ADC_REG_IsConversionOngoing>
 81015a6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81015a8:	687b      	ldr	r3, [r7, #4]
 81015aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81015ac:	f003 0310 	and.w	r3, r3, #16
 81015b0:	2b00      	cmp	r3, #0
 81015b2:	f040 8129 	bne.w	8101808 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 81015b6:	697b      	ldr	r3, [r7, #20]
 81015b8:	2b00      	cmp	r3, #0
 81015ba:	f040 8125 	bne.w	8101808 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81015be:	687b      	ldr	r3, [r7, #4]
 81015c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81015c2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 81015c6:	f043 0202 	orr.w	r2, r3, #2
 81015ca:	687b      	ldr	r3, [r7, #4]
 81015cc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81015ce:	687b      	ldr	r3, [r7, #4]
 81015d0:	681b      	ldr	r3, [r3, #0]
 81015d2:	4618      	mov	r0, r3
 81015d4:	f7ff ff4a 	bl	810146c <LL_ADC_IsEnabled>
 81015d8:	4603      	mov	r3, r0
 81015da:	2b00      	cmp	r3, #0
 81015dc:	d136      	bne.n	810164c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81015de:	687b      	ldr	r3, [r7, #4]
 81015e0:	681b      	ldr	r3, [r3, #0]
 81015e2:	4a66      	ldr	r2, [pc, #408]	@ (810177c <HAL_ADC_Init+0x29c>)
 81015e4:	4293      	cmp	r3, r2
 81015e6:	d004      	beq.n	81015f2 <HAL_ADC_Init+0x112>
 81015e8:	687b      	ldr	r3, [r7, #4]
 81015ea:	681b      	ldr	r3, [r3, #0]
 81015ec:	4a64      	ldr	r2, [pc, #400]	@ (8101780 <HAL_ADC_Init+0x2a0>)
 81015ee:	4293      	cmp	r3, r2
 81015f0:	d10e      	bne.n	8101610 <HAL_ADC_Init+0x130>
 81015f2:	4862      	ldr	r0, [pc, #392]	@ (810177c <HAL_ADC_Init+0x29c>)
 81015f4:	f7ff ff3a 	bl	810146c <LL_ADC_IsEnabled>
 81015f8:	4604      	mov	r4, r0
 81015fa:	4861      	ldr	r0, [pc, #388]	@ (8101780 <HAL_ADC_Init+0x2a0>)
 81015fc:	f7ff ff36 	bl	810146c <LL_ADC_IsEnabled>
 8101600:	4603      	mov	r3, r0
 8101602:	4323      	orrs	r3, r4
 8101604:	2b00      	cmp	r3, #0
 8101606:	bf0c      	ite	eq
 8101608:	2301      	moveq	r3, #1
 810160a:	2300      	movne	r3, #0
 810160c:	b2db      	uxtb	r3, r3
 810160e:	e008      	b.n	8101622 <HAL_ADC_Init+0x142>
 8101610:	485c      	ldr	r0, [pc, #368]	@ (8101784 <HAL_ADC_Init+0x2a4>)
 8101612:	f7ff ff2b 	bl	810146c <LL_ADC_IsEnabled>
 8101616:	4603      	mov	r3, r0
 8101618:	2b00      	cmp	r3, #0
 810161a:	bf0c      	ite	eq
 810161c:	2301      	moveq	r3, #1
 810161e:	2300      	movne	r3, #0
 8101620:	b2db      	uxtb	r3, r3
 8101622:	2b00      	cmp	r3, #0
 8101624:	d012      	beq.n	810164c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8101626:	687b      	ldr	r3, [r7, #4]
 8101628:	681b      	ldr	r3, [r3, #0]
 810162a:	4a54      	ldr	r2, [pc, #336]	@ (810177c <HAL_ADC_Init+0x29c>)
 810162c:	4293      	cmp	r3, r2
 810162e:	d004      	beq.n	810163a <HAL_ADC_Init+0x15a>
 8101630:	687b      	ldr	r3, [r7, #4]
 8101632:	681b      	ldr	r3, [r3, #0]
 8101634:	4a52      	ldr	r2, [pc, #328]	@ (8101780 <HAL_ADC_Init+0x2a0>)
 8101636:	4293      	cmp	r3, r2
 8101638:	d101      	bne.n	810163e <HAL_ADC_Init+0x15e>
 810163a:	4a53      	ldr	r2, [pc, #332]	@ (8101788 <HAL_ADC_Init+0x2a8>)
 810163c:	e000      	b.n	8101640 <HAL_ADC_Init+0x160>
 810163e:	4a53      	ldr	r2, [pc, #332]	@ (810178c <HAL_ADC_Init+0x2ac>)
 8101640:	687b      	ldr	r3, [r7, #4]
 8101642:	685b      	ldr	r3, [r3, #4]
 8101644:	4619      	mov	r1, r3
 8101646:	4610      	mov	r0, r2
 8101648:	f7ff fd8c 	bl	8101164 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 810164c:	f7ff fd7e 	bl	810114c <HAL_GetREVID>
 8101650:	4603      	mov	r3, r0
 8101652:	f241 0203 	movw	r2, #4099	@ 0x1003
 8101656:	4293      	cmp	r3, r2
 8101658:	d914      	bls.n	8101684 <HAL_ADC_Init+0x1a4>
 810165a:	687b      	ldr	r3, [r7, #4]
 810165c:	689b      	ldr	r3, [r3, #8]
 810165e:	2b10      	cmp	r3, #16
 8101660:	d110      	bne.n	8101684 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101662:	687b      	ldr	r3, [r7, #4]
 8101664:	7d5b      	ldrb	r3, [r3, #21]
 8101666:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8101668:	687b      	ldr	r3, [r7, #4]
 810166a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810166c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810166e:	687b      	ldr	r3, [r7, #4]
 8101670:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8101672:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101674:	687b      	ldr	r3, [r7, #4]
 8101676:	7f1b      	ldrb	r3, [r3, #28]
 8101678:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810167a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810167c:	f043 030c 	orr.w	r3, r3, #12
 8101680:	61bb      	str	r3, [r7, #24]
 8101682:	e00d      	b.n	81016a0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101684:	687b      	ldr	r3, [r7, #4]
 8101686:	7d5b      	ldrb	r3, [r3, #21]
 8101688:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810168a:	687b      	ldr	r3, [r7, #4]
 810168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810168e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8101690:	687b      	ldr	r3, [r7, #4]
 8101692:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8101694:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101696:	687b      	ldr	r3, [r7, #4]
 8101698:	7f1b      	ldrb	r3, [r3, #28]
 810169a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810169c:	4313      	orrs	r3, r2
 810169e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 81016a0:	687b      	ldr	r3, [r7, #4]
 81016a2:	7f1b      	ldrb	r3, [r3, #28]
 81016a4:	2b01      	cmp	r3, #1
 81016a6:	d106      	bne.n	81016b6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 81016a8:	687b      	ldr	r3, [r7, #4]
 81016aa:	6a1b      	ldr	r3, [r3, #32]
 81016ac:	3b01      	subs	r3, #1
 81016ae:	045b      	lsls	r3, r3, #17
 81016b0:	69ba      	ldr	r2, [r7, #24]
 81016b2:	4313      	orrs	r3, r2
 81016b4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 81016b6:	687b      	ldr	r3, [r7, #4]
 81016b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81016ba:	2b00      	cmp	r3, #0
 81016bc:	d009      	beq.n	81016d2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81016be:	687b      	ldr	r3, [r7, #4]
 81016c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81016c2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 81016c6:	687b      	ldr	r3, [r7, #4]
 81016c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81016ca:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81016cc:	69ba      	ldr	r2, [r7, #24]
 81016ce:	4313      	orrs	r3, r2
 81016d0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 81016d2:	687b      	ldr	r3, [r7, #4]
 81016d4:	681b      	ldr	r3, [r3, #0]
 81016d6:	68da      	ldr	r2, [r3, #12]
 81016d8:	4b2d      	ldr	r3, [pc, #180]	@ (8101790 <HAL_ADC_Init+0x2b0>)
 81016da:	4013      	ands	r3, r2
 81016dc:	687a      	ldr	r2, [r7, #4]
 81016de:	6812      	ldr	r2, [r2, #0]
 81016e0:	69b9      	ldr	r1, [r7, #24]
 81016e2:	430b      	orrs	r3, r1
 81016e4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81016e6:	687b      	ldr	r3, [r7, #4]
 81016e8:	681b      	ldr	r3, [r3, #0]
 81016ea:	4618      	mov	r0, r3
 81016ec:	f7ff fed1 	bl	8101492 <LL_ADC_REG_IsConversionOngoing>
 81016f0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 81016f2:	687b      	ldr	r3, [r7, #4]
 81016f4:	681b      	ldr	r3, [r3, #0]
 81016f6:	4618      	mov	r0, r3
 81016f8:	f7ff fede 	bl	81014b8 <LL_ADC_INJ_IsConversionOngoing>
 81016fc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81016fe:	693b      	ldr	r3, [r7, #16]
 8101700:	2b00      	cmp	r3, #0
 8101702:	d15f      	bne.n	81017c4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101704:	68fb      	ldr	r3, [r7, #12]
 8101706:	2b00      	cmp	r3, #0
 8101708:	d15c      	bne.n	81017c4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 810170a:	687b      	ldr	r3, [r7, #4]
 810170c:	7d1b      	ldrb	r3, [r3, #20]
 810170e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8101710:	687b      	ldr	r3, [r7, #4]
 8101712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8101714:	4313      	orrs	r3, r2
 8101716:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8101718:	687b      	ldr	r3, [r7, #4]
 810171a:	681b      	ldr	r3, [r3, #0]
 810171c:	68db      	ldr	r3, [r3, #12]
 810171e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8101722:	f023 0303 	bic.w	r3, r3, #3
 8101726:	687a      	ldr	r2, [r7, #4]
 8101728:	6812      	ldr	r2, [r2, #0]
 810172a:	69b9      	ldr	r1, [r7, #24]
 810172c:	430b      	orrs	r3, r1
 810172e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8101730:	687b      	ldr	r3, [r7, #4]
 8101732:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8101736:	2b01      	cmp	r3, #1
 8101738:	d12e      	bne.n	8101798 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 810173a:	687b      	ldr	r3, [r7, #4]
 810173c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810173e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8101740:	687b      	ldr	r3, [r7, #4]
 8101742:	681b      	ldr	r3, [r3, #0]
 8101744:	691a      	ldr	r2, [r3, #16]
 8101746:	4b13      	ldr	r3, [pc, #76]	@ (8101794 <HAL_ADC_Init+0x2b4>)
 8101748:	4013      	ands	r3, r2
 810174a:	687a      	ldr	r2, [r7, #4]
 810174c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 810174e:	3a01      	subs	r2, #1
 8101750:	0411      	lsls	r1, r2, #16
 8101752:	687a      	ldr	r2, [r7, #4]
 8101754:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8101756:	4311      	orrs	r1, r2
 8101758:	687a      	ldr	r2, [r7, #4]
 810175a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 810175c:	4311      	orrs	r1, r2
 810175e:	687a      	ldr	r2, [r7, #4]
 8101760:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8101762:	430a      	orrs	r2, r1
 8101764:	431a      	orrs	r2, r3
 8101766:	687b      	ldr	r3, [r7, #4]
 8101768:	681b      	ldr	r3, [r3, #0]
 810176a:	f042 0201 	orr.w	r2, r2, #1
 810176e:	611a      	str	r2, [r3, #16]
 8101770:	e01a      	b.n	81017a8 <HAL_ADC_Init+0x2c8>
 8101772:	bf00      	nop
 8101774:	10000000 	.word	0x10000000
 8101778:	053e2d63 	.word	0x053e2d63
 810177c:	40022000 	.word	0x40022000
 8101780:	40022100 	.word	0x40022100
 8101784:	58026000 	.word	0x58026000
 8101788:	40022300 	.word	0x40022300
 810178c:	58026300 	.word	0x58026300
 8101790:	fff0c003 	.word	0xfff0c003
 8101794:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8101798:	687b      	ldr	r3, [r7, #4]
 810179a:	681b      	ldr	r3, [r3, #0]
 810179c:	691a      	ldr	r2, [r3, #16]
 810179e:	687b      	ldr	r3, [r7, #4]
 81017a0:	681b      	ldr	r3, [r3, #0]
 81017a2:	f022 0201 	bic.w	r2, r2, #1
 81017a6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 81017a8:	687b      	ldr	r3, [r7, #4]
 81017aa:	681b      	ldr	r3, [r3, #0]
 81017ac:	691b      	ldr	r3, [r3, #16]
 81017ae:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 81017b2:	687b      	ldr	r3, [r7, #4]
 81017b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81017b6:	687b      	ldr	r3, [r7, #4]
 81017b8:	681b      	ldr	r3, [r3, #0]
 81017ba:	430a      	orrs	r2, r1
 81017bc:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 81017be:	6878      	ldr	r0, [r7, #4]
 81017c0:	f000 fb20 	bl	8101e04 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 81017c4:	687b      	ldr	r3, [r7, #4]
 81017c6:	68db      	ldr	r3, [r3, #12]
 81017c8:	2b01      	cmp	r3, #1
 81017ca:	d10c      	bne.n	81017e6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 81017cc:	687b      	ldr	r3, [r7, #4]
 81017ce:	681b      	ldr	r3, [r3, #0]
 81017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81017d2:	f023 010f 	bic.w	r1, r3, #15
 81017d6:	687b      	ldr	r3, [r7, #4]
 81017d8:	699b      	ldr	r3, [r3, #24]
 81017da:	1e5a      	subs	r2, r3, #1
 81017dc:	687b      	ldr	r3, [r7, #4]
 81017de:	681b      	ldr	r3, [r3, #0]
 81017e0:	430a      	orrs	r2, r1
 81017e2:	631a      	str	r2, [r3, #48]	@ 0x30
 81017e4:	e007      	b.n	81017f6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 81017e6:	687b      	ldr	r3, [r7, #4]
 81017e8:	681b      	ldr	r3, [r3, #0]
 81017ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 81017ec:	687b      	ldr	r3, [r7, #4]
 81017ee:	681b      	ldr	r3, [r3, #0]
 81017f0:	f022 020f 	bic.w	r2, r2, #15
 81017f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 81017f6:	687b      	ldr	r3, [r7, #4]
 81017f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81017fa:	f023 0303 	bic.w	r3, r3, #3
 81017fe:	f043 0201 	orr.w	r2, r3, #1
 8101802:	687b      	ldr	r3, [r7, #4]
 8101804:	655a      	str	r2, [r3, #84]	@ 0x54
 8101806:	e007      	b.n	8101818 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101808:	687b      	ldr	r3, [r7, #4]
 810180a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810180c:	f043 0210 	orr.w	r2, r3, #16
 8101810:	687b      	ldr	r3, [r7, #4]
 8101812:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8101814:	2301      	movs	r3, #1
 8101816:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8101818:	7ffb      	ldrb	r3, [r7, #31]
}
 810181a:	4618      	mov	r0, r3
 810181c:	3724      	adds	r7, #36	@ 0x24
 810181e:	46bd      	mov	sp, r7
 8101820:	bd90      	pop	{r4, r7, pc}
 8101822:	bf00      	nop

08101824 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8101824:	b590      	push	{r4, r7, lr}
 8101826:	b08d      	sub	sp, #52	@ 0x34
 8101828:	af00      	add	r7, sp, #0
 810182a:	6078      	str	r0, [r7, #4]
 810182c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810182e:	2300      	movs	r3, #0
 8101830:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8101834:	2300      	movs	r3, #0
 8101836:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8101838:	683b      	ldr	r3, [r7, #0]
 810183a:	68db      	ldr	r3, [r3, #12]
 810183c:	4a65      	ldr	r2, [pc, #404]	@ (81019d4 <HAL_ADC_ConfigChannel+0x1b0>)
 810183e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8101840:	687b      	ldr	r3, [r7, #4]
 8101842:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8101846:	2b01      	cmp	r3, #1
 8101848:	d101      	bne.n	810184e <HAL_ADC_ConfigChannel+0x2a>
 810184a:	2302      	movs	r3, #2
 810184c:	e2c7      	b.n	8101dde <HAL_ADC_ConfigChannel+0x5ba>
 810184e:	687b      	ldr	r3, [r7, #4]
 8101850:	2201      	movs	r2, #1
 8101852:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8101856:	687b      	ldr	r3, [r7, #4]
 8101858:	681b      	ldr	r3, [r3, #0]
 810185a:	4618      	mov	r0, r3
 810185c:	f7ff fe19 	bl	8101492 <LL_ADC_REG_IsConversionOngoing>
 8101860:	4603      	mov	r3, r0
 8101862:	2b00      	cmp	r3, #0
 8101864:	f040 82ac 	bne.w	8101dc0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8101868:	683b      	ldr	r3, [r7, #0]
 810186a:	681b      	ldr	r3, [r3, #0]
 810186c:	2b00      	cmp	r3, #0
 810186e:	db2c      	blt.n	81018ca <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8101870:	683b      	ldr	r3, [r7, #0]
 8101872:	681b      	ldr	r3, [r3, #0]
 8101874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101878:	2b00      	cmp	r3, #0
 810187a:	d108      	bne.n	810188e <HAL_ADC_ConfigChannel+0x6a>
 810187c:	683b      	ldr	r3, [r7, #0]
 810187e:	681b      	ldr	r3, [r3, #0]
 8101880:	0e9b      	lsrs	r3, r3, #26
 8101882:	f003 031f 	and.w	r3, r3, #31
 8101886:	2201      	movs	r2, #1
 8101888:	fa02 f303 	lsl.w	r3, r2, r3
 810188c:	e016      	b.n	81018bc <HAL_ADC_ConfigChannel+0x98>
 810188e:	683b      	ldr	r3, [r7, #0]
 8101890:	681b      	ldr	r3, [r3, #0]
 8101892:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8101894:	697b      	ldr	r3, [r7, #20]
 8101896:	fa93 f3a3 	rbit	r3, r3
 810189a:	613b      	str	r3, [r7, #16]
  return result;
 810189c:	693b      	ldr	r3, [r7, #16]
 810189e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 81018a0:	69bb      	ldr	r3, [r7, #24]
 81018a2:	2b00      	cmp	r3, #0
 81018a4:	d101      	bne.n	81018aa <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 81018a6:	2320      	movs	r3, #32
 81018a8:	e003      	b.n	81018b2 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 81018aa:	69bb      	ldr	r3, [r7, #24]
 81018ac:	fab3 f383 	clz	r3, r3
 81018b0:	b2db      	uxtb	r3, r3
 81018b2:	f003 031f 	and.w	r3, r3, #31
 81018b6:	2201      	movs	r2, #1
 81018b8:	fa02 f303 	lsl.w	r3, r2, r3
 81018bc:	687a      	ldr	r2, [r7, #4]
 81018be:	6812      	ldr	r2, [r2, #0]
 81018c0:	69d1      	ldr	r1, [r2, #28]
 81018c2:	687a      	ldr	r2, [r7, #4]
 81018c4:	6812      	ldr	r2, [r2, #0]
 81018c6:	430b      	orrs	r3, r1
 81018c8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 81018ca:	687b      	ldr	r3, [r7, #4]
 81018cc:	6818      	ldr	r0, [r3, #0]
 81018ce:	683b      	ldr	r3, [r7, #0]
 81018d0:	6859      	ldr	r1, [r3, #4]
 81018d2:	683b      	ldr	r3, [r7, #0]
 81018d4:	681b      	ldr	r3, [r3, #0]
 81018d6:	461a      	mov	r2, r3
 81018d8:	f7ff fcff 	bl	81012da <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81018dc:	687b      	ldr	r3, [r7, #4]
 81018de:	681b      	ldr	r3, [r3, #0]
 81018e0:	4618      	mov	r0, r3
 81018e2:	f7ff fdd6 	bl	8101492 <LL_ADC_REG_IsConversionOngoing>
 81018e6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 81018e8:	687b      	ldr	r3, [r7, #4]
 81018ea:	681b      	ldr	r3, [r3, #0]
 81018ec:	4618      	mov	r0, r3
 81018ee:	f7ff fde3 	bl	81014b8 <LL_ADC_INJ_IsConversionOngoing>
 81018f2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81018f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81018f6:	2b00      	cmp	r3, #0
 81018f8:	f040 80b8 	bne.w	8101a6c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 81018fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81018fe:	2b00      	cmp	r3, #0
 8101900:	f040 80b4 	bne.w	8101a6c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8101904:	687b      	ldr	r3, [r7, #4]
 8101906:	6818      	ldr	r0, [r3, #0]
 8101908:	683b      	ldr	r3, [r7, #0]
 810190a:	6819      	ldr	r1, [r3, #0]
 810190c:	683b      	ldr	r3, [r7, #0]
 810190e:	689b      	ldr	r3, [r3, #8]
 8101910:	461a      	mov	r2, r3
 8101912:	f7ff fd0e 	bl	8101332 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8101916:	4b30      	ldr	r3, [pc, #192]	@ (81019d8 <HAL_ADC_ConfigChannel+0x1b4>)
 8101918:	681b      	ldr	r3, [r3, #0]
 810191a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 810191e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101922:	d10b      	bne.n	810193c <HAL_ADC_ConfigChannel+0x118>
 8101924:	683b      	ldr	r3, [r7, #0]
 8101926:	695a      	ldr	r2, [r3, #20]
 8101928:	687b      	ldr	r3, [r7, #4]
 810192a:	681b      	ldr	r3, [r3, #0]
 810192c:	68db      	ldr	r3, [r3, #12]
 810192e:	089b      	lsrs	r3, r3, #2
 8101930:	f003 0307 	and.w	r3, r3, #7
 8101934:	005b      	lsls	r3, r3, #1
 8101936:	fa02 f303 	lsl.w	r3, r2, r3
 810193a:	e01d      	b.n	8101978 <HAL_ADC_ConfigChannel+0x154>
 810193c:	687b      	ldr	r3, [r7, #4]
 810193e:	681b      	ldr	r3, [r3, #0]
 8101940:	68db      	ldr	r3, [r3, #12]
 8101942:	f003 0310 	and.w	r3, r3, #16
 8101946:	2b00      	cmp	r3, #0
 8101948:	d10b      	bne.n	8101962 <HAL_ADC_ConfigChannel+0x13e>
 810194a:	683b      	ldr	r3, [r7, #0]
 810194c:	695a      	ldr	r2, [r3, #20]
 810194e:	687b      	ldr	r3, [r7, #4]
 8101950:	681b      	ldr	r3, [r3, #0]
 8101952:	68db      	ldr	r3, [r3, #12]
 8101954:	089b      	lsrs	r3, r3, #2
 8101956:	f003 0307 	and.w	r3, r3, #7
 810195a:	005b      	lsls	r3, r3, #1
 810195c:	fa02 f303 	lsl.w	r3, r2, r3
 8101960:	e00a      	b.n	8101978 <HAL_ADC_ConfigChannel+0x154>
 8101962:	683b      	ldr	r3, [r7, #0]
 8101964:	695a      	ldr	r2, [r3, #20]
 8101966:	687b      	ldr	r3, [r7, #4]
 8101968:	681b      	ldr	r3, [r3, #0]
 810196a:	68db      	ldr	r3, [r3, #12]
 810196c:	089b      	lsrs	r3, r3, #2
 810196e:	f003 0304 	and.w	r3, r3, #4
 8101972:	005b      	lsls	r3, r3, #1
 8101974:	fa02 f303 	lsl.w	r3, r2, r3
 8101978:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 810197a:	683b      	ldr	r3, [r7, #0]
 810197c:	691b      	ldr	r3, [r3, #16]
 810197e:	2b04      	cmp	r3, #4
 8101980:	d02c      	beq.n	81019dc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8101982:	687b      	ldr	r3, [r7, #4]
 8101984:	6818      	ldr	r0, [r3, #0]
 8101986:	683b      	ldr	r3, [r7, #0]
 8101988:	6919      	ldr	r1, [r3, #16]
 810198a:	683b      	ldr	r3, [r7, #0]
 810198c:	681a      	ldr	r2, [r3, #0]
 810198e:	6a3b      	ldr	r3, [r7, #32]
 8101990:	f7ff fc4f 	bl	8101232 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8101994:	687b      	ldr	r3, [r7, #4]
 8101996:	6818      	ldr	r0, [r3, #0]
 8101998:	683b      	ldr	r3, [r7, #0]
 810199a:	6919      	ldr	r1, [r3, #16]
 810199c:	683b      	ldr	r3, [r7, #0]
 810199e:	7e5b      	ldrb	r3, [r3, #25]
 81019a0:	2b01      	cmp	r3, #1
 81019a2:	d102      	bne.n	81019aa <HAL_ADC_ConfigChannel+0x186>
 81019a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 81019a8:	e000      	b.n	81019ac <HAL_ADC_ConfigChannel+0x188>
 81019aa:	2300      	movs	r3, #0
 81019ac:	461a      	mov	r2, r3
 81019ae:	f7ff fc79 	bl	81012a4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 81019b2:	687b      	ldr	r3, [r7, #4]
 81019b4:	6818      	ldr	r0, [r3, #0]
 81019b6:	683b      	ldr	r3, [r7, #0]
 81019b8:	6919      	ldr	r1, [r3, #16]
 81019ba:	683b      	ldr	r3, [r7, #0]
 81019bc:	7e1b      	ldrb	r3, [r3, #24]
 81019be:	2b01      	cmp	r3, #1
 81019c0:	d102      	bne.n	81019c8 <HAL_ADC_ConfigChannel+0x1a4>
 81019c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81019c6:	e000      	b.n	81019ca <HAL_ADC_ConfigChannel+0x1a6>
 81019c8:	2300      	movs	r3, #0
 81019ca:	461a      	mov	r2, r3
 81019cc:	f7ff fc51 	bl	8101272 <LL_ADC_SetDataRightShift>
 81019d0:	e04c      	b.n	8101a6c <HAL_ADC_ConfigChannel+0x248>
 81019d2:	bf00      	nop
 81019d4:	47ff0000 	.word	0x47ff0000
 81019d8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81019dc:	687b      	ldr	r3, [r7, #4]
 81019de:	681b      	ldr	r3, [r3, #0]
 81019e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81019e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 81019e6:	683b      	ldr	r3, [r7, #0]
 81019e8:	681b      	ldr	r3, [r3, #0]
 81019ea:	069b      	lsls	r3, r3, #26
 81019ec:	429a      	cmp	r2, r3
 81019ee:	d107      	bne.n	8101a00 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 81019f0:	687b      	ldr	r3, [r7, #4]
 81019f2:	681b      	ldr	r3, [r3, #0]
 81019f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 81019f6:	687b      	ldr	r3, [r7, #4]
 81019f8:	681b      	ldr	r3, [r3, #0]
 81019fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 81019fe:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101a00:	687b      	ldr	r3, [r7, #4]
 8101a02:	681b      	ldr	r3, [r3, #0]
 8101a04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101a06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101a0a:	683b      	ldr	r3, [r7, #0]
 8101a0c:	681b      	ldr	r3, [r3, #0]
 8101a0e:	069b      	lsls	r3, r3, #26
 8101a10:	429a      	cmp	r2, r3
 8101a12:	d107      	bne.n	8101a24 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8101a14:	687b      	ldr	r3, [r7, #4]
 8101a16:	681b      	ldr	r3, [r3, #0]
 8101a18:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8101a1a:	687b      	ldr	r3, [r7, #4]
 8101a1c:	681b      	ldr	r3, [r3, #0]
 8101a1e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101a22:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101a24:	687b      	ldr	r3, [r7, #4]
 8101a26:	681b      	ldr	r3, [r3, #0]
 8101a28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101a2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101a2e:	683b      	ldr	r3, [r7, #0]
 8101a30:	681b      	ldr	r3, [r3, #0]
 8101a32:	069b      	lsls	r3, r3, #26
 8101a34:	429a      	cmp	r2, r3
 8101a36:	d107      	bne.n	8101a48 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8101a38:	687b      	ldr	r3, [r7, #4]
 8101a3a:	681b      	ldr	r3, [r3, #0]
 8101a3c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8101a3e:	687b      	ldr	r3, [r7, #4]
 8101a40:	681b      	ldr	r3, [r3, #0]
 8101a42:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101a46:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101a48:	687b      	ldr	r3, [r7, #4]
 8101a4a:	681b      	ldr	r3, [r3, #0]
 8101a4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8101a4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101a52:	683b      	ldr	r3, [r7, #0]
 8101a54:	681b      	ldr	r3, [r3, #0]
 8101a56:	069b      	lsls	r3, r3, #26
 8101a58:	429a      	cmp	r2, r3
 8101a5a:	d107      	bne.n	8101a6c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8101a5c:	687b      	ldr	r3, [r7, #4]
 8101a5e:	681b      	ldr	r3, [r3, #0]
 8101a60:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8101a62:	687b      	ldr	r3, [r7, #4]
 8101a64:	681b      	ldr	r3, [r3, #0]
 8101a66:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101a6a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8101a6c:	687b      	ldr	r3, [r7, #4]
 8101a6e:	681b      	ldr	r3, [r3, #0]
 8101a70:	4618      	mov	r0, r3
 8101a72:	f7ff fcfb 	bl	810146c <LL_ADC_IsEnabled>
 8101a76:	4603      	mov	r3, r0
 8101a78:	2b00      	cmp	r3, #0
 8101a7a:	f040 81aa 	bne.w	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8101a7e:	687b      	ldr	r3, [r7, #4]
 8101a80:	6818      	ldr	r0, [r3, #0]
 8101a82:	683b      	ldr	r3, [r7, #0]
 8101a84:	6819      	ldr	r1, [r3, #0]
 8101a86:	683b      	ldr	r3, [r7, #0]
 8101a88:	68db      	ldr	r3, [r3, #12]
 8101a8a:	461a      	mov	r2, r3
 8101a8c:	f7ff fc7c 	bl	8101388 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8101a90:	683b      	ldr	r3, [r7, #0]
 8101a92:	68db      	ldr	r3, [r3, #12]
 8101a94:	4a87      	ldr	r2, [pc, #540]	@ (8101cb4 <HAL_ADC_ConfigChannel+0x490>)
 8101a96:	4293      	cmp	r3, r2
 8101a98:	f040 809a 	bne.w	8101bd0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8101a9c:	687b      	ldr	r3, [r7, #4]
 8101a9e:	681a      	ldr	r2, [r3, #0]
 8101aa0:	687b      	ldr	r3, [r7, #4]
 8101aa2:	681b      	ldr	r3, [r3, #0]
 8101aa4:	4984      	ldr	r1, [pc, #528]	@ (8101cb8 <HAL_ADC_ConfigChannel+0x494>)
 8101aa6:	428b      	cmp	r3, r1
 8101aa8:	d147      	bne.n	8101b3a <HAL_ADC_ConfigChannel+0x316>
 8101aaa:	683b      	ldr	r3, [r7, #0]
 8101aac:	681b      	ldr	r3, [r3, #0]
 8101aae:	4983      	ldr	r1, [pc, #524]	@ (8101cbc <HAL_ADC_ConfigChannel+0x498>)
 8101ab0:	428b      	cmp	r3, r1
 8101ab2:	d040      	beq.n	8101b36 <HAL_ADC_ConfigChannel+0x312>
 8101ab4:	683b      	ldr	r3, [r7, #0]
 8101ab6:	681b      	ldr	r3, [r3, #0]
 8101ab8:	4981      	ldr	r1, [pc, #516]	@ (8101cc0 <HAL_ADC_ConfigChannel+0x49c>)
 8101aba:	428b      	cmp	r3, r1
 8101abc:	d039      	beq.n	8101b32 <HAL_ADC_ConfigChannel+0x30e>
 8101abe:	683b      	ldr	r3, [r7, #0]
 8101ac0:	681b      	ldr	r3, [r3, #0]
 8101ac2:	4980      	ldr	r1, [pc, #512]	@ (8101cc4 <HAL_ADC_ConfigChannel+0x4a0>)
 8101ac4:	428b      	cmp	r3, r1
 8101ac6:	d032      	beq.n	8101b2e <HAL_ADC_ConfigChannel+0x30a>
 8101ac8:	683b      	ldr	r3, [r7, #0]
 8101aca:	681b      	ldr	r3, [r3, #0]
 8101acc:	497e      	ldr	r1, [pc, #504]	@ (8101cc8 <HAL_ADC_ConfigChannel+0x4a4>)
 8101ace:	428b      	cmp	r3, r1
 8101ad0:	d02b      	beq.n	8101b2a <HAL_ADC_ConfigChannel+0x306>
 8101ad2:	683b      	ldr	r3, [r7, #0]
 8101ad4:	681b      	ldr	r3, [r3, #0]
 8101ad6:	497d      	ldr	r1, [pc, #500]	@ (8101ccc <HAL_ADC_ConfigChannel+0x4a8>)
 8101ad8:	428b      	cmp	r3, r1
 8101ada:	d024      	beq.n	8101b26 <HAL_ADC_ConfigChannel+0x302>
 8101adc:	683b      	ldr	r3, [r7, #0]
 8101ade:	681b      	ldr	r3, [r3, #0]
 8101ae0:	497b      	ldr	r1, [pc, #492]	@ (8101cd0 <HAL_ADC_ConfigChannel+0x4ac>)
 8101ae2:	428b      	cmp	r3, r1
 8101ae4:	d01d      	beq.n	8101b22 <HAL_ADC_ConfigChannel+0x2fe>
 8101ae6:	683b      	ldr	r3, [r7, #0]
 8101ae8:	681b      	ldr	r3, [r3, #0]
 8101aea:	497a      	ldr	r1, [pc, #488]	@ (8101cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101aec:	428b      	cmp	r3, r1
 8101aee:	d016      	beq.n	8101b1e <HAL_ADC_ConfigChannel+0x2fa>
 8101af0:	683b      	ldr	r3, [r7, #0]
 8101af2:	681b      	ldr	r3, [r3, #0]
 8101af4:	4978      	ldr	r1, [pc, #480]	@ (8101cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101af6:	428b      	cmp	r3, r1
 8101af8:	d00f      	beq.n	8101b1a <HAL_ADC_ConfigChannel+0x2f6>
 8101afa:	683b      	ldr	r3, [r7, #0]
 8101afc:	681b      	ldr	r3, [r3, #0]
 8101afe:	4977      	ldr	r1, [pc, #476]	@ (8101cdc <HAL_ADC_ConfigChannel+0x4b8>)
 8101b00:	428b      	cmp	r3, r1
 8101b02:	d008      	beq.n	8101b16 <HAL_ADC_ConfigChannel+0x2f2>
 8101b04:	683b      	ldr	r3, [r7, #0]
 8101b06:	681b      	ldr	r3, [r3, #0]
 8101b08:	4975      	ldr	r1, [pc, #468]	@ (8101ce0 <HAL_ADC_ConfigChannel+0x4bc>)
 8101b0a:	428b      	cmp	r3, r1
 8101b0c:	d101      	bne.n	8101b12 <HAL_ADC_ConfigChannel+0x2ee>
 8101b0e:	4b75      	ldr	r3, [pc, #468]	@ (8101ce4 <HAL_ADC_ConfigChannel+0x4c0>)
 8101b10:	e05a      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b12:	2300      	movs	r3, #0
 8101b14:	e058      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b16:	4b74      	ldr	r3, [pc, #464]	@ (8101ce8 <HAL_ADC_ConfigChannel+0x4c4>)
 8101b18:	e056      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b1a:	4b74      	ldr	r3, [pc, #464]	@ (8101cec <HAL_ADC_ConfigChannel+0x4c8>)
 8101b1c:	e054      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b1e:	4b6e      	ldr	r3, [pc, #440]	@ (8101cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101b20:	e052      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b22:	4b6c      	ldr	r3, [pc, #432]	@ (8101cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101b24:	e050      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b26:	4b72      	ldr	r3, [pc, #456]	@ (8101cf0 <HAL_ADC_ConfigChannel+0x4cc>)
 8101b28:	e04e      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b2a:	4b72      	ldr	r3, [pc, #456]	@ (8101cf4 <HAL_ADC_ConfigChannel+0x4d0>)
 8101b2c:	e04c      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b2e:	4b72      	ldr	r3, [pc, #456]	@ (8101cf8 <HAL_ADC_ConfigChannel+0x4d4>)
 8101b30:	e04a      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b32:	4b72      	ldr	r3, [pc, #456]	@ (8101cfc <HAL_ADC_ConfigChannel+0x4d8>)
 8101b34:	e048      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b36:	2301      	movs	r3, #1
 8101b38:	e046      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101b3a:	687b      	ldr	r3, [r7, #4]
 8101b3c:	681b      	ldr	r3, [r3, #0]
 8101b3e:	4970      	ldr	r1, [pc, #448]	@ (8101d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8101b40:	428b      	cmp	r3, r1
 8101b42:	d140      	bne.n	8101bc6 <HAL_ADC_ConfigChannel+0x3a2>
 8101b44:	683b      	ldr	r3, [r7, #0]
 8101b46:	681b      	ldr	r3, [r3, #0]
 8101b48:	495c      	ldr	r1, [pc, #368]	@ (8101cbc <HAL_ADC_ConfigChannel+0x498>)
 8101b4a:	428b      	cmp	r3, r1
 8101b4c:	d039      	beq.n	8101bc2 <HAL_ADC_ConfigChannel+0x39e>
 8101b4e:	683b      	ldr	r3, [r7, #0]
 8101b50:	681b      	ldr	r3, [r3, #0]
 8101b52:	495b      	ldr	r1, [pc, #364]	@ (8101cc0 <HAL_ADC_ConfigChannel+0x49c>)
 8101b54:	428b      	cmp	r3, r1
 8101b56:	d032      	beq.n	8101bbe <HAL_ADC_ConfigChannel+0x39a>
 8101b58:	683b      	ldr	r3, [r7, #0]
 8101b5a:	681b      	ldr	r3, [r3, #0]
 8101b5c:	4959      	ldr	r1, [pc, #356]	@ (8101cc4 <HAL_ADC_ConfigChannel+0x4a0>)
 8101b5e:	428b      	cmp	r3, r1
 8101b60:	d02b      	beq.n	8101bba <HAL_ADC_ConfigChannel+0x396>
 8101b62:	683b      	ldr	r3, [r7, #0]
 8101b64:	681b      	ldr	r3, [r3, #0]
 8101b66:	4958      	ldr	r1, [pc, #352]	@ (8101cc8 <HAL_ADC_ConfigChannel+0x4a4>)
 8101b68:	428b      	cmp	r3, r1
 8101b6a:	d024      	beq.n	8101bb6 <HAL_ADC_ConfigChannel+0x392>
 8101b6c:	683b      	ldr	r3, [r7, #0]
 8101b6e:	681b      	ldr	r3, [r3, #0]
 8101b70:	4956      	ldr	r1, [pc, #344]	@ (8101ccc <HAL_ADC_ConfigChannel+0x4a8>)
 8101b72:	428b      	cmp	r3, r1
 8101b74:	d01d      	beq.n	8101bb2 <HAL_ADC_ConfigChannel+0x38e>
 8101b76:	683b      	ldr	r3, [r7, #0]
 8101b78:	681b      	ldr	r3, [r3, #0]
 8101b7a:	4955      	ldr	r1, [pc, #340]	@ (8101cd0 <HAL_ADC_ConfigChannel+0x4ac>)
 8101b7c:	428b      	cmp	r3, r1
 8101b7e:	d016      	beq.n	8101bae <HAL_ADC_ConfigChannel+0x38a>
 8101b80:	683b      	ldr	r3, [r7, #0]
 8101b82:	681b      	ldr	r3, [r3, #0]
 8101b84:	4953      	ldr	r1, [pc, #332]	@ (8101cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101b86:	428b      	cmp	r3, r1
 8101b88:	d00f      	beq.n	8101baa <HAL_ADC_ConfigChannel+0x386>
 8101b8a:	683b      	ldr	r3, [r7, #0]
 8101b8c:	681b      	ldr	r3, [r3, #0]
 8101b8e:	4952      	ldr	r1, [pc, #328]	@ (8101cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101b90:	428b      	cmp	r3, r1
 8101b92:	d008      	beq.n	8101ba6 <HAL_ADC_ConfigChannel+0x382>
 8101b94:	683b      	ldr	r3, [r7, #0]
 8101b96:	681b      	ldr	r3, [r3, #0]
 8101b98:	4951      	ldr	r1, [pc, #324]	@ (8101ce0 <HAL_ADC_ConfigChannel+0x4bc>)
 8101b9a:	428b      	cmp	r3, r1
 8101b9c:	d101      	bne.n	8101ba2 <HAL_ADC_ConfigChannel+0x37e>
 8101b9e:	4b51      	ldr	r3, [pc, #324]	@ (8101ce4 <HAL_ADC_ConfigChannel+0x4c0>)
 8101ba0:	e012      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101ba2:	2300      	movs	r3, #0
 8101ba4:	e010      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101ba6:	4b51      	ldr	r3, [pc, #324]	@ (8101cec <HAL_ADC_ConfigChannel+0x4c8>)
 8101ba8:	e00e      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101baa:	4b4b      	ldr	r3, [pc, #300]	@ (8101cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101bac:	e00c      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bae:	4b49      	ldr	r3, [pc, #292]	@ (8101cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101bb0:	e00a      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bb2:	4b4f      	ldr	r3, [pc, #316]	@ (8101cf0 <HAL_ADC_ConfigChannel+0x4cc>)
 8101bb4:	e008      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bb6:	4b4f      	ldr	r3, [pc, #316]	@ (8101cf4 <HAL_ADC_ConfigChannel+0x4d0>)
 8101bb8:	e006      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bba:	4b4f      	ldr	r3, [pc, #316]	@ (8101cf8 <HAL_ADC_ConfigChannel+0x4d4>)
 8101bbc:	e004      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bbe:	4b4f      	ldr	r3, [pc, #316]	@ (8101cfc <HAL_ADC_ConfigChannel+0x4d8>)
 8101bc0:	e002      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bc2:	2301      	movs	r3, #1
 8101bc4:	e000      	b.n	8101bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8101bc6:	2300      	movs	r3, #0
 8101bc8:	4619      	mov	r1, r3
 8101bca:	4610      	mov	r0, r2
 8101bcc:	f7ff fafe 	bl	81011cc <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8101bd0:	683b      	ldr	r3, [r7, #0]
 8101bd2:	681b      	ldr	r3, [r3, #0]
 8101bd4:	2b00      	cmp	r3, #0
 8101bd6:	f280 80fc 	bge.w	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8101bda:	687b      	ldr	r3, [r7, #4]
 8101bdc:	681b      	ldr	r3, [r3, #0]
 8101bde:	4a36      	ldr	r2, [pc, #216]	@ (8101cb8 <HAL_ADC_ConfigChannel+0x494>)
 8101be0:	4293      	cmp	r3, r2
 8101be2:	d004      	beq.n	8101bee <HAL_ADC_ConfigChannel+0x3ca>
 8101be4:	687b      	ldr	r3, [r7, #4]
 8101be6:	681b      	ldr	r3, [r3, #0]
 8101be8:	4a45      	ldr	r2, [pc, #276]	@ (8101d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8101bea:	4293      	cmp	r3, r2
 8101bec:	d101      	bne.n	8101bf2 <HAL_ADC_ConfigChannel+0x3ce>
 8101bee:	4b45      	ldr	r3, [pc, #276]	@ (8101d04 <HAL_ADC_ConfigChannel+0x4e0>)
 8101bf0:	e000      	b.n	8101bf4 <HAL_ADC_ConfigChannel+0x3d0>
 8101bf2:	4b45      	ldr	r3, [pc, #276]	@ (8101d08 <HAL_ADC_ConfigChannel+0x4e4>)
 8101bf4:	4618      	mov	r0, r3
 8101bf6:	f7ff fadb 	bl	81011b0 <LL_ADC_GetCommonPathInternalCh>
 8101bfa:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101bfc:	687b      	ldr	r3, [r7, #4]
 8101bfe:	681b      	ldr	r3, [r3, #0]
 8101c00:	4a2d      	ldr	r2, [pc, #180]	@ (8101cb8 <HAL_ADC_ConfigChannel+0x494>)
 8101c02:	4293      	cmp	r3, r2
 8101c04:	d004      	beq.n	8101c10 <HAL_ADC_ConfigChannel+0x3ec>
 8101c06:	687b      	ldr	r3, [r7, #4]
 8101c08:	681b      	ldr	r3, [r3, #0]
 8101c0a:	4a3d      	ldr	r2, [pc, #244]	@ (8101d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8101c0c:	4293      	cmp	r3, r2
 8101c0e:	d10e      	bne.n	8101c2e <HAL_ADC_ConfigChannel+0x40a>
 8101c10:	4829      	ldr	r0, [pc, #164]	@ (8101cb8 <HAL_ADC_ConfigChannel+0x494>)
 8101c12:	f7ff fc2b 	bl	810146c <LL_ADC_IsEnabled>
 8101c16:	4604      	mov	r4, r0
 8101c18:	4839      	ldr	r0, [pc, #228]	@ (8101d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8101c1a:	f7ff fc27 	bl	810146c <LL_ADC_IsEnabled>
 8101c1e:	4603      	mov	r3, r0
 8101c20:	4323      	orrs	r3, r4
 8101c22:	2b00      	cmp	r3, #0
 8101c24:	bf0c      	ite	eq
 8101c26:	2301      	moveq	r3, #1
 8101c28:	2300      	movne	r3, #0
 8101c2a:	b2db      	uxtb	r3, r3
 8101c2c:	e008      	b.n	8101c40 <HAL_ADC_ConfigChannel+0x41c>
 8101c2e:	4837      	ldr	r0, [pc, #220]	@ (8101d0c <HAL_ADC_ConfigChannel+0x4e8>)
 8101c30:	f7ff fc1c 	bl	810146c <LL_ADC_IsEnabled>
 8101c34:	4603      	mov	r3, r0
 8101c36:	2b00      	cmp	r3, #0
 8101c38:	bf0c      	ite	eq
 8101c3a:	2301      	moveq	r3, #1
 8101c3c:	2300      	movne	r3, #0
 8101c3e:	b2db      	uxtb	r3, r3
 8101c40:	2b00      	cmp	r3, #0
 8101c42:	f000 80b3 	beq.w	8101dac <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8101c46:	683b      	ldr	r3, [r7, #0]
 8101c48:	681b      	ldr	r3, [r3, #0]
 8101c4a:	4a31      	ldr	r2, [pc, #196]	@ (8101d10 <HAL_ADC_ConfigChannel+0x4ec>)
 8101c4c:	4293      	cmp	r3, r2
 8101c4e:	d165      	bne.n	8101d1c <HAL_ADC_ConfigChannel+0x4f8>
 8101c50:	69fb      	ldr	r3, [r7, #28]
 8101c52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8101c56:	2b00      	cmp	r3, #0
 8101c58:	d160      	bne.n	8101d1c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8101c5a:	687b      	ldr	r3, [r7, #4]
 8101c5c:	681b      	ldr	r3, [r3, #0]
 8101c5e:	4a2b      	ldr	r2, [pc, #172]	@ (8101d0c <HAL_ADC_ConfigChannel+0x4e8>)
 8101c60:	4293      	cmp	r3, r2
 8101c62:	f040 80b6 	bne.w	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8101c66:	687b      	ldr	r3, [r7, #4]
 8101c68:	681b      	ldr	r3, [r3, #0]
 8101c6a:	4a13      	ldr	r2, [pc, #76]	@ (8101cb8 <HAL_ADC_ConfigChannel+0x494>)
 8101c6c:	4293      	cmp	r3, r2
 8101c6e:	d004      	beq.n	8101c7a <HAL_ADC_ConfigChannel+0x456>
 8101c70:	687b      	ldr	r3, [r7, #4]
 8101c72:	681b      	ldr	r3, [r3, #0]
 8101c74:	4a22      	ldr	r2, [pc, #136]	@ (8101d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8101c76:	4293      	cmp	r3, r2
 8101c78:	d101      	bne.n	8101c7e <HAL_ADC_ConfigChannel+0x45a>
 8101c7a:	4a22      	ldr	r2, [pc, #136]	@ (8101d04 <HAL_ADC_ConfigChannel+0x4e0>)
 8101c7c:	e000      	b.n	8101c80 <HAL_ADC_ConfigChannel+0x45c>
 8101c7e:	4a22      	ldr	r2, [pc, #136]	@ (8101d08 <HAL_ADC_ConfigChannel+0x4e4>)
 8101c80:	69fb      	ldr	r3, [r7, #28]
 8101c82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8101c86:	4619      	mov	r1, r3
 8101c88:	4610      	mov	r0, r2
 8101c8a:	f7ff fa7e 	bl	810118a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8101c8e:	4b21      	ldr	r3, [pc, #132]	@ (8101d14 <HAL_ADC_ConfigChannel+0x4f0>)
 8101c90:	681b      	ldr	r3, [r3, #0]
 8101c92:	099b      	lsrs	r3, r3, #6
 8101c94:	4a20      	ldr	r2, [pc, #128]	@ (8101d18 <HAL_ADC_ConfigChannel+0x4f4>)
 8101c96:	fba2 2303 	umull	r2, r3, r2, r3
 8101c9a:	099b      	lsrs	r3, r3, #6
 8101c9c:	3301      	adds	r3, #1
 8101c9e:	005b      	lsls	r3, r3, #1
 8101ca0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8101ca2:	e002      	b.n	8101caa <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8101ca4:	68fb      	ldr	r3, [r7, #12]
 8101ca6:	3b01      	subs	r3, #1
 8101ca8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8101caa:	68fb      	ldr	r3, [r7, #12]
 8101cac:	2b00      	cmp	r3, #0
 8101cae:	d1f9      	bne.n	8101ca4 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8101cb0:	e08f      	b.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
 8101cb2:	bf00      	nop
 8101cb4:	47ff0000 	.word	0x47ff0000
 8101cb8:	40022000 	.word	0x40022000
 8101cbc:	04300002 	.word	0x04300002
 8101cc0:	08600004 	.word	0x08600004
 8101cc4:	0c900008 	.word	0x0c900008
 8101cc8:	10c00010 	.word	0x10c00010
 8101ccc:	14f00020 	.word	0x14f00020
 8101cd0:	2a000400 	.word	0x2a000400
 8101cd4:	2e300800 	.word	0x2e300800
 8101cd8:	32601000 	.word	0x32601000
 8101cdc:	43210000 	.word	0x43210000
 8101ce0:	4b840000 	.word	0x4b840000
 8101ce4:	4fb80000 	.word	0x4fb80000
 8101ce8:	47520000 	.word	0x47520000
 8101cec:	36902000 	.word	0x36902000
 8101cf0:	25b00200 	.word	0x25b00200
 8101cf4:	21800100 	.word	0x21800100
 8101cf8:	1d500080 	.word	0x1d500080
 8101cfc:	19200040 	.word	0x19200040
 8101d00:	40022100 	.word	0x40022100
 8101d04:	40022300 	.word	0x40022300
 8101d08:	58026300 	.word	0x58026300
 8101d0c:	58026000 	.word	0x58026000
 8101d10:	cb840000 	.word	0xcb840000
 8101d14:	10000000 	.word	0x10000000
 8101d18:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8101d1c:	683b      	ldr	r3, [r7, #0]
 8101d1e:	681b      	ldr	r3, [r3, #0]
 8101d20:	4a31      	ldr	r2, [pc, #196]	@ (8101de8 <HAL_ADC_ConfigChannel+0x5c4>)
 8101d22:	4293      	cmp	r3, r2
 8101d24:	d11e      	bne.n	8101d64 <HAL_ADC_ConfigChannel+0x540>
 8101d26:	69fb      	ldr	r3, [r7, #28]
 8101d28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8101d2c:	2b00      	cmp	r3, #0
 8101d2e:	d119      	bne.n	8101d64 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8101d30:	687b      	ldr	r3, [r7, #4]
 8101d32:	681b      	ldr	r3, [r3, #0]
 8101d34:	4a2d      	ldr	r2, [pc, #180]	@ (8101dec <HAL_ADC_ConfigChannel+0x5c8>)
 8101d36:	4293      	cmp	r3, r2
 8101d38:	d14b      	bne.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8101d3a:	687b      	ldr	r3, [r7, #4]
 8101d3c:	681b      	ldr	r3, [r3, #0]
 8101d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8101df0 <HAL_ADC_ConfigChannel+0x5cc>)
 8101d40:	4293      	cmp	r3, r2
 8101d42:	d004      	beq.n	8101d4e <HAL_ADC_ConfigChannel+0x52a>
 8101d44:	687b      	ldr	r3, [r7, #4]
 8101d46:	681b      	ldr	r3, [r3, #0]
 8101d48:	4a2a      	ldr	r2, [pc, #168]	@ (8101df4 <HAL_ADC_ConfigChannel+0x5d0>)
 8101d4a:	4293      	cmp	r3, r2
 8101d4c:	d101      	bne.n	8101d52 <HAL_ADC_ConfigChannel+0x52e>
 8101d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8101df8 <HAL_ADC_ConfigChannel+0x5d4>)
 8101d50:	e000      	b.n	8101d54 <HAL_ADC_ConfigChannel+0x530>
 8101d52:	4a2a      	ldr	r2, [pc, #168]	@ (8101dfc <HAL_ADC_ConfigChannel+0x5d8>)
 8101d54:	69fb      	ldr	r3, [r7, #28]
 8101d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8101d5a:	4619      	mov	r1, r3
 8101d5c:	4610      	mov	r0, r2
 8101d5e:	f7ff fa14 	bl	810118a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8101d62:	e036      	b.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8101d64:	683b      	ldr	r3, [r7, #0]
 8101d66:	681b      	ldr	r3, [r3, #0]
 8101d68:	4a25      	ldr	r2, [pc, #148]	@ (8101e00 <HAL_ADC_ConfigChannel+0x5dc>)
 8101d6a:	4293      	cmp	r3, r2
 8101d6c:	d131      	bne.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
 8101d6e:	69fb      	ldr	r3, [r7, #28]
 8101d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8101d74:	2b00      	cmp	r3, #0
 8101d76:	d12c      	bne.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8101d78:	687b      	ldr	r3, [r7, #4]
 8101d7a:	681b      	ldr	r3, [r3, #0]
 8101d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8101dec <HAL_ADC_ConfigChannel+0x5c8>)
 8101d7e:	4293      	cmp	r3, r2
 8101d80:	d127      	bne.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8101d82:	687b      	ldr	r3, [r7, #4]
 8101d84:	681b      	ldr	r3, [r3, #0]
 8101d86:	4a1a      	ldr	r2, [pc, #104]	@ (8101df0 <HAL_ADC_ConfigChannel+0x5cc>)
 8101d88:	4293      	cmp	r3, r2
 8101d8a:	d004      	beq.n	8101d96 <HAL_ADC_ConfigChannel+0x572>
 8101d8c:	687b      	ldr	r3, [r7, #4]
 8101d8e:	681b      	ldr	r3, [r3, #0]
 8101d90:	4a18      	ldr	r2, [pc, #96]	@ (8101df4 <HAL_ADC_ConfigChannel+0x5d0>)
 8101d92:	4293      	cmp	r3, r2
 8101d94:	d101      	bne.n	8101d9a <HAL_ADC_ConfigChannel+0x576>
 8101d96:	4a18      	ldr	r2, [pc, #96]	@ (8101df8 <HAL_ADC_ConfigChannel+0x5d4>)
 8101d98:	e000      	b.n	8101d9c <HAL_ADC_ConfigChannel+0x578>
 8101d9a:	4a18      	ldr	r2, [pc, #96]	@ (8101dfc <HAL_ADC_ConfigChannel+0x5d8>)
 8101d9c:	69fb      	ldr	r3, [r7, #28]
 8101d9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8101da2:	4619      	mov	r1, r3
 8101da4:	4610      	mov	r0, r2
 8101da6:	f7ff f9f0 	bl	810118a <LL_ADC_SetCommonPathInternalCh>
 8101daa:	e012      	b.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8101dac:	687b      	ldr	r3, [r7, #4]
 8101dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101db0:	f043 0220 	orr.w	r2, r3, #32
 8101db4:	687b      	ldr	r3, [r7, #4]
 8101db6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8101db8:	2301      	movs	r3, #1
 8101dba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8101dbe:	e008      	b.n	8101dd2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8101dc0:	687b      	ldr	r3, [r7, #4]
 8101dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101dc4:	f043 0220 	orr.w	r2, r3, #32
 8101dc8:	687b      	ldr	r3, [r7, #4]
 8101dca:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8101dcc:	2301      	movs	r3, #1
 8101dce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8101dd2:	687b      	ldr	r3, [r7, #4]
 8101dd4:	2200      	movs	r2, #0
 8101dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8101dda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8101dde:	4618      	mov	r0, r3
 8101de0:	3734      	adds	r7, #52	@ 0x34
 8101de2:	46bd      	mov	sp, r7
 8101de4:	bd90      	pop	{r4, r7, pc}
 8101de6:	bf00      	nop
 8101de8:	c7520000 	.word	0xc7520000
 8101dec:	58026000 	.word	0x58026000
 8101df0:	40022000 	.word	0x40022000
 8101df4:	40022100 	.word	0x40022100
 8101df8:	40022300 	.word	0x40022300
 8101dfc:	58026300 	.word	0x58026300
 8101e00:	cfb80000 	.word	0xcfb80000

08101e04 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8101e04:	b580      	push	{r7, lr}
 8101e06:	b084      	sub	sp, #16
 8101e08:	af00      	add	r7, sp, #0
 8101e0a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8101e0c:	687b      	ldr	r3, [r7, #4]
 8101e0e:	681b      	ldr	r3, [r3, #0]
 8101e10:	4a7a      	ldr	r2, [pc, #488]	@ (8101ffc <ADC_ConfigureBoostMode+0x1f8>)
 8101e12:	4293      	cmp	r3, r2
 8101e14:	d004      	beq.n	8101e20 <ADC_ConfigureBoostMode+0x1c>
 8101e16:	687b      	ldr	r3, [r7, #4]
 8101e18:	681b      	ldr	r3, [r3, #0]
 8101e1a:	4a79      	ldr	r2, [pc, #484]	@ (8102000 <ADC_ConfigureBoostMode+0x1fc>)
 8101e1c:	4293      	cmp	r3, r2
 8101e1e:	d109      	bne.n	8101e34 <ADC_ConfigureBoostMode+0x30>
 8101e20:	4b78      	ldr	r3, [pc, #480]	@ (8102004 <ADC_ConfigureBoostMode+0x200>)
 8101e22:	689b      	ldr	r3, [r3, #8]
 8101e24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101e28:	2b00      	cmp	r3, #0
 8101e2a:	bf14      	ite	ne
 8101e2c:	2301      	movne	r3, #1
 8101e2e:	2300      	moveq	r3, #0
 8101e30:	b2db      	uxtb	r3, r3
 8101e32:	e008      	b.n	8101e46 <ADC_ConfigureBoostMode+0x42>
 8101e34:	4b74      	ldr	r3, [pc, #464]	@ (8102008 <ADC_ConfigureBoostMode+0x204>)
 8101e36:	689b      	ldr	r3, [r3, #8]
 8101e38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101e3c:	2b00      	cmp	r3, #0
 8101e3e:	bf14      	ite	ne
 8101e40:	2301      	movne	r3, #1
 8101e42:	2300      	moveq	r3, #0
 8101e44:	b2db      	uxtb	r3, r3
 8101e46:	2b00      	cmp	r3, #0
 8101e48:	d01c      	beq.n	8101e84 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8101e4a:	f000 ffb5 	bl	8102db8 <HAL_RCC_GetHCLKFreq>
 8101e4e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8101e50:	687b      	ldr	r3, [r7, #4]
 8101e52:	685b      	ldr	r3, [r3, #4]
 8101e54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101e58:	d010      	beq.n	8101e7c <ADC_ConfigureBoostMode+0x78>
 8101e5a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101e5e:	d873      	bhi.n	8101f48 <ADC_ConfigureBoostMode+0x144>
 8101e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8101e64:	d002      	beq.n	8101e6c <ADC_ConfigureBoostMode+0x68>
 8101e66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101e6a:	d16d      	bne.n	8101f48 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8101e6c:	687b      	ldr	r3, [r7, #4]
 8101e6e:	685b      	ldr	r3, [r3, #4]
 8101e70:	0c1b      	lsrs	r3, r3, #16
 8101e72:	68fa      	ldr	r2, [r7, #12]
 8101e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8101e78:	60fb      	str	r3, [r7, #12]
        break;
 8101e7a:	e068      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8101e7c:	68fb      	ldr	r3, [r7, #12]
 8101e7e:	089b      	lsrs	r3, r3, #2
 8101e80:	60fb      	str	r3, [r7, #12]
        break;
 8101e82:	e064      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8101e84:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8101e88:	f04f 0100 	mov.w	r1, #0
 8101e8c:	f002 fa3c 	bl	8104308 <HAL_RCCEx_GetPeriphCLKFreq>
 8101e90:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8101e92:	687b      	ldr	r3, [r7, #4]
 8101e94:	685b      	ldr	r3, [r3, #4]
 8101e96:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8101e9a:	d051      	beq.n	8101f40 <ADC_ConfigureBoostMode+0x13c>
 8101e9c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8101ea0:	d854      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101ea2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8101ea6:	d047      	beq.n	8101f38 <ADC_ConfigureBoostMode+0x134>
 8101ea8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8101eac:	d84e      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101eae:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8101eb2:	d03d      	beq.n	8101f30 <ADC_ConfigureBoostMode+0x12c>
 8101eb4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8101eb8:	d848      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101eba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101ebe:	d033      	beq.n	8101f28 <ADC_ConfigureBoostMode+0x124>
 8101ec0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101ec4:	d842      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101ec6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8101eca:	d029      	beq.n	8101f20 <ADC_ConfigureBoostMode+0x11c>
 8101ecc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8101ed0:	d83c      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101ed2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8101ed6:	d01a      	beq.n	8101f0e <ADC_ConfigureBoostMode+0x10a>
 8101ed8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8101edc:	d836      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101ede:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8101ee2:	d014      	beq.n	8101f0e <ADC_ConfigureBoostMode+0x10a>
 8101ee4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8101ee8:	d830      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8101eee:	d00e      	beq.n	8101f0e <ADC_ConfigureBoostMode+0x10a>
 8101ef0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8101ef4:	d82a      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101ef6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8101efa:	d008      	beq.n	8101f0e <ADC_ConfigureBoostMode+0x10a>
 8101efc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8101f00:	d824      	bhi.n	8101f4c <ADC_ConfigureBoostMode+0x148>
 8101f02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101f06:	d002      	beq.n	8101f0e <ADC_ConfigureBoostMode+0x10a>
 8101f08:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8101f0c:	d11e      	bne.n	8101f4c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8101f0e:	687b      	ldr	r3, [r7, #4]
 8101f10:	685b      	ldr	r3, [r3, #4]
 8101f12:	0c9b      	lsrs	r3, r3, #18
 8101f14:	005b      	lsls	r3, r3, #1
 8101f16:	68fa      	ldr	r2, [r7, #12]
 8101f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8101f1c:	60fb      	str	r3, [r7, #12]
        break;
 8101f1e:	e016      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8101f20:	68fb      	ldr	r3, [r7, #12]
 8101f22:	091b      	lsrs	r3, r3, #4
 8101f24:	60fb      	str	r3, [r7, #12]
        break;
 8101f26:	e012      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8101f28:	68fb      	ldr	r3, [r7, #12]
 8101f2a:	095b      	lsrs	r3, r3, #5
 8101f2c:	60fb      	str	r3, [r7, #12]
        break;
 8101f2e:	e00e      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8101f30:	68fb      	ldr	r3, [r7, #12]
 8101f32:	099b      	lsrs	r3, r3, #6
 8101f34:	60fb      	str	r3, [r7, #12]
        break;
 8101f36:	e00a      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8101f38:	68fb      	ldr	r3, [r7, #12]
 8101f3a:	09db      	lsrs	r3, r3, #7
 8101f3c:	60fb      	str	r3, [r7, #12]
        break;
 8101f3e:	e006      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8101f40:	68fb      	ldr	r3, [r7, #12]
 8101f42:	0a1b      	lsrs	r3, r3, #8
 8101f44:	60fb      	str	r3, [r7, #12]
        break;
 8101f46:	e002      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
        break;
 8101f48:	bf00      	nop
 8101f4a:	e000      	b.n	8101f4e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8101f4c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8101f4e:	f7ff f8fd 	bl	810114c <HAL_GetREVID>
 8101f52:	4603      	mov	r3, r0
 8101f54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8101f58:	4293      	cmp	r3, r2
 8101f5a:	d815      	bhi.n	8101f88 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8101f5c:	68fb      	ldr	r3, [r7, #12]
 8101f5e:	4a2b      	ldr	r2, [pc, #172]	@ (810200c <ADC_ConfigureBoostMode+0x208>)
 8101f60:	4293      	cmp	r3, r2
 8101f62:	d908      	bls.n	8101f76 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8101f64:	687b      	ldr	r3, [r7, #4]
 8101f66:	681b      	ldr	r3, [r3, #0]
 8101f68:	689a      	ldr	r2, [r3, #8]
 8101f6a:	687b      	ldr	r3, [r7, #4]
 8101f6c:	681b      	ldr	r3, [r3, #0]
 8101f6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8101f72:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8101f74:	e03e      	b.n	8101ff4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8101f76:	687b      	ldr	r3, [r7, #4]
 8101f78:	681b      	ldr	r3, [r3, #0]
 8101f7a:	689a      	ldr	r2, [r3, #8]
 8101f7c:	687b      	ldr	r3, [r7, #4]
 8101f7e:	681b      	ldr	r3, [r3, #0]
 8101f80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8101f84:	609a      	str	r2, [r3, #8]
}
 8101f86:	e035      	b.n	8101ff4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8101f88:	68fb      	ldr	r3, [r7, #12]
 8101f8a:	085b      	lsrs	r3, r3, #1
 8101f8c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8101f8e:	68fb      	ldr	r3, [r7, #12]
 8101f90:	4a1f      	ldr	r2, [pc, #124]	@ (8102010 <ADC_ConfigureBoostMode+0x20c>)
 8101f92:	4293      	cmp	r3, r2
 8101f94:	d808      	bhi.n	8101fa8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8101f96:	687b      	ldr	r3, [r7, #4]
 8101f98:	681b      	ldr	r3, [r3, #0]
 8101f9a:	689a      	ldr	r2, [r3, #8]
 8101f9c:	687b      	ldr	r3, [r7, #4]
 8101f9e:	681b      	ldr	r3, [r3, #0]
 8101fa0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8101fa4:	609a      	str	r2, [r3, #8]
}
 8101fa6:	e025      	b.n	8101ff4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8101fa8:	68fb      	ldr	r3, [r7, #12]
 8101faa:	4a1a      	ldr	r2, [pc, #104]	@ (8102014 <ADC_ConfigureBoostMode+0x210>)
 8101fac:	4293      	cmp	r3, r2
 8101fae:	d80a      	bhi.n	8101fc6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8101fb0:	687b      	ldr	r3, [r7, #4]
 8101fb2:	681b      	ldr	r3, [r3, #0]
 8101fb4:	689b      	ldr	r3, [r3, #8]
 8101fb6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8101fba:	687b      	ldr	r3, [r7, #4]
 8101fbc:	681b      	ldr	r3, [r3, #0]
 8101fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8101fc2:	609a      	str	r2, [r3, #8]
}
 8101fc4:	e016      	b.n	8101ff4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8101fc6:	68fb      	ldr	r3, [r7, #12]
 8101fc8:	4a13      	ldr	r2, [pc, #76]	@ (8102018 <ADC_ConfigureBoostMode+0x214>)
 8101fca:	4293      	cmp	r3, r2
 8101fcc:	d80a      	bhi.n	8101fe4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8101fce:	687b      	ldr	r3, [r7, #4]
 8101fd0:	681b      	ldr	r3, [r3, #0]
 8101fd2:	689b      	ldr	r3, [r3, #8]
 8101fd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8101fd8:	687b      	ldr	r3, [r7, #4]
 8101fda:	681b      	ldr	r3, [r3, #0]
 8101fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8101fe0:	609a      	str	r2, [r3, #8]
}
 8101fe2:	e007      	b.n	8101ff4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8101fe4:	687b      	ldr	r3, [r7, #4]
 8101fe6:	681b      	ldr	r3, [r3, #0]
 8101fe8:	689a      	ldr	r2, [r3, #8]
 8101fea:	687b      	ldr	r3, [r7, #4]
 8101fec:	681b      	ldr	r3, [r3, #0]
 8101fee:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8101ff2:	609a      	str	r2, [r3, #8]
}
 8101ff4:	bf00      	nop
 8101ff6:	3710      	adds	r7, #16
 8101ff8:	46bd      	mov	sp, r7
 8101ffa:	bd80      	pop	{r7, pc}
 8101ffc:	40022000 	.word	0x40022000
 8102000:	40022100 	.word	0x40022100
 8102004:	40022300 	.word	0x40022300
 8102008:	58026300 	.word	0x58026300
 810200c:	01312d00 	.word	0x01312d00
 8102010:	005f5e10 	.word	0x005f5e10
 8102014:	00bebc20 	.word	0x00bebc20
 8102018:	017d7840 	.word	0x017d7840

0810201c <LL_ADC_IsEnabled>:
{
 810201c:	b480      	push	{r7}
 810201e:	b083      	sub	sp, #12
 8102020:	af00      	add	r7, sp, #0
 8102022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102024:	687b      	ldr	r3, [r7, #4]
 8102026:	689b      	ldr	r3, [r3, #8]
 8102028:	f003 0301 	and.w	r3, r3, #1
 810202c:	2b01      	cmp	r3, #1
 810202e:	d101      	bne.n	8102034 <LL_ADC_IsEnabled+0x18>
 8102030:	2301      	movs	r3, #1
 8102032:	e000      	b.n	8102036 <LL_ADC_IsEnabled+0x1a>
 8102034:	2300      	movs	r3, #0
}
 8102036:	4618      	mov	r0, r3
 8102038:	370c      	adds	r7, #12
 810203a:	46bd      	mov	sp, r7
 810203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102040:	4770      	bx	lr

08102042 <LL_ADC_REG_IsConversionOngoing>:
{
 8102042:	b480      	push	{r7}
 8102044:	b083      	sub	sp, #12
 8102046:	af00      	add	r7, sp, #0
 8102048:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810204a:	687b      	ldr	r3, [r7, #4]
 810204c:	689b      	ldr	r3, [r3, #8]
 810204e:	f003 0304 	and.w	r3, r3, #4
 8102052:	2b04      	cmp	r3, #4
 8102054:	d101      	bne.n	810205a <LL_ADC_REG_IsConversionOngoing+0x18>
 8102056:	2301      	movs	r3, #1
 8102058:	e000      	b.n	810205c <LL_ADC_REG_IsConversionOngoing+0x1a>
 810205a:	2300      	movs	r3, #0
}
 810205c:	4618      	mov	r0, r3
 810205e:	370c      	adds	r7, #12
 8102060:	46bd      	mov	sp, r7
 8102062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102066:	4770      	bx	lr

08102068 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8102068:	b590      	push	{r4, r7, lr}
 810206a:	b09f      	sub	sp, #124	@ 0x7c
 810206c:	af00      	add	r7, sp, #0
 810206e:	6078      	str	r0, [r7, #4]
 8102070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102072:	2300      	movs	r3, #0
 8102074:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102078:	687b      	ldr	r3, [r7, #4]
 810207a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 810207e:	2b01      	cmp	r3, #1
 8102080:	d101      	bne.n	8102086 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8102082:	2302      	movs	r3, #2
 8102084:	e0c4      	b.n	8102210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 8102086:	687b      	ldr	r3, [r7, #4]
 8102088:	2201      	movs	r2, #1
 810208a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 810208e:	2300      	movs	r3, #0
 8102090:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8102092:	2300      	movs	r3, #0
 8102094:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102096:	687b      	ldr	r3, [r7, #4]
 8102098:	681b      	ldr	r3, [r3, #0]
 810209a:	4a5f      	ldr	r2, [pc, #380]	@ (8102218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810209c:	4293      	cmp	r3, r2
 810209e:	d102      	bne.n	81020a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 81020a0:	4b5e      	ldr	r3, [pc, #376]	@ (810221c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81020a2:	60bb      	str	r3, [r7, #8]
 81020a4:	e001      	b.n	81020aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 81020a6:	2300      	movs	r3, #0
 81020a8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 81020aa:	68bb      	ldr	r3, [r7, #8]
 81020ac:	2b00      	cmp	r3, #0
 81020ae:	d10b      	bne.n	81020c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81020b0:	687b      	ldr	r3, [r7, #4]
 81020b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81020b4:	f043 0220 	orr.w	r2, r3, #32
 81020b8:	687b      	ldr	r3, [r7, #4]
 81020ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 81020bc:	687b      	ldr	r3, [r7, #4]
 81020be:	2200      	movs	r2, #0
 81020c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 81020c4:	2301      	movs	r3, #1
 81020c6:	e0a3      	b.n	8102210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 81020c8:	68bb      	ldr	r3, [r7, #8]
 81020ca:	4618      	mov	r0, r3
 81020cc:	f7ff ffb9 	bl	8102042 <LL_ADC_REG_IsConversionOngoing>
 81020d0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81020d2:	687b      	ldr	r3, [r7, #4]
 81020d4:	681b      	ldr	r3, [r3, #0]
 81020d6:	4618      	mov	r0, r3
 81020d8:	f7ff ffb3 	bl	8102042 <LL_ADC_REG_IsConversionOngoing>
 81020dc:	4603      	mov	r3, r0
 81020de:	2b00      	cmp	r3, #0
 81020e0:	f040 8085 	bne.w	81021ee <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 81020e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 81020e6:	2b00      	cmp	r3, #0
 81020e8:	f040 8081 	bne.w	81021ee <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 81020ec:	687b      	ldr	r3, [r7, #4]
 81020ee:	681b      	ldr	r3, [r3, #0]
 81020f0:	4a49      	ldr	r2, [pc, #292]	@ (8102218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81020f2:	4293      	cmp	r3, r2
 81020f4:	d004      	beq.n	8102100 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 81020f6:	687b      	ldr	r3, [r7, #4]
 81020f8:	681b      	ldr	r3, [r3, #0]
 81020fa:	4a48      	ldr	r2, [pc, #288]	@ (810221c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81020fc:	4293      	cmp	r3, r2
 81020fe:	d101      	bne.n	8102104 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8102100:	4b47      	ldr	r3, [pc, #284]	@ (8102220 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8102102:	e000      	b.n	8102106 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8102104:	4b47      	ldr	r3, [pc, #284]	@ (8102224 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8102106:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102108:	683b      	ldr	r3, [r7, #0]
 810210a:	681b      	ldr	r3, [r3, #0]
 810210c:	2b00      	cmp	r3, #0
 810210e:	d03b      	beq.n	8102188 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8102110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8102112:	689b      	ldr	r3, [r3, #8]
 8102114:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8102118:	683b      	ldr	r3, [r7, #0]
 810211a:	685b      	ldr	r3, [r3, #4]
 810211c:	431a      	orrs	r2, r3
 810211e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8102120:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102122:	687b      	ldr	r3, [r7, #4]
 8102124:	681b      	ldr	r3, [r3, #0]
 8102126:	4a3c      	ldr	r2, [pc, #240]	@ (8102218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102128:	4293      	cmp	r3, r2
 810212a:	d004      	beq.n	8102136 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 810212c:	687b      	ldr	r3, [r7, #4]
 810212e:	681b      	ldr	r3, [r3, #0]
 8102130:	4a3a      	ldr	r2, [pc, #232]	@ (810221c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102132:	4293      	cmp	r3, r2
 8102134:	d10e      	bne.n	8102154 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8102136:	4838      	ldr	r0, [pc, #224]	@ (8102218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8102138:	f7ff ff70 	bl	810201c <LL_ADC_IsEnabled>
 810213c:	4604      	mov	r4, r0
 810213e:	4837      	ldr	r0, [pc, #220]	@ (810221c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8102140:	f7ff ff6c 	bl	810201c <LL_ADC_IsEnabled>
 8102144:	4603      	mov	r3, r0
 8102146:	4323      	orrs	r3, r4
 8102148:	2b00      	cmp	r3, #0
 810214a:	bf0c      	ite	eq
 810214c:	2301      	moveq	r3, #1
 810214e:	2300      	movne	r3, #0
 8102150:	b2db      	uxtb	r3, r3
 8102152:	e008      	b.n	8102166 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8102154:	4834      	ldr	r0, [pc, #208]	@ (8102228 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8102156:	f7ff ff61 	bl	810201c <LL_ADC_IsEnabled>
 810215a:	4603      	mov	r3, r0
 810215c:	2b00      	cmp	r3, #0
 810215e:	bf0c      	ite	eq
 8102160:	2301      	moveq	r3, #1
 8102162:	2300      	movne	r3, #0
 8102164:	b2db      	uxtb	r3, r3
 8102166:	2b00      	cmp	r3, #0
 8102168:	d04b      	beq.n	8102202 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 810216a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 810216c:	689b      	ldr	r3, [r3, #8]
 810216e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8102172:	f023 030f 	bic.w	r3, r3, #15
 8102176:	683a      	ldr	r2, [r7, #0]
 8102178:	6811      	ldr	r1, [r2, #0]
 810217a:	683a      	ldr	r2, [r7, #0]
 810217c:	6892      	ldr	r2, [r2, #8]
 810217e:	430a      	orrs	r2, r1
 8102180:	431a      	orrs	r2, r3
 8102182:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8102184:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102186:	e03c      	b.n	8102202 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8102188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 810218a:	689b      	ldr	r3, [r3, #8]
 810218c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8102190:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8102192:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102194:	687b      	ldr	r3, [r7, #4]
 8102196:	681b      	ldr	r3, [r3, #0]
 8102198:	4a1f      	ldr	r2, [pc, #124]	@ (8102218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810219a:	4293      	cmp	r3, r2
 810219c:	d004      	beq.n	81021a8 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 810219e:	687b      	ldr	r3, [r7, #4]
 81021a0:	681b      	ldr	r3, [r3, #0]
 81021a2:	4a1e      	ldr	r2, [pc, #120]	@ (810221c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81021a4:	4293      	cmp	r3, r2
 81021a6:	d10e      	bne.n	81021c6 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 81021a8:	481b      	ldr	r0, [pc, #108]	@ (8102218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81021aa:	f7ff ff37 	bl	810201c <LL_ADC_IsEnabled>
 81021ae:	4604      	mov	r4, r0
 81021b0:	481a      	ldr	r0, [pc, #104]	@ (810221c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81021b2:	f7ff ff33 	bl	810201c <LL_ADC_IsEnabled>
 81021b6:	4603      	mov	r3, r0
 81021b8:	4323      	orrs	r3, r4
 81021ba:	2b00      	cmp	r3, #0
 81021bc:	bf0c      	ite	eq
 81021be:	2301      	moveq	r3, #1
 81021c0:	2300      	movne	r3, #0
 81021c2:	b2db      	uxtb	r3, r3
 81021c4:	e008      	b.n	81021d8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 81021c6:	4818      	ldr	r0, [pc, #96]	@ (8102228 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81021c8:	f7ff ff28 	bl	810201c <LL_ADC_IsEnabled>
 81021cc:	4603      	mov	r3, r0
 81021ce:	2b00      	cmp	r3, #0
 81021d0:	bf0c      	ite	eq
 81021d2:	2301      	moveq	r3, #1
 81021d4:	2300      	movne	r3, #0
 81021d6:	b2db      	uxtb	r3, r3
 81021d8:	2b00      	cmp	r3, #0
 81021da:	d012      	beq.n	8102202 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 81021dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81021de:	689b      	ldr	r3, [r3, #8]
 81021e0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 81021e4:	f023 030f 	bic.w	r3, r3, #15
 81021e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 81021ea:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81021ec:	e009      	b.n	8102202 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81021ee:	687b      	ldr	r3, [r7, #4]
 81021f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81021f2:	f043 0220 	orr.w	r2, r3, #32
 81021f6:	687b      	ldr	r3, [r7, #4]
 81021f8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81021fa:	2301      	movs	r3, #1
 81021fc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8102200:	e000      	b.n	8102204 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102202:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8102204:	687b      	ldr	r3, [r7, #4]
 8102206:	2200      	movs	r2, #0
 8102208:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 810220c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8102210:	4618      	mov	r0, r3
 8102212:	377c      	adds	r7, #124	@ 0x7c
 8102214:	46bd      	mov	sp, r7
 8102216:	bd90      	pop	{r4, r7, pc}
 8102218:	40022000 	.word	0x40022000
 810221c:	40022100 	.word	0x40022100
 8102220:	40022300 	.word	0x40022300
 8102224:	58026300 	.word	0x58026300
 8102228:	58026000 	.word	0x58026000

0810222c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810222c:	b480      	push	{r7}
 810222e:	b085      	sub	sp, #20
 8102230:	af00      	add	r7, sp, #0
 8102232:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102234:	687b      	ldr	r3, [r7, #4]
 8102236:	f003 0307 	and.w	r3, r3, #7
 810223a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810223c:	4b0c      	ldr	r3, [pc, #48]	@ (8102270 <__NVIC_SetPriorityGrouping+0x44>)
 810223e:	68db      	ldr	r3, [r3, #12]
 8102240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102242:	68ba      	ldr	r2, [r7, #8]
 8102244:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8102248:	4013      	ands	r3, r2
 810224a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 810224c:	68fb      	ldr	r3, [r7, #12]
 810224e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102250:	68bb      	ldr	r3, [r7, #8]
 8102252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102254:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810225c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810225e:	4a04      	ldr	r2, [pc, #16]	@ (8102270 <__NVIC_SetPriorityGrouping+0x44>)
 8102260:	68bb      	ldr	r3, [r7, #8]
 8102262:	60d3      	str	r3, [r2, #12]
}
 8102264:	bf00      	nop
 8102266:	3714      	adds	r7, #20
 8102268:	46bd      	mov	sp, r7
 810226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810226e:	4770      	bx	lr
 8102270:	e000ed00 	.word	0xe000ed00

08102274 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8102274:	b480      	push	{r7}
 8102276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102278:	4b04      	ldr	r3, [pc, #16]	@ (810228c <__NVIC_GetPriorityGrouping+0x18>)
 810227a:	68db      	ldr	r3, [r3, #12]
 810227c:	0a1b      	lsrs	r3, r3, #8
 810227e:	f003 0307 	and.w	r3, r3, #7
}
 8102282:	4618      	mov	r0, r3
 8102284:	46bd      	mov	sp, r7
 8102286:	f85d 7b04 	ldr.w	r7, [sp], #4
 810228a:	4770      	bx	lr
 810228c:	e000ed00 	.word	0xe000ed00

08102290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102290:	b480      	push	{r7}
 8102292:	b083      	sub	sp, #12
 8102294:	af00      	add	r7, sp, #0
 8102296:	4603      	mov	r3, r0
 8102298:	6039      	str	r1, [r7, #0]
 810229a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810229c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81022a0:	2b00      	cmp	r3, #0
 81022a2:	db0a      	blt.n	81022ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81022a4:	683b      	ldr	r3, [r7, #0]
 81022a6:	b2da      	uxtb	r2, r3
 81022a8:	490c      	ldr	r1, [pc, #48]	@ (81022dc <__NVIC_SetPriority+0x4c>)
 81022aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81022ae:	0112      	lsls	r2, r2, #4
 81022b0:	b2d2      	uxtb	r2, r2
 81022b2:	440b      	add	r3, r1
 81022b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81022b8:	e00a      	b.n	81022d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81022ba:	683b      	ldr	r3, [r7, #0]
 81022bc:	b2da      	uxtb	r2, r3
 81022be:	4908      	ldr	r1, [pc, #32]	@ (81022e0 <__NVIC_SetPriority+0x50>)
 81022c0:	88fb      	ldrh	r3, [r7, #6]
 81022c2:	f003 030f 	and.w	r3, r3, #15
 81022c6:	3b04      	subs	r3, #4
 81022c8:	0112      	lsls	r2, r2, #4
 81022ca:	b2d2      	uxtb	r2, r2
 81022cc:	440b      	add	r3, r1
 81022ce:	761a      	strb	r2, [r3, #24]
}
 81022d0:	bf00      	nop
 81022d2:	370c      	adds	r7, #12
 81022d4:	46bd      	mov	sp, r7
 81022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022da:	4770      	bx	lr
 81022dc:	e000e100 	.word	0xe000e100
 81022e0:	e000ed00 	.word	0xe000ed00

081022e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81022e4:	b480      	push	{r7}
 81022e6:	b089      	sub	sp, #36	@ 0x24
 81022e8:	af00      	add	r7, sp, #0
 81022ea:	60f8      	str	r0, [r7, #12]
 81022ec:	60b9      	str	r1, [r7, #8]
 81022ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81022f0:	68fb      	ldr	r3, [r7, #12]
 81022f2:	f003 0307 	and.w	r3, r3, #7
 81022f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81022f8:	69fb      	ldr	r3, [r7, #28]
 81022fa:	f1c3 0307 	rsb	r3, r3, #7
 81022fe:	2b04      	cmp	r3, #4
 8102300:	bf28      	it	cs
 8102302:	2304      	movcs	r3, #4
 8102304:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102306:	69fb      	ldr	r3, [r7, #28]
 8102308:	3304      	adds	r3, #4
 810230a:	2b06      	cmp	r3, #6
 810230c:	d902      	bls.n	8102314 <NVIC_EncodePriority+0x30>
 810230e:	69fb      	ldr	r3, [r7, #28]
 8102310:	3b03      	subs	r3, #3
 8102312:	e000      	b.n	8102316 <NVIC_EncodePriority+0x32>
 8102314:	2300      	movs	r3, #0
 8102316:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102318:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810231c:	69bb      	ldr	r3, [r7, #24]
 810231e:	fa02 f303 	lsl.w	r3, r2, r3
 8102322:	43da      	mvns	r2, r3
 8102324:	68bb      	ldr	r3, [r7, #8]
 8102326:	401a      	ands	r2, r3
 8102328:	697b      	ldr	r3, [r7, #20]
 810232a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 810232c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8102330:	697b      	ldr	r3, [r7, #20]
 8102332:	fa01 f303 	lsl.w	r3, r1, r3
 8102336:	43d9      	mvns	r1, r3
 8102338:	687b      	ldr	r3, [r7, #4]
 810233a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810233c:	4313      	orrs	r3, r2
         );
}
 810233e:	4618      	mov	r0, r3
 8102340:	3724      	adds	r7, #36	@ 0x24
 8102342:	46bd      	mov	sp, r7
 8102344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102348:	4770      	bx	lr
	...

0810234c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 810234c:	b580      	push	{r7, lr}
 810234e:	b082      	sub	sp, #8
 8102350:	af00      	add	r7, sp, #0
 8102352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8102354:	687b      	ldr	r3, [r7, #4]
 8102356:	3b01      	subs	r3, #1
 8102358:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810235c:	d301      	bcc.n	8102362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810235e:	2301      	movs	r3, #1
 8102360:	e00f      	b.n	8102382 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8102362:	4a0a      	ldr	r2, [pc, #40]	@ (810238c <SysTick_Config+0x40>)
 8102364:	687b      	ldr	r3, [r7, #4]
 8102366:	3b01      	subs	r3, #1
 8102368:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810236a:	210f      	movs	r1, #15
 810236c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8102370:	f7ff ff8e 	bl	8102290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8102374:	4b05      	ldr	r3, [pc, #20]	@ (810238c <SysTick_Config+0x40>)
 8102376:	2200      	movs	r2, #0
 8102378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810237a:	4b04      	ldr	r3, [pc, #16]	@ (810238c <SysTick_Config+0x40>)
 810237c:	2207      	movs	r2, #7
 810237e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8102380:	2300      	movs	r3, #0
}
 8102382:	4618      	mov	r0, r3
 8102384:	3708      	adds	r7, #8
 8102386:	46bd      	mov	sp, r7
 8102388:	bd80      	pop	{r7, pc}
 810238a:	bf00      	nop
 810238c:	e000e010 	.word	0xe000e010

08102390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102390:	b580      	push	{r7, lr}
 8102392:	b082      	sub	sp, #8
 8102394:	af00      	add	r7, sp, #0
 8102396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102398:	6878      	ldr	r0, [r7, #4]
 810239a:	f7ff ff47 	bl	810222c <__NVIC_SetPriorityGrouping>
}
 810239e:	bf00      	nop
 81023a0:	3708      	adds	r7, #8
 81023a2:	46bd      	mov	sp, r7
 81023a4:	bd80      	pop	{r7, pc}

081023a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81023a6:	b580      	push	{r7, lr}
 81023a8:	b086      	sub	sp, #24
 81023aa:	af00      	add	r7, sp, #0
 81023ac:	4603      	mov	r3, r0
 81023ae:	60b9      	str	r1, [r7, #8]
 81023b0:	607a      	str	r2, [r7, #4]
 81023b2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81023b4:	f7ff ff5e 	bl	8102274 <__NVIC_GetPriorityGrouping>
 81023b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81023ba:	687a      	ldr	r2, [r7, #4]
 81023bc:	68b9      	ldr	r1, [r7, #8]
 81023be:	6978      	ldr	r0, [r7, #20]
 81023c0:	f7ff ff90 	bl	81022e4 <NVIC_EncodePriority>
 81023c4:	4602      	mov	r2, r0
 81023c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81023ca:	4611      	mov	r1, r2
 81023cc:	4618      	mov	r0, r3
 81023ce:	f7ff ff5f 	bl	8102290 <__NVIC_SetPriority>
}
 81023d2:	bf00      	nop
 81023d4:	3718      	adds	r7, #24
 81023d6:	46bd      	mov	sp, r7
 81023d8:	bd80      	pop	{r7, pc}

081023da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81023da:	b580      	push	{r7, lr}
 81023dc:	b082      	sub	sp, #8
 81023de:	af00      	add	r7, sp, #0
 81023e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81023e2:	6878      	ldr	r0, [r7, #4]
 81023e4:	f7ff ffb2 	bl	810234c <SysTick_Config>
 81023e8:	4603      	mov	r3, r0
}
 81023ea:	4618      	mov	r0, r3
 81023ec:	3708      	adds	r7, #8
 81023ee:	46bd      	mov	sp, r7
 81023f0:	bd80      	pop	{r7, pc}
	...

081023f4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81023f4:	b480      	push	{r7}
 81023f6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81023f8:	4b06      	ldr	r3, [pc, #24]	@ (8102414 <HAL_GetCurrentCPUID+0x20>)
 81023fa:	681b      	ldr	r3, [r3, #0]
 81023fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8102400:	2b70      	cmp	r3, #112	@ 0x70
 8102402:	d101      	bne.n	8102408 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8102404:	2303      	movs	r3, #3
 8102406:	e000      	b.n	810240a <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8102408:	2301      	movs	r3, #1
  }
}
 810240a:	4618      	mov	r0, r3
 810240c:	46bd      	mov	sp, r7
 810240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102412:	4770      	bx	lr
 8102414:	e000ed00 	.word	0xe000ed00

08102418 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8102418:	b580      	push	{r7, lr}
 810241a:	b082      	sub	sp, #8
 810241c:	af00      	add	r7, sp, #0
 810241e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8102420:	687b      	ldr	r3, [r7, #4]
 8102422:	2b00      	cmp	r3, #0
 8102424:	d101      	bne.n	810242a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8102426:	2301      	movs	r3, #1
 8102428:	e054      	b.n	81024d4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 810242a:	687b      	ldr	r3, [r7, #4]
 810242c:	7f5b      	ldrb	r3, [r3, #29]
 810242e:	b2db      	uxtb	r3, r3
 8102430:	2b00      	cmp	r3, #0
 8102432:	d105      	bne.n	8102440 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8102434:	687b      	ldr	r3, [r7, #4]
 8102436:	2200      	movs	r2, #0
 8102438:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 810243a:	6878      	ldr	r0, [r7, #4]
 810243c:	f7fe fc22 	bl	8100c84 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8102440:	687b      	ldr	r3, [r7, #4]
 8102442:	2202      	movs	r2, #2
 8102444:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8102446:	687b      	ldr	r3, [r7, #4]
 8102448:	791b      	ldrb	r3, [r3, #4]
 810244a:	2b00      	cmp	r3, #0
 810244c:	d10c      	bne.n	8102468 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 810244e:	687b      	ldr	r3, [r7, #4]
 8102450:	681b      	ldr	r3, [r3, #0]
 8102452:	4a22      	ldr	r2, [pc, #136]	@ (81024dc <HAL_CRC_Init+0xc4>)
 8102454:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8102456:	687b      	ldr	r3, [r7, #4]
 8102458:	681b      	ldr	r3, [r3, #0]
 810245a:	689a      	ldr	r2, [r3, #8]
 810245c:	687b      	ldr	r3, [r7, #4]
 810245e:	681b      	ldr	r3, [r3, #0]
 8102460:	f022 0218 	bic.w	r2, r2, #24
 8102464:	609a      	str	r2, [r3, #8]
 8102466:	e00c      	b.n	8102482 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8102468:	687b      	ldr	r3, [r7, #4]
 810246a:	6899      	ldr	r1, [r3, #8]
 810246c:	687b      	ldr	r3, [r7, #4]
 810246e:	68db      	ldr	r3, [r3, #12]
 8102470:	461a      	mov	r2, r3
 8102472:	6878      	ldr	r0, [r7, #4]
 8102474:	f000 f834 	bl	81024e0 <HAL_CRCEx_Polynomial_Set>
 8102478:	4603      	mov	r3, r0
 810247a:	2b00      	cmp	r3, #0
 810247c:	d001      	beq.n	8102482 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 810247e:	2301      	movs	r3, #1
 8102480:	e028      	b.n	81024d4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8102482:	687b      	ldr	r3, [r7, #4]
 8102484:	795b      	ldrb	r3, [r3, #5]
 8102486:	2b00      	cmp	r3, #0
 8102488:	d105      	bne.n	8102496 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 810248a:	687b      	ldr	r3, [r7, #4]
 810248c:	681b      	ldr	r3, [r3, #0]
 810248e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8102492:	611a      	str	r2, [r3, #16]
 8102494:	e004      	b.n	81024a0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8102496:	687b      	ldr	r3, [r7, #4]
 8102498:	681b      	ldr	r3, [r3, #0]
 810249a:	687a      	ldr	r2, [r7, #4]
 810249c:	6912      	ldr	r2, [r2, #16]
 810249e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 81024a0:	687b      	ldr	r3, [r7, #4]
 81024a2:	681b      	ldr	r3, [r3, #0]
 81024a4:	689b      	ldr	r3, [r3, #8]
 81024a6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 81024aa:	687b      	ldr	r3, [r7, #4]
 81024ac:	695a      	ldr	r2, [r3, #20]
 81024ae:	687b      	ldr	r3, [r7, #4]
 81024b0:	681b      	ldr	r3, [r3, #0]
 81024b2:	430a      	orrs	r2, r1
 81024b4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 81024b6:	687b      	ldr	r3, [r7, #4]
 81024b8:	681b      	ldr	r3, [r3, #0]
 81024ba:	689b      	ldr	r3, [r3, #8]
 81024bc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 81024c0:	687b      	ldr	r3, [r7, #4]
 81024c2:	699a      	ldr	r2, [r3, #24]
 81024c4:	687b      	ldr	r3, [r7, #4]
 81024c6:	681b      	ldr	r3, [r3, #0]
 81024c8:	430a      	orrs	r2, r1
 81024ca:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 81024cc:	687b      	ldr	r3, [r7, #4]
 81024ce:	2201      	movs	r2, #1
 81024d0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 81024d2:	2300      	movs	r3, #0
}
 81024d4:	4618      	mov	r0, r3
 81024d6:	3708      	adds	r7, #8
 81024d8:	46bd      	mov	sp, r7
 81024da:	bd80      	pop	{r7, pc}
 81024dc:	04c11db7 	.word	0x04c11db7

081024e0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 81024e0:	b480      	push	{r7}
 81024e2:	b087      	sub	sp, #28
 81024e4:	af00      	add	r7, sp, #0
 81024e6:	60f8      	str	r0, [r7, #12]
 81024e8:	60b9      	str	r1, [r7, #8]
 81024ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81024ec:	2300      	movs	r3, #0
 81024ee:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 81024f0:	231f      	movs	r3, #31
 81024f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 81024f4:	68bb      	ldr	r3, [r7, #8]
 81024f6:	f003 0301 	and.w	r3, r3, #1
 81024fa:	2b00      	cmp	r3, #0
 81024fc:	d102      	bne.n	8102504 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 81024fe:	2301      	movs	r3, #1
 8102500:	75fb      	strb	r3, [r7, #23]
 8102502:	e063      	b.n	81025cc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8102504:	bf00      	nop
 8102506:	693b      	ldr	r3, [r7, #16]
 8102508:	1e5a      	subs	r2, r3, #1
 810250a:	613a      	str	r2, [r7, #16]
 810250c:	2b00      	cmp	r3, #0
 810250e:	d009      	beq.n	8102524 <HAL_CRCEx_Polynomial_Set+0x44>
 8102510:	693b      	ldr	r3, [r7, #16]
 8102512:	f003 031f 	and.w	r3, r3, #31
 8102516:	68ba      	ldr	r2, [r7, #8]
 8102518:	fa22 f303 	lsr.w	r3, r2, r3
 810251c:	f003 0301 	and.w	r3, r3, #1
 8102520:	2b00      	cmp	r3, #0
 8102522:	d0f0      	beq.n	8102506 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8102524:	687b      	ldr	r3, [r7, #4]
 8102526:	2b18      	cmp	r3, #24
 8102528:	d846      	bhi.n	81025b8 <HAL_CRCEx_Polynomial_Set+0xd8>
 810252a:	a201      	add	r2, pc, #4	@ (adr r2, 8102530 <HAL_CRCEx_Polynomial_Set+0x50>)
 810252c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102530:	081025bf 	.word	0x081025bf
 8102534:	081025b9 	.word	0x081025b9
 8102538:	081025b9 	.word	0x081025b9
 810253c:	081025b9 	.word	0x081025b9
 8102540:	081025b9 	.word	0x081025b9
 8102544:	081025b9 	.word	0x081025b9
 8102548:	081025b9 	.word	0x081025b9
 810254c:	081025b9 	.word	0x081025b9
 8102550:	081025ad 	.word	0x081025ad
 8102554:	081025b9 	.word	0x081025b9
 8102558:	081025b9 	.word	0x081025b9
 810255c:	081025b9 	.word	0x081025b9
 8102560:	081025b9 	.word	0x081025b9
 8102564:	081025b9 	.word	0x081025b9
 8102568:	081025b9 	.word	0x081025b9
 810256c:	081025b9 	.word	0x081025b9
 8102570:	081025a1 	.word	0x081025a1
 8102574:	081025b9 	.word	0x081025b9
 8102578:	081025b9 	.word	0x081025b9
 810257c:	081025b9 	.word	0x081025b9
 8102580:	081025b9 	.word	0x081025b9
 8102584:	081025b9 	.word	0x081025b9
 8102588:	081025b9 	.word	0x081025b9
 810258c:	081025b9 	.word	0x081025b9
 8102590:	08102595 	.word	0x08102595
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8102594:	693b      	ldr	r3, [r7, #16]
 8102596:	2b06      	cmp	r3, #6
 8102598:	d913      	bls.n	81025c2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 810259a:	2301      	movs	r3, #1
 810259c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 810259e:	e010      	b.n	81025c2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 81025a0:	693b      	ldr	r3, [r7, #16]
 81025a2:	2b07      	cmp	r3, #7
 81025a4:	d90f      	bls.n	81025c6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 81025a6:	2301      	movs	r3, #1
 81025a8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 81025aa:	e00c      	b.n	81025c6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 81025ac:	693b      	ldr	r3, [r7, #16]
 81025ae:	2b0f      	cmp	r3, #15
 81025b0:	d90b      	bls.n	81025ca <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 81025b2:	2301      	movs	r3, #1
 81025b4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 81025b6:	e008      	b.n	81025ca <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 81025b8:	2301      	movs	r3, #1
 81025ba:	75fb      	strb	r3, [r7, #23]
        break;
 81025bc:	e006      	b.n	81025cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 81025be:	bf00      	nop
 81025c0:	e004      	b.n	81025cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 81025c2:	bf00      	nop
 81025c4:	e002      	b.n	81025cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 81025c6:	bf00      	nop
 81025c8:	e000      	b.n	81025cc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 81025ca:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 81025cc:	7dfb      	ldrb	r3, [r7, #23]
 81025ce:	2b00      	cmp	r3, #0
 81025d0:	d10d      	bne.n	81025ee <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 81025d2:	68fb      	ldr	r3, [r7, #12]
 81025d4:	681b      	ldr	r3, [r3, #0]
 81025d6:	68ba      	ldr	r2, [r7, #8]
 81025d8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 81025da:	68fb      	ldr	r3, [r7, #12]
 81025dc:	681b      	ldr	r3, [r3, #0]
 81025de:	689b      	ldr	r3, [r3, #8]
 81025e0:	f023 0118 	bic.w	r1, r3, #24
 81025e4:	68fb      	ldr	r3, [r7, #12]
 81025e6:	681b      	ldr	r3, [r3, #0]
 81025e8:	687a      	ldr	r2, [r7, #4]
 81025ea:	430a      	orrs	r2, r1
 81025ec:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 81025ee:	7dfb      	ldrb	r3, [r7, #23]
}
 81025f0:	4618      	mov	r0, r3
 81025f2:	371c      	adds	r7, #28
 81025f4:	46bd      	mov	sp, r7
 81025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025fa:	4770      	bx	lr

081025fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 81025fc:	b480      	push	{r7}
 81025fe:	b089      	sub	sp, #36	@ 0x24
 8102600:	af00      	add	r7, sp, #0
 8102602:	6078      	str	r0, [r7, #4]
 8102604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102606:	2300      	movs	r3, #0
 8102608:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810260a:	4b89      	ldr	r3, [pc, #548]	@ (8102830 <HAL_GPIO_Init+0x234>)
 810260c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810260e:	e194      	b.n	810293a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102610:	683b      	ldr	r3, [r7, #0]
 8102612:	681a      	ldr	r2, [r3, #0]
 8102614:	2101      	movs	r1, #1
 8102616:	69fb      	ldr	r3, [r7, #28]
 8102618:	fa01 f303 	lsl.w	r3, r1, r3
 810261c:	4013      	ands	r3, r2
 810261e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102620:	693b      	ldr	r3, [r7, #16]
 8102622:	2b00      	cmp	r3, #0
 8102624:	f000 8186 	beq.w	8102934 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102628:	683b      	ldr	r3, [r7, #0]
 810262a:	685b      	ldr	r3, [r3, #4]
 810262c:	f003 0303 	and.w	r3, r3, #3
 8102630:	2b01      	cmp	r3, #1
 8102632:	d005      	beq.n	8102640 <HAL_GPIO_Init+0x44>
 8102634:	683b      	ldr	r3, [r7, #0]
 8102636:	685b      	ldr	r3, [r3, #4]
 8102638:	f003 0303 	and.w	r3, r3, #3
 810263c:	2b02      	cmp	r3, #2
 810263e:	d130      	bne.n	81026a2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102640:	687b      	ldr	r3, [r7, #4]
 8102642:	689b      	ldr	r3, [r3, #8]
 8102644:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102646:	69fb      	ldr	r3, [r7, #28]
 8102648:	005b      	lsls	r3, r3, #1
 810264a:	2203      	movs	r2, #3
 810264c:	fa02 f303 	lsl.w	r3, r2, r3
 8102650:	43db      	mvns	r3, r3
 8102652:	69ba      	ldr	r2, [r7, #24]
 8102654:	4013      	ands	r3, r2
 8102656:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102658:	683b      	ldr	r3, [r7, #0]
 810265a:	68da      	ldr	r2, [r3, #12]
 810265c:	69fb      	ldr	r3, [r7, #28]
 810265e:	005b      	lsls	r3, r3, #1
 8102660:	fa02 f303 	lsl.w	r3, r2, r3
 8102664:	69ba      	ldr	r2, [r7, #24]
 8102666:	4313      	orrs	r3, r2
 8102668:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810266a:	687b      	ldr	r3, [r7, #4]
 810266c:	69ba      	ldr	r2, [r7, #24]
 810266e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102670:	687b      	ldr	r3, [r7, #4]
 8102672:	685b      	ldr	r3, [r3, #4]
 8102674:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102676:	2201      	movs	r2, #1
 8102678:	69fb      	ldr	r3, [r7, #28]
 810267a:	fa02 f303 	lsl.w	r3, r2, r3
 810267e:	43db      	mvns	r3, r3
 8102680:	69ba      	ldr	r2, [r7, #24]
 8102682:	4013      	ands	r3, r2
 8102684:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102686:	683b      	ldr	r3, [r7, #0]
 8102688:	685b      	ldr	r3, [r3, #4]
 810268a:	091b      	lsrs	r3, r3, #4
 810268c:	f003 0201 	and.w	r2, r3, #1
 8102690:	69fb      	ldr	r3, [r7, #28]
 8102692:	fa02 f303 	lsl.w	r3, r2, r3
 8102696:	69ba      	ldr	r2, [r7, #24]
 8102698:	4313      	orrs	r3, r2
 810269a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 810269c:	687b      	ldr	r3, [r7, #4]
 810269e:	69ba      	ldr	r2, [r7, #24]
 81026a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81026a2:	683b      	ldr	r3, [r7, #0]
 81026a4:	685b      	ldr	r3, [r3, #4]
 81026a6:	f003 0303 	and.w	r3, r3, #3
 81026aa:	2b03      	cmp	r3, #3
 81026ac:	d017      	beq.n	81026de <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81026ae:	687b      	ldr	r3, [r7, #4]
 81026b0:	68db      	ldr	r3, [r3, #12]
 81026b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81026b4:	69fb      	ldr	r3, [r7, #28]
 81026b6:	005b      	lsls	r3, r3, #1
 81026b8:	2203      	movs	r2, #3
 81026ba:	fa02 f303 	lsl.w	r3, r2, r3
 81026be:	43db      	mvns	r3, r3
 81026c0:	69ba      	ldr	r2, [r7, #24]
 81026c2:	4013      	ands	r3, r2
 81026c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81026c6:	683b      	ldr	r3, [r7, #0]
 81026c8:	689a      	ldr	r2, [r3, #8]
 81026ca:	69fb      	ldr	r3, [r7, #28]
 81026cc:	005b      	lsls	r3, r3, #1
 81026ce:	fa02 f303 	lsl.w	r3, r2, r3
 81026d2:	69ba      	ldr	r2, [r7, #24]
 81026d4:	4313      	orrs	r3, r2
 81026d6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81026d8:	687b      	ldr	r3, [r7, #4]
 81026da:	69ba      	ldr	r2, [r7, #24]
 81026dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81026de:	683b      	ldr	r3, [r7, #0]
 81026e0:	685b      	ldr	r3, [r3, #4]
 81026e2:	f003 0303 	and.w	r3, r3, #3
 81026e6:	2b02      	cmp	r3, #2
 81026e8:	d123      	bne.n	8102732 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81026ea:	69fb      	ldr	r3, [r7, #28]
 81026ec:	08da      	lsrs	r2, r3, #3
 81026ee:	687b      	ldr	r3, [r7, #4]
 81026f0:	3208      	adds	r2, #8
 81026f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81026f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81026f8:	69fb      	ldr	r3, [r7, #28]
 81026fa:	f003 0307 	and.w	r3, r3, #7
 81026fe:	009b      	lsls	r3, r3, #2
 8102700:	220f      	movs	r2, #15
 8102702:	fa02 f303 	lsl.w	r3, r2, r3
 8102706:	43db      	mvns	r3, r3
 8102708:	69ba      	ldr	r2, [r7, #24]
 810270a:	4013      	ands	r3, r2
 810270c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810270e:	683b      	ldr	r3, [r7, #0]
 8102710:	691a      	ldr	r2, [r3, #16]
 8102712:	69fb      	ldr	r3, [r7, #28]
 8102714:	f003 0307 	and.w	r3, r3, #7
 8102718:	009b      	lsls	r3, r3, #2
 810271a:	fa02 f303 	lsl.w	r3, r2, r3
 810271e:	69ba      	ldr	r2, [r7, #24]
 8102720:	4313      	orrs	r3, r2
 8102722:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102724:	69fb      	ldr	r3, [r7, #28]
 8102726:	08da      	lsrs	r2, r3, #3
 8102728:	687b      	ldr	r3, [r7, #4]
 810272a:	3208      	adds	r2, #8
 810272c:	69b9      	ldr	r1, [r7, #24]
 810272e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8102732:	687b      	ldr	r3, [r7, #4]
 8102734:	681b      	ldr	r3, [r3, #0]
 8102736:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102738:	69fb      	ldr	r3, [r7, #28]
 810273a:	005b      	lsls	r3, r3, #1
 810273c:	2203      	movs	r2, #3
 810273e:	fa02 f303 	lsl.w	r3, r2, r3
 8102742:	43db      	mvns	r3, r3
 8102744:	69ba      	ldr	r2, [r7, #24]
 8102746:	4013      	ands	r3, r2
 8102748:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810274a:	683b      	ldr	r3, [r7, #0]
 810274c:	685b      	ldr	r3, [r3, #4]
 810274e:	f003 0203 	and.w	r2, r3, #3
 8102752:	69fb      	ldr	r3, [r7, #28]
 8102754:	005b      	lsls	r3, r3, #1
 8102756:	fa02 f303 	lsl.w	r3, r2, r3
 810275a:	69ba      	ldr	r2, [r7, #24]
 810275c:	4313      	orrs	r3, r2
 810275e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102760:	687b      	ldr	r3, [r7, #4]
 8102762:	69ba      	ldr	r2, [r7, #24]
 8102764:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102766:	683b      	ldr	r3, [r7, #0]
 8102768:	685b      	ldr	r3, [r3, #4]
 810276a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 810276e:	2b00      	cmp	r3, #0
 8102770:	f000 80e0 	beq.w	8102934 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102774:	4b2f      	ldr	r3, [pc, #188]	@ (8102834 <HAL_GPIO_Init+0x238>)
 8102776:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810277a:	4a2e      	ldr	r2, [pc, #184]	@ (8102834 <HAL_GPIO_Init+0x238>)
 810277c:	f043 0302 	orr.w	r3, r3, #2
 8102780:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8102784:	4b2b      	ldr	r3, [pc, #172]	@ (8102834 <HAL_GPIO_Init+0x238>)
 8102786:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810278a:	f003 0302 	and.w	r3, r3, #2
 810278e:	60fb      	str	r3, [r7, #12]
 8102790:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102792:	4a29      	ldr	r2, [pc, #164]	@ (8102838 <HAL_GPIO_Init+0x23c>)
 8102794:	69fb      	ldr	r3, [r7, #28]
 8102796:	089b      	lsrs	r3, r3, #2
 8102798:	3302      	adds	r3, #2
 810279a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810279e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81027a0:	69fb      	ldr	r3, [r7, #28]
 81027a2:	f003 0303 	and.w	r3, r3, #3
 81027a6:	009b      	lsls	r3, r3, #2
 81027a8:	220f      	movs	r2, #15
 81027aa:	fa02 f303 	lsl.w	r3, r2, r3
 81027ae:	43db      	mvns	r3, r3
 81027b0:	69ba      	ldr	r2, [r7, #24]
 81027b2:	4013      	ands	r3, r2
 81027b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81027b6:	687b      	ldr	r3, [r7, #4]
 81027b8:	4a20      	ldr	r2, [pc, #128]	@ (810283c <HAL_GPIO_Init+0x240>)
 81027ba:	4293      	cmp	r3, r2
 81027bc:	d052      	beq.n	8102864 <HAL_GPIO_Init+0x268>
 81027be:	687b      	ldr	r3, [r7, #4]
 81027c0:	4a1f      	ldr	r2, [pc, #124]	@ (8102840 <HAL_GPIO_Init+0x244>)
 81027c2:	4293      	cmp	r3, r2
 81027c4:	d031      	beq.n	810282a <HAL_GPIO_Init+0x22e>
 81027c6:	687b      	ldr	r3, [r7, #4]
 81027c8:	4a1e      	ldr	r2, [pc, #120]	@ (8102844 <HAL_GPIO_Init+0x248>)
 81027ca:	4293      	cmp	r3, r2
 81027cc:	d02b      	beq.n	8102826 <HAL_GPIO_Init+0x22a>
 81027ce:	687b      	ldr	r3, [r7, #4]
 81027d0:	4a1d      	ldr	r2, [pc, #116]	@ (8102848 <HAL_GPIO_Init+0x24c>)
 81027d2:	4293      	cmp	r3, r2
 81027d4:	d025      	beq.n	8102822 <HAL_GPIO_Init+0x226>
 81027d6:	687b      	ldr	r3, [r7, #4]
 81027d8:	4a1c      	ldr	r2, [pc, #112]	@ (810284c <HAL_GPIO_Init+0x250>)
 81027da:	4293      	cmp	r3, r2
 81027dc:	d01f      	beq.n	810281e <HAL_GPIO_Init+0x222>
 81027de:	687b      	ldr	r3, [r7, #4]
 81027e0:	4a1b      	ldr	r2, [pc, #108]	@ (8102850 <HAL_GPIO_Init+0x254>)
 81027e2:	4293      	cmp	r3, r2
 81027e4:	d019      	beq.n	810281a <HAL_GPIO_Init+0x21e>
 81027e6:	687b      	ldr	r3, [r7, #4]
 81027e8:	4a1a      	ldr	r2, [pc, #104]	@ (8102854 <HAL_GPIO_Init+0x258>)
 81027ea:	4293      	cmp	r3, r2
 81027ec:	d013      	beq.n	8102816 <HAL_GPIO_Init+0x21a>
 81027ee:	687b      	ldr	r3, [r7, #4]
 81027f0:	4a19      	ldr	r2, [pc, #100]	@ (8102858 <HAL_GPIO_Init+0x25c>)
 81027f2:	4293      	cmp	r3, r2
 81027f4:	d00d      	beq.n	8102812 <HAL_GPIO_Init+0x216>
 81027f6:	687b      	ldr	r3, [r7, #4]
 81027f8:	4a18      	ldr	r2, [pc, #96]	@ (810285c <HAL_GPIO_Init+0x260>)
 81027fa:	4293      	cmp	r3, r2
 81027fc:	d007      	beq.n	810280e <HAL_GPIO_Init+0x212>
 81027fe:	687b      	ldr	r3, [r7, #4]
 8102800:	4a17      	ldr	r2, [pc, #92]	@ (8102860 <HAL_GPIO_Init+0x264>)
 8102802:	4293      	cmp	r3, r2
 8102804:	d101      	bne.n	810280a <HAL_GPIO_Init+0x20e>
 8102806:	2309      	movs	r3, #9
 8102808:	e02d      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 810280a:	230a      	movs	r3, #10
 810280c:	e02b      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 810280e:	2308      	movs	r3, #8
 8102810:	e029      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 8102812:	2307      	movs	r3, #7
 8102814:	e027      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 8102816:	2306      	movs	r3, #6
 8102818:	e025      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 810281a:	2305      	movs	r3, #5
 810281c:	e023      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 810281e:	2304      	movs	r3, #4
 8102820:	e021      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 8102822:	2303      	movs	r3, #3
 8102824:	e01f      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 8102826:	2302      	movs	r3, #2
 8102828:	e01d      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 810282a:	2301      	movs	r3, #1
 810282c:	e01b      	b.n	8102866 <HAL_GPIO_Init+0x26a>
 810282e:	bf00      	nop
 8102830:	580000c0 	.word	0x580000c0
 8102834:	58024400 	.word	0x58024400
 8102838:	58000400 	.word	0x58000400
 810283c:	58020000 	.word	0x58020000
 8102840:	58020400 	.word	0x58020400
 8102844:	58020800 	.word	0x58020800
 8102848:	58020c00 	.word	0x58020c00
 810284c:	58021000 	.word	0x58021000
 8102850:	58021400 	.word	0x58021400
 8102854:	58021800 	.word	0x58021800
 8102858:	58021c00 	.word	0x58021c00
 810285c:	58022000 	.word	0x58022000
 8102860:	58022400 	.word	0x58022400
 8102864:	2300      	movs	r3, #0
 8102866:	69fa      	ldr	r2, [r7, #28]
 8102868:	f002 0203 	and.w	r2, r2, #3
 810286c:	0092      	lsls	r2, r2, #2
 810286e:	4093      	lsls	r3, r2
 8102870:	69ba      	ldr	r2, [r7, #24]
 8102872:	4313      	orrs	r3, r2
 8102874:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102876:	4938      	ldr	r1, [pc, #224]	@ (8102958 <HAL_GPIO_Init+0x35c>)
 8102878:	69fb      	ldr	r3, [r7, #28]
 810287a:	089b      	lsrs	r3, r3, #2
 810287c:	3302      	adds	r3, #2
 810287e:	69ba      	ldr	r2, [r7, #24]
 8102880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8102888:	681b      	ldr	r3, [r3, #0]
 810288a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810288c:	693b      	ldr	r3, [r7, #16]
 810288e:	43db      	mvns	r3, r3
 8102890:	69ba      	ldr	r2, [r7, #24]
 8102892:	4013      	ands	r3, r2
 8102894:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102896:	683b      	ldr	r3, [r7, #0]
 8102898:	685b      	ldr	r3, [r3, #4]
 810289a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 810289e:	2b00      	cmp	r3, #0
 81028a0:	d003      	beq.n	81028aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81028a2:	69ba      	ldr	r2, [r7, #24]
 81028a4:	693b      	ldr	r3, [r7, #16]
 81028a6:	4313      	orrs	r3, r2
 81028a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81028aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81028ae:	69bb      	ldr	r3, [r7, #24]
 81028b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81028b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81028b6:	685b      	ldr	r3, [r3, #4]
 81028b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81028ba:	693b      	ldr	r3, [r7, #16]
 81028bc:	43db      	mvns	r3, r3
 81028be:	69ba      	ldr	r2, [r7, #24]
 81028c0:	4013      	ands	r3, r2
 81028c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81028c4:	683b      	ldr	r3, [r7, #0]
 81028c6:	685b      	ldr	r3, [r3, #4]
 81028c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81028cc:	2b00      	cmp	r3, #0
 81028ce:	d003      	beq.n	81028d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81028d0:	69ba      	ldr	r2, [r7, #24]
 81028d2:	693b      	ldr	r3, [r7, #16]
 81028d4:	4313      	orrs	r3, r2
 81028d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81028d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81028dc:	69bb      	ldr	r3, [r7, #24]
 81028de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81028e0:	697b      	ldr	r3, [r7, #20]
 81028e2:	685b      	ldr	r3, [r3, #4]
 81028e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81028e6:	693b      	ldr	r3, [r7, #16]
 81028e8:	43db      	mvns	r3, r3
 81028ea:	69ba      	ldr	r2, [r7, #24]
 81028ec:	4013      	ands	r3, r2
 81028ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81028f0:	683b      	ldr	r3, [r7, #0]
 81028f2:	685b      	ldr	r3, [r3, #4]
 81028f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81028f8:	2b00      	cmp	r3, #0
 81028fa:	d003      	beq.n	8102904 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81028fc:	69ba      	ldr	r2, [r7, #24]
 81028fe:	693b      	ldr	r3, [r7, #16]
 8102900:	4313      	orrs	r3, r2
 8102902:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102904:	697b      	ldr	r3, [r7, #20]
 8102906:	69ba      	ldr	r2, [r7, #24]
 8102908:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810290a:	697b      	ldr	r3, [r7, #20]
 810290c:	681b      	ldr	r3, [r3, #0]
 810290e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102910:	693b      	ldr	r3, [r7, #16]
 8102912:	43db      	mvns	r3, r3
 8102914:	69ba      	ldr	r2, [r7, #24]
 8102916:	4013      	ands	r3, r2
 8102918:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810291a:	683b      	ldr	r3, [r7, #0]
 810291c:	685b      	ldr	r3, [r3, #4]
 810291e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8102922:	2b00      	cmp	r3, #0
 8102924:	d003      	beq.n	810292e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102926:	69ba      	ldr	r2, [r7, #24]
 8102928:	693b      	ldr	r3, [r7, #16]
 810292a:	4313      	orrs	r3, r2
 810292c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810292e:	697b      	ldr	r3, [r7, #20]
 8102930:	69ba      	ldr	r2, [r7, #24]
 8102932:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102934:	69fb      	ldr	r3, [r7, #28]
 8102936:	3301      	adds	r3, #1
 8102938:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810293a:	683b      	ldr	r3, [r7, #0]
 810293c:	681a      	ldr	r2, [r3, #0]
 810293e:	69fb      	ldr	r3, [r7, #28]
 8102940:	fa22 f303 	lsr.w	r3, r2, r3
 8102944:	2b00      	cmp	r3, #0
 8102946:	f47f ae63 	bne.w	8102610 <HAL_GPIO_Init+0x14>
  }
}
 810294a:	bf00      	nop
 810294c:	bf00      	nop
 810294e:	3724      	adds	r7, #36	@ 0x24
 8102950:	46bd      	mov	sp, r7
 8102952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102956:	4770      	bx	lr
 8102958:	58000400 	.word	0x58000400

0810295c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 810295c:	b480      	push	{r7}
 810295e:	b083      	sub	sp, #12
 8102960:	af00      	add	r7, sp, #0
 8102962:	6078      	str	r0, [r7, #4]
 8102964:	460b      	mov	r3, r1
 8102966:	807b      	strh	r3, [r7, #2]
 8102968:	4613      	mov	r3, r2
 810296a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 810296c:	787b      	ldrb	r3, [r7, #1]
 810296e:	2b00      	cmp	r3, #0
 8102970:	d003      	beq.n	810297a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8102972:	887a      	ldrh	r2, [r7, #2]
 8102974:	687b      	ldr	r3, [r7, #4]
 8102976:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8102978:	e003      	b.n	8102982 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810297a:	887b      	ldrh	r3, [r7, #2]
 810297c:	041a      	lsls	r2, r3, #16
 810297e:	687b      	ldr	r3, [r7, #4]
 8102980:	619a      	str	r2, [r3, #24]
}
 8102982:	bf00      	nop
 8102984:	370c      	adds	r7, #12
 8102986:	46bd      	mov	sp, r7
 8102988:	f85d 7b04 	ldr.w	r7, [sp], #4
 810298c:	4770      	bx	lr
	...

08102990 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102990:	b480      	push	{r7}
 8102992:	b083      	sub	sp, #12
 8102994:	af00      	add	r7, sp, #0
 8102996:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102998:	4b05      	ldr	r3, [pc, #20]	@ (81029b0 <HAL_HSEM_ActivateNotification+0x20>)
 810299a:	681a      	ldr	r2, [r3, #0]
 810299c:	4904      	ldr	r1, [pc, #16]	@ (81029b0 <HAL_HSEM_ActivateNotification+0x20>)
 810299e:	687b      	ldr	r3, [r7, #4]
 81029a0:	4313      	orrs	r3, r2
 81029a2:	600b      	str	r3, [r1, #0]
#endif
}
 81029a4:	bf00      	nop
 81029a6:	370c      	adds	r7, #12
 81029a8:	46bd      	mov	sp, r7
 81029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029ae:	4770      	bx	lr
 81029b0:	58026510 	.word	0x58026510

081029b4 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81029b4:	b580      	push	{r7, lr}
 81029b6:	b084      	sub	sp, #16
 81029b8:	af00      	add	r7, sp, #0
 81029ba:	60f8      	str	r0, [r7, #12]
 81029bc:	460b      	mov	r3, r1
 81029be:	607a      	str	r2, [r7, #4]
 81029c0:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81029c2:	4b37      	ldr	r3, [pc, #220]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81029c4:	681b      	ldr	r3, [r3, #0]
 81029c6:	f023 0201 	bic.w	r2, r3, #1
 81029ca:	4935      	ldr	r1, [pc, #212]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81029cc:	68fb      	ldr	r3, [r7, #12]
 81029ce:	4313      	orrs	r3, r2
 81029d0:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81029d2:	687b      	ldr	r3, [r7, #4]
 81029d4:	2b00      	cmp	r3, #0
 81029d6:	d123      	bne.n	8102a20 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81029d8:	f7ff fd0c 	bl	81023f4 <HAL_GetCurrentCPUID>
 81029dc:	4603      	mov	r3, r0
 81029de:	2b03      	cmp	r3, #3
 81029e0:	d158      	bne.n	8102a94 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81029e2:	4b2f      	ldr	r3, [pc, #188]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81029e4:	691b      	ldr	r3, [r3, #16]
 81029e6:	4a2e      	ldr	r2, [pc, #184]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 81029e8:	f023 0301 	bic.w	r3, r3, #1
 81029ec:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81029ee:	4b2d      	ldr	r3, [pc, #180]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81029f0:	691b      	ldr	r3, [r3, #16]
 81029f2:	4a2c      	ldr	r2, [pc, #176]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81029f4:	f043 0304 	orr.w	r3, r3, #4
 81029f8:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81029fa:	f3bf 8f4f 	dsb	sy
}
 81029fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102a00:	f3bf 8f6f 	isb	sy
}
 8102a04:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102a06:	7afb      	ldrb	r3, [r7, #11]
 8102a08:	2b01      	cmp	r3, #1
 8102a0a:	d101      	bne.n	8102a10 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102a0c:	bf30      	wfi
 8102a0e:	e000      	b.n	8102a12 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102a10:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102a12:	4b24      	ldr	r3, [pc, #144]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102a14:	691b      	ldr	r3, [r3, #16]
 8102a16:	4a23      	ldr	r2, [pc, #140]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102a18:	f023 0304 	bic.w	r3, r3, #4
 8102a1c:	6113      	str	r3, [r2, #16]
 8102a1e:	e03c      	b.n	8102a9a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	2b01      	cmp	r3, #1
 8102a24:	d123      	bne.n	8102a6e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8102a26:	f7ff fce5 	bl	81023f4 <HAL_GetCurrentCPUID>
 8102a2a:	4603      	mov	r3, r0
 8102a2c:	2b01      	cmp	r3, #1
 8102a2e:	d133      	bne.n	8102a98 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102a30:	4b1b      	ldr	r3, [pc, #108]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102a32:	695b      	ldr	r3, [r3, #20]
 8102a34:	4a1a      	ldr	r2, [pc, #104]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102a36:	f023 0302 	bic.w	r3, r3, #2
 8102a3a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102a3c:	4b19      	ldr	r3, [pc, #100]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102a3e:	691b      	ldr	r3, [r3, #16]
 8102a40:	4a18      	ldr	r2, [pc, #96]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102a42:	f043 0304 	orr.w	r3, r3, #4
 8102a46:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8102a48:	f3bf 8f4f 	dsb	sy
}
 8102a4c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102a4e:	f3bf 8f6f 	isb	sy
}
 8102a52:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102a54:	7afb      	ldrb	r3, [r7, #11]
 8102a56:	2b01      	cmp	r3, #1
 8102a58:	d101      	bne.n	8102a5e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102a5a:	bf30      	wfi
 8102a5c:	e000      	b.n	8102a60 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102a5e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102a60:	4b10      	ldr	r3, [pc, #64]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102a62:	691b      	ldr	r3, [r3, #16]
 8102a64:	4a0f      	ldr	r2, [pc, #60]	@ (8102aa4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102a66:	f023 0304 	bic.w	r3, r3, #4
 8102a6a:	6113      	str	r3, [r2, #16]
 8102a6c:	e015      	b.n	8102a9a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102a6e:	f7ff fcc1 	bl	81023f4 <HAL_GetCurrentCPUID>
 8102a72:	4603      	mov	r3, r0
 8102a74:	2b03      	cmp	r3, #3
 8102a76:	d106      	bne.n	8102a86 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8102a78:	4b09      	ldr	r3, [pc, #36]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102a7a:	691b      	ldr	r3, [r3, #16]
 8102a7c:	4a08      	ldr	r2, [pc, #32]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102a7e:	f023 0304 	bic.w	r3, r3, #4
 8102a82:	6113      	str	r3, [r2, #16]
 8102a84:	e009      	b.n	8102a9a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8102a86:	4b06      	ldr	r3, [pc, #24]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102a88:	695b      	ldr	r3, [r3, #20]
 8102a8a:	4a05      	ldr	r2, [pc, #20]	@ (8102aa0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102a8c:	f023 0304 	bic.w	r3, r3, #4
 8102a90:	6153      	str	r3, [r2, #20]
 8102a92:	e002      	b.n	8102a9a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102a94:	bf00      	nop
 8102a96:	e000      	b.n	8102a9a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102a98:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8102a9a:	3710      	adds	r7, #16
 8102a9c:	46bd      	mov	sp, r7
 8102a9e:	bd80      	pop	{r7, pc}
 8102aa0:	58024800 	.word	0x58024800
 8102aa4:	e000ed00 	.word	0xe000ed00

08102aa8 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8102aa8:	b580      	push	{r7, lr}
 8102aaa:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102aac:	f7ff fca2 	bl	81023f4 <HAL_GetCurrentCPUID>
 8102ab0:	4603      	mov	r3, r0
 8102ab2:	2b03      	cmp	r3, #3
 8102ab4:	d101      	bne.n	8102aba <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8102ab6:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8102ab8:	e001      	b.n	8102abe <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8102aba:	bf40      	sev
    __WFE ();
 8102abc:	bf20      	wfe
}
 8102abe:	bf00      	nop
 8102ac0:	bd80      	pop	{r7, pc}
	...

08102ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102ac4:	b480      	push	{r7}
 8102ac6:	b089      	sub	sp, #36	@ 0x24
 8102ac8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8102aca:	4bb3      	ldr	r3, [pc, #716]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102acc:	691b      	ldr	r3, [r3, #16]
 8102ace:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8102ad2:	2b18      	cmp	r3, #24
 8102ad4:	f200 8155 	bhi.w	8102d82 <HAL_RCC_GetSysClockFreq+0x2be>
 8102ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8102ae0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8102ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102ade:	bf00      	nop
 8102ae0:	08102b45 	.word	0x08102b45
 8102ae4:	08102d83 	.word	0x08102d83
 8102ae8:	08102d83 	.word	0x08102d83
 8102aec:	08102d83 	.word	0x08102d83
 8102af0:	08102d83 	.word	0x08102d83
 8102af4:	08102d83 	.word	0x08102d83
 8102af8:	08102d83 	.word	0x08102d83
 8102afc:	08102d83 	.word	0x08102d83
 8102b00:	08102b6b 	.word	0x08102b6b
 8102b04:	08102d83 	.word	0x08102d83
 8102b08:	08102d83 	.word	0x08102d83
 8102b0c:	08102d83 	.word	0x08102d83
 8102b10:	08102d83 	.word	0x08102d83
 8102b14:	08102d83 	.word	0x08102d83
 8102b18:	08102d83 	.word	0x08102d83
 8102b1c:	08102d83 	.word	0x08102d83
 8102b20:	08102b71 	.word	0x08102b71
 8102b24:	08102d83 	.word	0x08102d83
 8102b28:	08102d83 	.word	0x08102d83
 8102b2c:	08102d83 	.word	0x08102d83
 8102b30:	08102d83 	.word	0x08102d83
 8102b34:	08102d83 	.word	0x08102d83
 8102b38:	08102d83 	.word	0x08102d83
 8102b3c:	08102d83 	.word	0x08102d83
 8102b40:	08102b77 	.word	0x08102b77
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102b44:	4b94      	ldr	r3, [pc, #592]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b46:	681b      	ldr	r3, [r3, #0]
 8102b48:	f003 0320 	and.w	r3, r3, #32
 8102b4c:	2b00      	cmp	r3, #0
 8102b4e:	d009      	beq.n	8102b64 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102b50:	4b91      	ldr	r3, [pc, #580]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b52:	681b      	ldr	r3, [r3, #0]
 8102b54:	08db      	lsrs	r3, r3, #3
 8102b56:	f003 0303 	and.w	r3, r3, #3
 8102b5a:	4a90      	ldr	r2, [pc, #576]	@ (8102d9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8102b60:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8102b62:	e111      	b.n	8102d88 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102b64:	4b8d      	ldr	r3, [pc, #564]	@ (8102d9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102b66:	61bb      	str	r3, [r7, #24]
      break;
 8102b68:	e10e      	b.n	8102d88 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8102b6a:	4b8d      	ldr	r3, [pc, #564]	@ (8102da0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102b6c:	61bb      	str	r3, [r7, #24]
      break;
 8102b6e:	e10b      	b.n	8102d88 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8102b70:	4b8c      	ldr	r3, [pc, #560]	@ (8102da4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102b72:	61bb      	str	r3, [r7, #24]
      break;
 8102b74:	e108      	b.n	8102d88 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102b76:	4b88      	ldr	r3, [pc, #544]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102b7a:	f003 0303 	and.w	r3, r3, #3
 8102b7e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8102b80:	4b85      	ldr	r3, [pc, #532]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102b84:	091b      	lsrs	r3, r3, #4
 8102b86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102b8a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102b8c:	4b82      	ldr	r3, [pc, #520]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102b90:	f003 0301 	and.w	r3, r3, #1
 8102b94:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8102b96:	4b80      	ldr	r3, [pc, #512]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8102b9a:	08db      	lsrs	r3, r3, #3
 8102b9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102ba0:	68fa      	ldr	r2, [r7, #12]
 8102ba2:	fb02 f303 	mul.w	r3, r2, r3
 8102ba6:	ee07 3a90 	vmov	s15, r3
 8102baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102bae:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8102bb2:	693b      	ldr	r3, [r7, #16]
 8102bb4:	2b00      	cmp	r3, #0
 8102bb6:	f000 80e1 	beq.w	8102d7c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8102bba:	697b      	ldr	r3, [r7, #20]
 8102bbc:	2b02      	cmp	r3, #2
 8102bbe:	f000 8083 	beq.w	8102cc8 <HAL_RCC_GetSysClockFreq+0x204>
 8102bc2:	697b      	ldr	r3, [r7, #20]
 8102bc4:	2b02      	cmp	r3, #2
 8102bc6:	f200 80a1 	bhi.w	8102d0c <HAL_RCC_GetSysClockFreq+0x248>
 8102bca:	697b      	ldr	r3, [r7, #20]
 8102bcc:	2b00      	cmp	r3, #0
 8102bce:	d003      	beq.n	8102bd8 <HAL_RCC_GetSysClockFreq+0x114>
 8102bd0:	697b      	ldr	r3, [r7, #20]
 8102bd2:	2b01      	cmp	r3, #1
 8102bd4:	d056      	beq.n	8102c84 <HAL_RCC_GetSysClockFreq+0x1c0>
 8102bd6:	e099      	b.n	8102d0c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102bd8:	4b6f      	ldr	r3, [pc, #444]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102bda:	681b      	ldr	r3, [r3, #0]
 8102bdc:	f003 0320 	and.w	r3, r3, #32
 8102be0:	2b00      	cmp	r3, #0
 8102be2:	d02d      	beq.n	8102c40 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102be4:	4b6c      	ldr	r3, [pc, #432]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102be6:	681b      	ldr	r3, [r3, #0]
 8102be8:	08db      	lsrs	r3, r3, #3
 8102bea:	f003 0303 	and.w	r3, r3, #3
 8102bee:	4a6b      	ldr	r2, [pc, #428]	@ (8102d9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8102bf4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	ee07 3a90 	vmov	s15, r3
 8102bfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c00:	693b      	ldr	r3, [r7, #16]
 8102c02:	ee07 3a90 	vmov	s15, r3
 8102c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102c0e:	4b62      	ldr	r3, [pc, #392]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102c16:	ee07 3a90 	vmov	s15, r3
 8102c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102c22:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8102da8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102c3a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8102c3e:	e087      	b.n	8102d50 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102c40:	693b      	ldr	r3, [r7, #16]
 8102c42:	ee07 3a90 	vmov	s15, r3
 8102c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102c4a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8102dac <HAL_RCC_GetSysClockFreq+0x2e8>
 8102c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102c52:	4b51      	ldr	r3, [pc, #324]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102c5a:	ee07 3a90 	vmov	s15, r3
 8102c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102c62:	ed97 6a02 	vldr	s12, [r7, #8]
 8102c66:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8102da8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102c7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102c82:	e065      	b.n	8102d50 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102c84:	693b      	ldr	r3, [r7, #16]
 8102c86:	ee07 3a90 	vmov	s15, r3
 8102c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102c8e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8102db0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102c96:	4b40      	ldr	r3, [pc, #256]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102c9e:	ee07 3a90 	vmov	s15, r3
 8102ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ca6:	ed97 6a02 	vldr	s12, [r7, #8]
 8102caa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8102da8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102cc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102cc6:	e043      	b.n	8102d50 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102cc8:	693b      	ldr	r3, [r7, #16]
 8102cca:	ee07 3a90 	vmov	s15, r3
 8102cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102cd2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8102db4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8102cd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102cda:	4b2f      	ldr	r3, [pc, #188]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102ce2:	ee07 3a90 	vmov	s15, r3
 8102ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102cea:	ed97 6a02 	vldr	s12, [r7, #8]
 8102cee:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8102da8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102cf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102cf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102cfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102cfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102d06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102d0a:	e021      	b.n	8102d50 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102d0c:	693b      	ldr	r3, [r7, #16]
 8102d0e:	ee07 3a90 	vmov	s15, r3
 8102d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d16:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8102db0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102d26:	ee07 3a90 	vmov	s15, r3
 8102d2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102d32:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8102da8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102d36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102d3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102d3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102d42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102d4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102d4e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8102d50:	4b11      	ldr	r3, [pc, #68]	@ (8102d98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102d54:	0a5b      	lsrs	r3, r3, #9
 8102d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102d5a:	3301      	adds	r3, #1
 8102d5c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8102d5e:	683b      	ldr	r3, [r7, #0]
 8102d60:	ee07 3a90 	vmov	s15, r3
 8102d64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8102d68:	edd7 6a07 	vldr	s13, [r7, #28]
 8102d6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102d70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102d74:	ee17 3a90 	vmov	r3, s15
 8102d78:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8102d7a:	e005      	b.n	8102d88 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8102d7c:	2300      	movs	r3, #0
 8102d7e:	61bb      	str	r3, [r7, #24]
      break;
 8102d80:	e002      	b.n	8102d88 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8102d82:	4b07      	ldr	r3, [pc, #28]	@ (8102da0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102d84:	61bb      	str	r3, [r7, #24]
      break;
 8102d86:	bf00      	nop
  }

  return sysclockfreq;
 8102d88:	69bb      	ldr	r3, [r7, #24]
}
 8102d8a:	4618      	mov	r0, r3
 8102d8c:	3724      	adds	r7, #36	@ 0x24
 8102d8e:	46bd      	mov	sp, r7
 8102d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d94:	4770      	bx	lr
 8102d96:	bf00      	nop
 8102d98:	58024400 	.word	0x58024400
 8102d9c:	03d09000 	.word	0x03d09000
 8102da0:	003d0900 	.word	0x003d0900
 8102da4:	00f42400 	.word	0x00f42400
 8102da8:	46000000 	.word	0x46000000
 8102dac:	4c742400 	.word	0x4c742400
 8102db0:	4a742400 	.word	0x4a742400
 8102db4:	4b742400 	.word	0x4b742400

08102db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8102db8:	b580      	push	{r7, lr}
 8102dba:	b082      	sub	sp, #8
 8102dbc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8102dbe:	f7ff fe81 	bl	8102ac4 <HAL_RCC_GetSysClockFreq>
 8102dc2:	4602      	mov	r2, r0
 8102dc4:	4b11      	ldr	r3, [pc, #68]	@ (8102e0c <HAL_RCC_GetHCLKFreq+0x54>)
 8102dc6:	699b      	ldr	r3, [r3, #24]
 8102dc8:	0a1b      	lsrs	r3, r3, #8
 8102dca:	f003 030f 	and.w	r3, r3, #15
 8102dce:	4910      	ldr	r1, [pc, #64]	@ (8102e10 <HAL_RCC_GetHCLKFreq+0x58>)
 8102dd0:	5ccb      	ldrb	r3, [r1, r3]
 8102dd2:	f003 031f 	and.w	r3, r3, #31
 8102dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8102dda:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8102e0c <HAL_RCC_GetHCLKFreq+0x54>)
 8102dde:	699b      	ldr	r3, [r3, #24]
 8102de0:	f003 030f 	and.w	r3, r3, #15
 8102de4:	4a0a      	ldr	r2, [pc, #40]	@ (8102e10 <HAL_RCC_GetHCLKFreq+0x58>)
 8102de6:	5cd3      	ldrb	r3, [r2, r3]
 8102de8:	f003 031f 	and.w	r3, r3, #31
 8102dec:	687a      	ldr	r2, [r7, #4]
 8102dee:	fa22 f303 	lsr.w	r3, r2, r3
 8102df2:	4a08      	ldr	r2, [pc, #32]	@ (8102e14 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102df4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102df6:	4b07      	ldr	r3, [pc, #28]	@ (8102e14 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102df8:	681b      	ldr	r3, [r3, #0]
 8102dfa:	4a07      	ldr	r2, [pc, #28]	@ (8102e18 <HAL_RCC_GetHCLKFreq+0x60>)
 8102dfc:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8102dfe:	4b05      	ldr	r3, [pc, #20]	@ (8102e14 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102e00:	681b      	ldr	r3, [r3, #0]
}
 8102e02:	4618      	mov	r0, r3
 8102e04:	3708      	adds	r7, #8
 8102e06:	46bd      	mov	sp, r7
 8102e08:	bd80      	pop	{r7, pc}
 8102e0a:	bf00      	nop
 8102e0c:	58024400 	.word	0x58024400
 8102e10:	08107c48 	.word	0x08107c48
 8102e14:	10000004 	.word	0x10000004
 8102e18:	10000000 	.word	0x10000000

08102e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8102e1c:	b580      	push	{r7, lr}
 8102e1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8102e20:	f7ff ffca 	bl	8102db8 <HAL_RCC_GetHCLKFreq>
 8102e24:	4602      	mov	r2, r0
 8102e26:	4b06      	ldr	r3, [pc, #24]	@ (8102e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8102e28:	69db      	ldr	r3, [r3, #28]
 8102e2a:	091b      	lsrs	r3, r3, #4
 8102e2c:	f003 0307 	and.w	r3, r3, #7
 8102e30:	4904      	ldr	r1, [pc, #16]	@ (8102e44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8102e32:	5ccb      	ldrb	r3, [r1, r3]
 8102e34:	f003 031f 	and.w	r3, r3, #31
 8102e38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8102e3c:	4618      	mov	r0, r3
 8102e3e:	bd80      	pop	{r7, pc}
 8102e40:	58024400 	.word	0x58024400
 8102e44:	08107c48 	.word	0x08107c48

08102e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8102e48:	b580      	push	{r7, lr}
 8102e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8102e4c:	f7ff ffb4 	bl	8102db8 <HAL_RCC_GetHCLKFreq>
 8102e50:	4602      	mov	r2, r0
 8102e52:	4b06      	ldr	r3, [pc, #24]	@ (8102e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8102e54:	69db      	ldr	r3, [r3, #28]
 8102e56:	0a1b      	lsrs	r3, r3, #8
 8102e58:	f003 0307 	and.w	r3, r3, #7
 8102e5c:	4904      	ldr	r1, [pc, #16]	@ (8102e70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8102e5e:	5ccb      	ldrb	r3, [r1, r3]
 8102e60:	f003 031f 	and.w	r3, r3, #31
 8102e64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8102e68:	4618      	mov	r0, r3
 8102e6a:	bd80      	pop	{r7, pc}
 8102e6c:	58024400 	.word	0x58024400
 8102e70:	08107c48 	.word	0x08107c48

08102e74 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8102e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8102e78:	b0cc      	sub	sp, #304	@ 0x130
 8102e7a:	af00      	add	r7, sp, #0
 8102e7c:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8102e80:	2300      	movs	r3, #0
 8102e82:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8102e86:	2300      	movs	r3, #0
 8102e88:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102e8c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e94:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8102e98:	2500      	movs	r5, #0
 8102e9a:	ea54 0305 	orrs.w	r3, r4, r5
 8102e9e:	d049      	beq.n	8102f34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8102ea0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102ea4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102ea6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102eaa:	d02f      	beq.n	8102f0c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8102eac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102eb0:	d828      	bhi.n	8102f04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8102eb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102eb6:	d01a      	beq.n	8102eee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8102eb8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102ebc:	d822      	bhi.n	8102f04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8102ebe:	2b00      	cmp	r3, #0
 8102ec0:	d003      	beq.n	8102eca <HAL_RCCEx_PeriphCLKConfig+0x56>
 8102ec2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102ec6:	d007      	beq.n	8102ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8102ec8:	e01c      	b.n	8102f04 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102eca:	4bb8      	ldr	r3, [pc, #736]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102ece:	4ab7      	ldr	r2, [pc, #732]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102ed0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102ed4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102ed6:	e01a      	b.n	8102f0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102ed8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102edc:	3308      	adds	r3, #8
 8102ede:	2102      	movs	r1, #2
 8102ee0:	4618      	mov	r0, r3
 8102ee2:	f002 fba1 	bl	8105628 <RCCEx_PLL2_Config>
 8102ee6:	4603      	mov	r3, r0
 8102ee8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102eec:	e00f      	b.n	8102f0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102eee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102ef2:	3328      	adds	r3, #40	@ 0x28
 8102ef4:	2102      	movs	r1, #2
 8102ef6:	4618      	mov	r0, r3
 8102ef8:	f002 fc48 	bl	810578c <RCCEx_PLL3_Config>
 8102efc:	4603      	mov	r3, r0
 8102efe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8102f02:	e004      	b.n	8102f0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102f04:	2301      	movs	r3, #1
 8102f06:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8102f0a:	e000      	b.n	8102f0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8102f0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102f0e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8102f12:	2b00      	cmp	r3, #0
 8102f14:	d10a      	bne.n	8102f2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8102f16:	4ba5      	ldr	r3, [pc, #660]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102f1a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102f1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102f22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102f24:	4aa1      	ldr	r2, [pc, #644]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f26:	430b      	orrs	r3, r1
 8102f28:	6513      	str	r3, [r2, #80]	@ 0x50
 8102f2a:	e003      	b.n	8102f34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f2c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8102f30:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8102f34:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f3c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8102f40:	f04f 0900 	mov.w	r9, #0
 8102f44:	ea58 0309 	orrs.w	r3, r8, r9
 8102f48:	d047      	beq.n	8102fda <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8102f4a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102f50:	2b04      	cmp	r3, #4
 8102f52:	d82a      	bhi.n	8102faa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8102f54:	a201      	add	r2, pc, #4	@ (adr r2, 8102f5c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8102f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102f5a:	bf00      	nop
 8102f5c:	08102f71 	.word	0x08102f71
 8102f60:	08102f7f 	.word	0x08102f7f
 8102f64:	08102f95 	.word	0x08102f95
 8102f68:	08102fb3 	.word	0x08102fb3
 8102f6c:	08102fb3 	.word	0x08102fb3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102f70:	4b8e      	ldr	r3, [pc, #568]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f74:	4a8d      	ldr	r2, [pc, #564]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102f76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102f7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102f7c:	e01a      	b.n	8102fb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102f7e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102f82:	3308      	adds	r3, #8
 8102f84:	2100      	movs	r1, #0
 8102f86:	4618      	mov	r0, r3
 8102f88:	f002 fb4e 	bl	8105628 <RCCEx_PLL2_Config>
 8102f8c:	4603      	mov	r3, r0
 8102f8e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102f92:	e00f      	b.n	8102fb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102f94:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102f98:	3328      	adds	r3, #40	@ 0x28
 8102f9a:	2100      	movs	r1, #0
 8102f9c:	4618      	mov	r0, r3
 8102f9e:	f002 fbf5 	bl	810578c <RCCEx_PLL3_Config>
 8102fa2:	4603      	mov	r3, r0
 8102fa4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102fa8:	e004      	b.n	8102fb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102faa:	2301      	movs	r3, #1
 8102fac:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8102fb0:	e000      	b.n	8102fb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8102fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102fb4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8102fb8:	2b00      	cmp	r3, #0
 8102fba:	d10a      	bne.n	8102fd2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8102fbc:	4b7b      	ldr	r3, [pc, #492]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102fc0:	f023 0107 	bic.w	r1, r3, #7
 8102fc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102fca:	4a78      	ldr	r2, [pc, #480]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102fcc:	430b      	orrs	r3, r1
 8102fce:	6513      	str	r3, [r2, #80]	@ 0x50
 8102fd0:	e003      	b.n	8102fda <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102fd2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8102fd6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8102fda:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102fe2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8102fe6:	f04f 0b00 	mov.w	fp, #0
 8102fea:	ea5a 030b 	orrs.w	r3, sl, fp
 8102fee:	d04c      	beq.n	810308a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8102ff0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102ff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102ffa:	d030      	beq.n	810305e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8102ffc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103000:	d829      	bhi.n	8103056 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103002:	2bc0      	cmp	r3, #192	@ 0xc0
 8103004:	d02d      	beq.n	8103062 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8103006:	2bc0      	cmp	r3, #192	@ 0xc0
 8103008:	d825      	bhi.n	8103056 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810300a:	2b80      	cmp	r3, #128	@ 0x80
 810300c:	d018      	beq.n	8103040 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 810300e:	2b80      	cmp	r3, #128	@ 0x80
 8103010:	d821      	bhi.n	8103056 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8103012:	2b00      	cmp	r3, #0
 8103014:	d002      	beq.n	810301c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8103016:	2b40      	cmp	r3, #64	@ 0x40
 8103018:	d007      	beq.n	810302a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 810301a:	e01c      	b.n	8103056 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810301c:	4b63      	ldr	r3, [pc, #396]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810301e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103020:	4a62      	ldr	r2, [pc, #392]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103022:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103026:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103028:	e01c      	b.n	8103064 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810302a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810302e:	3308      	adds	r3, #8
 8103030:	2100      	movs	r1, #0
 8103032:	4618      	mov	r0, r3
 8103034:	f002 faf8 	bl	8105628 <RCCEx_PLL2_Config>
 8103038:	4603      	mov	r3, r0
 810303a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810303e:	e011      	b.n	8103064 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103040:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103044:	3328      	adds	r3, #40	@ 0x28
 8103046:	2100      	movs	r1, #0
 8103048:	4618      	mov	r0, r3
 810304a:	f002 fb9f 	bl	810578c <RCCEx_PLL3_Config>
 810304e:	4603      	mov	r3, r0
 8103050:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103054:	e006      	b.n	8103064 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103056:	2301      	movs	r3, #1
 8103058:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810305c:	e002      	b.n	8103064 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810305e:	bf00      	nop
 8103060:	e000      	b.n	8103064 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8103062:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103064:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103068:	2b00      	cmp	r3, #0
 810306a:	d10a      	bne.n	8103082 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810306c:	4b4f      	ldr	r3, [pc, #316]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810306e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103070:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8103074:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810307a:	4a4c      	ldr	r2, [pc, #304]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810307c:	430b      	orrs	r3, r1
 810307e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103080:	e003      	b.n	810308a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103082:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103086:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 810308a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810308e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103092:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8103096:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 810309a:	2300      	movs	r3, #0
 810309c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 81030a0:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 81030a4:	460b      	mov	r3, r1
 81030a6:	4313      	orrs	r3, r2
 81030a8:	d053      	beq.n	8103152 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 81030aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81030ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 81030b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81030b6:	d035      	beq.n	8103124 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 81030b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81030bc:	d82e      	bhi.n	810311c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81030be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81030c2:	d031      	beq.n	8103128 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81030c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81030c8:	d828      	bhi.n	810311c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81030ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81030ce:	d01a      	beq.n	8103106 <HAL_RCCEx_PeriphCLKConfig+0x292>
 81030d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81030d4:	d822      	bhi.n	810311c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81030d6:	2b00      	cmp	r3, #0
 81030d8:	d003      	beq.n	81030e2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81030da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81030de:	d007      	beq.n	81030f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81030e0:	e01c      	b.n	810311c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81030e2:	4b32      	ldr	r3, [pc, #200]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81030e6:	4a31      	ldr	r2, [pc, #196]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81030e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81030ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81030ee:	e01c      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81030f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81030f4:	3308      	adds	r3, #8
 81030f6:	2100      	movs	r1, #0
 81030f8:	4618      	mov	r0, r3
 81030fa:	f002 fa95 	bl	8105628 <RCCEx_PLL2_Config>
 81030fe:	4603      	mov	r3, r0
 8103100:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103104:	e011      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103106:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810310a:	3328      	adds	r3, #40	@ 0x28
 810310c:	2100      	movs	r1, #0
 810310e:	4618      	mov	r0, r3
 8103110:	f002 fb3c 	bl	810578c <RCCEx_PLL3_Config>
 8103114:	4603      	mov	r3, r0
 8103116:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810311a:	e006      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 810311c:	2301      	movs	r3, #1
 810311e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103122:	e002      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103124:	bf00      	nop
 8103126:	e000      	b.n	810312a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8103128:	bf00      	nop
    }

    if (ret == HAL_OK)
 810312a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810312e:	2b00      	cmp	r3, #0
 8103130:	d10b      	bne.n	810314a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8103132:	4b1e      	ldr	r3, [pc, #120]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103136:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 810313a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810313e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103142:	4a1a      	ldr	r2, [pc, #104]	@ (81031ac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103144:	430b      	orrs	r3, r1
 8103146:	6593      	str	r3, [r2, #88]	@ 0x58
 8103148:	e003      	b.n	8103152 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810314a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810314e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103152:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103156:	e9d3 2300 	ldrd	r2, r3, [r3]
 810315a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 810315e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8103162:	2300      	movs	r3, #0
 8103164:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8103168:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 810316c:	460b      	mov	r3, r1
 810316e:	4313      	orrs	r3, r2
 8103170:	d056      	beq.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8103172:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103176:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810317a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810317e:	d038      	beq.n	81031f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8103180:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103184:	d831      	bhi.n	81031ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103186:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810318a:	d034      	beq.n	81031f6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 810318c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103190:	d82b      	bhi.n	81031ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103192:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103196:	d01d      	beq.n	81031d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8103198:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810319c:	d825      	bhi.n	81031ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 810319e:	2b00      	cmp	r3, #0
 81031a0:	d006      	beq.n	81031b0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 81031a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81031a6:	d00a      	beq.n	81031be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81031a8:	e01f      	b.n	81031ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 81031aa:	bf00      	nop
 81031ac:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81031b0:	4ba2      	ldr	r3, [pc, #648]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81031b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031b4:	4aa1      	ldr	r2, [pc, #644]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81031b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81031ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81031bc:	e01c      	b.n	81031f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81031be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81031c2:	3308      	adds	r3, #8
 81031c4:	2100      	movs	r1, #0
 81031c6:	4618      	mov	r0, r3
 81031c8:	f002 fa2e 	bl	8105628 <RCCEx_PLL2_Config>
 81031cc:	4603      	mov	r3, r0
 81031ce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81031d2:	e011      	b.n	81031f8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81031d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81031d8:	3328      	adds	r3, #40	@ 0x28
 81031da:	2100      	movs	r1, #0
 81031dc:	4618      	mov	r0, r3
 81031de:	f002 fad5 	bl	810578c <RCCEx_PLL3_Config>
 81031e2:	4603      	mov	r3, r0
 81031e4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81031e8:	e006      	b.n	81031f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81031ea:	2301      	movs	r3, #1
 81031ec:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81031f0:	e002      	b.n	81031f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81031f2:	bf00      	nop
 81031f4:	e000      	b.n	81031f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81031f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81031f8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81031fc:	2b00      	cmp	r3, #0
 81031fe:	d10b      	bne.n	8103218 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8103200:	4b8e      	ldr	r3, [pc, #568]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103204:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8103208:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810320c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8103210:	4a8a      	ldr	r2, [pc, #552]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103212:	430b      	orrs	r3, r1
 8103214:	6593      	str	r3, [r2, #88]	@ 0x58
 8103216:	e003      	b.n	8103220 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103218:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810321c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8103220:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103228:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 810322c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8103230:	2300      	movs	r3, #0
 8103232:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8103236:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 810323a:	460b      	mov	r3, r1
 810323c:	4313      	orrs	r3, r2
 810323e:	d03a      	beq.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8103240:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103246:	2b30      	cmp	r3, #48	@ 0x30
 8103248:	d01f      	beq.n	810328a <HAL_RCCEx_PeriphCLKConfig+0x416>
 810324a:	2b30      	cmp	r3, #48	@ 0x30
 810324c:	d819      	bhi.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810324e:	2b20      	cmp	r3, #32
 8103250:	d00c      	beq.n	810326c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8103252:	2b20      	cmp	r3, #32
 8103254:	d815      	bhi.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103256:	2b00      	cmp	r3, #0
 8103258:	d019      	beq.n	810328e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 810325a:	2b10      	cmp	r3, #16
 810325c:	d111      	bne.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810325e:	4b77      	ldr	r3, [pc, #476]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103262:	4a76      	ldr	r2, [pc, #472]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103264:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103268:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810326a:	e011      	b.n	8103290 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810326c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103270:	3308      	adds	r3, #8
 8103272:	2102      	movs	r1, #2
 8103274:	4618      	mov	r0, r3
 8103276:	f002 f9d7 	bl	8105628 <RCCEx_PLL2_Config>
 810327a:	4603      	mov	r3, r0
 810327c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103280:	e006      	b.n	8103290 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103282:	2301      	movs	r3, #1
 8103284:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103288:	e002      	b.n	8103290 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810328a:	bf00      	nop
 810328c:	e000      	b.n	8103290 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810328e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103290:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103294:	2b00      	cmp	r3, #0
 8103296:	d10a      	bne.n	81032ae <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103298:	4b68      	ldr	r3, [pc, #416]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810329a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810329c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 81032a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81032a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81032a6:	4a65      	ldr	r2, [pc, #404]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81032a8:	430b      	orrs	r3, r1
 81032aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81032ac:	e003      	b.n	81032b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81032ae:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81032b2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81032b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81032ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 81032be:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 81032c2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 81032c6:	2300      	movs	r3, #0
 81032c8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 81032cc:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 81032d0:	460b      	mov	r3, r1
 81032d2:	4313      	orrs	r3, r2
 81032d4:	d051      	beq.n	810337a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81032d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81032da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81032dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81032e0:	d035      	beq.n	810334e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81032e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81032e6:	d82e      	bhi.n	8103346 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81032e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81032ec:	d031      	beq.n	8103352 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81032ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81032f2:	d828      	bhi.n	8103346 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81032f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81032f8:	d01a      	beq.n	8103330 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81032fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81032fe:	d822      	bhi.n	8103346 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8103300:	2b00      	cmp	r3, #0
 8103302:	d003      	beq.n	810330c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8103304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103308:	d007      	beq.n	810331a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 810330a:	e01c      	b.n	8103346 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810330c:	4b4b      	ldr	r3, [pc, #300]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810330e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103310:	4a4a      	ldr	r2, [pc, #296]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103316:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103318:	e01c      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810331a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810331e:	3308      	adds	r3, #8
 8103320:	2100      	movs	r1, #0
 8103322:	4618      	mov	r0, r3
 8103324:	f002 f980 	bl	8105628 <RCCEx_PLL2_Config>
 8103328:	4603      	mov	r3, r0
 810332a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810332e:	e011      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103330:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103334:	3328      	adds	r3, #40	@ 0x28
 8103336:	2100      	movs	r1, #0
 8103338:	4618      	mov	r0, r3
 810333a:	f002 fa27 	bl	810578c <RCCEx_PLL3_Config>
 810333e:	4603      	mov	r3, r0
 8103340:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103344:	e006      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103346:	2301      	movs	r3, #1
 8103348:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810334c:	e002      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810334e:	bf00      	nop
 8103350:	e000      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103352:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103354:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103358:	2b00      	cmp	r3, #0
 810335a:	d10a      	bne.n	8103372 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810335c:	4b37      	ldr	r3, [pc, #220]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810335e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103360:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8103364:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103368:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810336a:	4a34      	ldr	r2, [pc, #208]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810336c:	430b      	orrs	r3, r1
 810336e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103370:	e003      	b.n	810337a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103372:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103376:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 810337a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810337e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103382:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8103386:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 810338a:	2300      	movs	r3, #0
 810338c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8103390:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8103394:	460b      	mov	r3, r1
 8103396:	4313      	orrs	r3, r2
 8103398:	d056      	beq.n	8103448 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 810339a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810339e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81033a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81033a4:	d033      	beq.n	810340e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 81033a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81033aa:	d82c      	bhi.n	8103406 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81033ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81033b0:	d02f      	beq.n	8103412 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 81033b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81033b6:	d826      	bhi.n	8103406 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81033b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81033bc:	d02b      	beq.n	8103416 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 81033be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81033c2:	d820      	bhi.n	8103406 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81033c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81033c8:	d012      	beq.n	81033f0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 81033ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81033ce:	d81a      	bhi.n	8103406 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81033d0:	2b00      	cmp	r3, #0
 81033d2:	d022      	beq.n	810341a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 81033d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81033d8:	d115      	bne.n	8103406 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81033da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81033de:	3308      	adds	r3, #8
 81033e0:	2101      	movs	r1, #1
 81033e2:	4618      	mov	r0, r3
 81033e4:	f002 f920 	bl	8105628 <RCCEx_PLL2_Config>
 81033e8:	4603      	mov	r3, r0
 81033ea:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81033ee:	e015      	b.n	810341c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81033f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81033f4:	3328      	adds	r3, #40	@ 0x28
 81033f6:	2101      	movs	r1, #1
 81033f8:	4618      	mov	r0, r3
 81033fa:	f002 f9c7 	bl	810578c <RCCEx_PLL3_Config>
 81033fe:	4603      	mov	r3, r0
 8103400:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8103404:	e00a      	b.n	810341c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103406:	2301      	movs	r3, #1
 8103408:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810340c:	e006      	b.n	810341c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810340e:	bf00      	nop
 8103410:	e004      	b.n	810341c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103412:	bf00      	nop
 8103414:	e002      	b.n	810341c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8103416:	bf00      	nop
 8103418:	e000      	b.n	810341c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810341a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810341c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103420:	2b00      	cmp	r3, #0
 8103422:	d10d      	bne.n	8103440 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8103424:	4b05      	ldr	r3, [pc, #20]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103428:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 810342c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103430:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8103432:	4a02      	ldr	r2, [pc, #8]	@ (810343c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103434:	430b      	orrs	r3, r1
 8103436:	6513      	str	r3, [r2, #80]	@ 0x50
 8103438:	e006      	b.n	8103448 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 810343a:	bf00      	nop
 810343c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103440:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103444:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103448:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810344c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103450:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8103454:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8103458:	2300      	movs	r3, #0
 810345a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 810345e:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8103462:	460b      	mov	r3, r1
 8103464:	4313      	orrs	r3, r2
 8103466:	d055      	beq.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8103468:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810346c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103470:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103474:	d033      	beq.n	81034de <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8103476:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810347a:	d82c      	bhi.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 810347c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103480:	d02f      	beq.n	81034e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8103482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103486:	d826      	bhi.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103488:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810348c:	d02b      	beq.n	81034e6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 810348e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103492:	d820      	bhi.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103494:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103498:	d012      	beq.n	81034c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 810349a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810349e:	d81a      	bhi.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81034a0:	2b00      	cmp	r3, #0
 81034a2:	d022      	beq.n	81034ea <HAL_RCCEx_PeriphCLKConfig+0x676>
 81034a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81034a8:	d115      	bne.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81034aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81034ae:	3308      	adds	r3, #8
 81034b0:	2101      	movs	r1, #1
 81034b2:	4618      	mov	r0, r3
 81034b4:	f002 f8b8 	bl	8105628 <RCCEx_PLL2_Config>
 81034b8:	4603      	mov	r3, r0
 81034ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81034be:	e015      	b.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81034c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81034c4:	3328      	adds	r3, #40	@ 0x28
 81034c6:	2101      	movs	r1, #1
 81034c8:	4618      	mov	r0, r3
 81034ca:	f002 f95f 	bl	810578c <RCCEx_PLL3_Config>
 81034ce:	4603      	mov	r3, r0
 81034d0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81034d4:	e00a      	b.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81034d6:	2301      	movs	r3, #1
 81034d8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81034dc:	e006      	b.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81034de:	bf00      	nop
 81034e0:	e004      	b.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81034e2:	bf00      	nop
 81034e4:	e002      	b.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81034e6:	bf00      	nop
 81034e8:	e000      	b.n	81034ec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81034ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 81034ec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81034f0:	2b00      	cmp	r3, #0
 81034f2:	d10b      	bne.n	810350c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81034f4:	4bb7      	ldr	r3, [pc, #732]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81034f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81034f8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81034fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103500:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103504:	4ab3      	ldr	r2, [pc, #716]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103506:	430b      	orrs	r3, r1
 8103508:	6593      	str	r3, [r2, #88]	@ 0x58
 810350a:	e003      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810350c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103510:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8103514:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103518:	e9d3 2300 	ldrd	r2, r3, [r3]
 810351c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8103520:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8103524:	2300      	movs	r3, #0
 8103526:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 810352a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 810352e:	460b      	mov	r3, r1
 8103530:	4313      	orrs	r3, r2
 8103532:	d02a      	beq.n	810358a <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 8103534:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810353a:	2b00      	cmp	r3, #0
 810353c:	d011      	beq.n	8103562 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 810353e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103542:	d10a      	bne.n	810355a <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103544:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103548:	3308      	adds	r3, #8
 810354a:	2101      	movs	r1, #1
 810354c:	4618      	mov	r0, r3
 810354e:	f002 f86b 	bl	8105628 <RCCEx_PLL2_Config>
 8103552:	4603      	mov	r3, r0
 8103554:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8103558:	e004      	b.n	8103564 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810355a:	2301      	movs	r3, #1
 810355c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103560:	e000      	b.n	8103564 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8103562:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103564:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103568:	2b00      	cmp	r3, #0
 810356a:	d10a      	bne.n	8103582 <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 810356c:	4b99      	ldr	r3, [pc, #612]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810356e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103570:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8103574:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810357a:	4a96      	ldr	r2, [pc, #600]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810357c:	430b      	orrs	r3, r1
 810357e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103580:	e003      	b.n	810358a <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103582:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103586:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810358a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810358e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103592:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8103596:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 810359a:	2300      	movs	r3, #0
 810359c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 81035a0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 81035a4:	460b      	mov	r3, r1
 81035a6:	4313      	orrs	r3, r2
 81035a8:	d037      	beq.n	810361a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 81035aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81035ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81035b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81035b4:	d00e      	beq.n	81035d4 <HAL_RCCEx_PeriphCLKConfig+0x760>
 81035b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81035ba:	d816      	bhi.n	81035ea <HAL_RCCEx_PeriphCLKConfig+0x776>
 81035bc:	2b00      	cmp	r3, #0
 81035be:	d018      	beq.n	81035f2 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 81035c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81035c4:	d111      	bne.n	81035ea <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81035c6:	4b83      	ldr	r3, [pc, #524]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81035c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81035ca:	4a82      	ldr	r2, [pc, #520]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81035cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81035d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81035d2:	e00f      	b.n	81035f4 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81035d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81035d8:	3308      	adds	r3, #8
 81035da:	2101      	movs	r1, #1
 81035dc:	4618      	mov	r0, r3
 81035de:	f002 f823 	bl	8105628 <RCCEx_PLL2_Config>
 81035e2:	4603      	mov	r3, r0
 81035e4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81035e8:	e004      	b.n	81035f4 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81035ea:	2301      	movs	r3, #1
 81035ec:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81035f0:	e000      	b.n	81035f4 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 81035f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81035f4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81035f8:	2b00      	cmp	r3, #0
 81035fa:	d10a      	bne.n	8103612 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81035fc:	4b75      	ldr	r3, [pc, #468]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81035fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103600:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8103604:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 810360a:	4a72      	ldr	r2, [pc, #456]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810360c:	430b      	orrs	r3, r1
 810360e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103610:	e003      	b.n	810361a <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103612:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103616:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810361a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810361e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103622:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8103626:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 810362a:	2300      	movs	r3, #0
 810362c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8103630:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8103634:	460b      	mov	r3, r1
 8103636:	4313      	orrs	r3, r2
 8103638:	d03a      	beq.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 810363a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810363e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103640:	2b03      	cmp	r3, #3
 8103642:	d81d      	bhi.n	8103680 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8103644:	a201      	add	r2, pc, #4	@ (adr r2, 810364c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8103646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810364a:	bf00      	nop
 810364c:	08103689 	.word	0x08103689
 8103650:	0810365d 	.word	0x0810365d
 8103654:	0810366b 	.word	0x0810366b
 8103658:	08103689 	.word	0x08103689
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810365c:	4b5d      	ldr	r3, [pc, #372]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103660:	4a5c      	ldr	r2, [pc, #368]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103666:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8103668:	e00f      	b.n	810368a <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810366a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810366e:	3308      	adds	r3, #8
 8103670:	2102      	movs	r1, #2
 8103672:	4618      	mov	r0, r3
 8103674:	f001 ffd8 	bl	8105628 <RCCEx_PLL2_Config>
 8103678:	4603      	mov	r3, r0
 810367a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 810367e:	e004      	b.n	810368a <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103680:	2301      	movs	r3, #1
 8103682:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103686:	e000      	b.n	810368a <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8103688:	bf00      	nop
    }

    if (ret == HAL_OK)
 810368a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810368e:	2b00      	cmp	r3, #0
 8103690:	d10a      	bne.n	81036a8 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103692:	4b50      	ldr	r3, [pc, #320]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103696:	f023 0103 	bic.w	r1, r3, #3
 810369a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810369e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81036a0:	4a4c      	ldr	r2, [pc, #304]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81036a2:	430b      	orrs	r3, r1
 81036a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81036a6:	e003      	b.n	81036b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81036a8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81036ac:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81036b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81036b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81036b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81036bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 81036c0:	2300      	movs	r3, #0
 81036c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 81036c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 81036ca:	460b      	mov	r3, r1
 81036cc:	4313      	orrs	r3, r2
 81036ce:	f000 80a0 	beq.w	8103812 <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81036d2:	4b41      	ldr	r3, [pc, #260]	@ (81037d8 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 81036d4:	681b      	ldr	r3, [r3, #0]
 81036d6:	4a40      	ldr	r2, [pc, #256]	@ (81037d8 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 81036d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81036dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81036de:	f7fd fd29 	bl	8101134 <HAL_GetTick>
 81036e2:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81036e6:	e00b      	b.n	8103700 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81036e8:	f7fd fd24 	bl	8101134 <HAL_GetTick>
 81036ec:	4602      	mov	r2, r0
 81036ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 81036f2:	1ad3      	subs	r3, r2, r3
 81036f4:	2b64      	cmp	r3, #100	@ 0x64
 81036f6:	d903      	bls.n	8103700 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 81036f8:	2303      	movs	r3, #3
 81036fa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81036fe:	e005      	b.n	810370c <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8103700:	4b35      	ldr	r3, [pc, #212]	@ (81037d8 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8103702:	681b      	ldr	r3, [r3, #0]
 8103704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103708:	2b00      	cmp	r3, #0
 810370a:	d0ed      	beq.n	81036e8 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 810370c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103710:	2b00      	cmp	r3, #0
 8103712:	d17a      	bne.n	810380a <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8103714:	4b2f      	ldr	r3, [pc, #188]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103716:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8103718:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810371c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8103720:	4053      	eors	r3, r2
 8103722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8103726:	2b00      	cmp	r3, #0
 8103728:	d015      	beq.n	8103756 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810372a:	4b2a      	ldr	r3, [pc, #168]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810372c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810372e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8103732:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8103736:	4b27      	ldr	r3, [pc, #156]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810373a:	4a26      	ldr	r2, [pc, #152]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810373c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8103740:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8103742:	4b24      	ldr	r3, [pc, #144]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8103746:	4a23      	ldr	r2, [pc, #140]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810374c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810374e:	4a21      	ldr	r2, [pc, #132]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103750:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8103754:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8103756:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810375a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 810375e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103762:	d118      	bne.n	8103796 <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103764:	f7fd fce6 	bl	8101134 <HAL_GetTick>
 8103768:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810376c:	e00d      	b.n	810378a <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810376e:	f7fd fce1 	bl	8101134 <HAL_GetTick>
 8103772:	4602      	mov	r2, r0
 8103774:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8103778:	1ad2      	subs	r2, r2, r3
 810377a:	f241 3388 	movw	r3, #5000	@ 0x1388
 810377e:	429a      	cmp	r2, r3
 8103780:	d903      	bls.n	810378a <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8103782:	2303      	movs	r3, #3
 8103784:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8103788:	e005      	b.n	8103796 <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810378a:	4b12      	ldr	r3, [pc, #72]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810378c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810378e:	f003 0302 	and.w	r3, r3, #2
 8103792:	2b00      	cmp	r3, #0
 8103794:	d0eb      	beq.n	810376e <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8103796:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810379a:	2b00      	cmp	r3, #0
 810379c:	d130      	bne.n	8103800 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810379e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81037a2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81037a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81037aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81037ae:	d115      	bne.n	81037dc <HAL_RCCEx_PeriphCLKConfig+0x968>
 81037b0:	4b08      	ldr	r3, [pc, #32]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81037b2:	691b      	ldr	r3, [r3, #16]
 81037b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 81037b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81037bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81037c0:	091b      	lsrs	r3, r3, #4
 81037c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 81037c6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 81037ca:	4a02      	ldr	r2, [pc, #8]	@ (81037d4 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81037cc:	430b      	orrs	r3, r1
 81037ce:	6113      	str	r3, [r2, #16]
 81037d0:	e00a      	b.n	81037e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
 81037d2:	bf00      	nop
 81037d4:	58024400 	.word	0x58024400
 81037d8:	58024800 	.word	0x58024800
 81037dc:	4bd4      	ldr	r3, [pc, #848]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81037de:	691b      	ldr	r3, [r3, #16]
 81037e0:	4ad3      	ldr	r2, [pc, #844]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81037e2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 81037e6:	6113      	str	r3, [r2, #16]
 81037e8:	4bd1      	ldr	r3, [pc, #836]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81037ea:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81037ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81037f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81037f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81037f8:	4acd      	ldr	r2, [pc, #820]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81037fa:	430b      	orrs	r3, r1
 81037fc:	6713      	str	r3, [r2, #112]	@ 0x70
 81037fe:	e008      	b.n	8103812 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8103800:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103804:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8103808:	e003      	b.n	8103812 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 810380a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810380e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8103812:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103816:	e9d3 2300 	ldrd	r2, r3, [r3]
 810381a:	f002 0301 	and.w	r3, r2, #1
 810381e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8103822:	2300      	movs	r3, #0
 8103824:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8103828:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 810382c:	460b      	mov	r3, r1
 810382e:	4313      	orrs	r3, r2
 8103830:	f000 808b 	beq.w	810394a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8103834:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810383c:	2b28      	cmp	r3, #40	@ 0x28
 810383e:	d86b      	bhi.n	8103918 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8103840:	a201      	add	r2, pc, #4	@ (adr r2, 8103848 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8103842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103846:	bf00      	nop
 8103848:	08103921 	.word	0x08103921
 810384c:	08103919 	.word	0x08103919
 8103850:	08103919 	.word	0x08103919
 8103854:	08103919 	.word	0x08103919
 8103858:	08103919 	.word	0x08103919
 810385c:	08103919 	.word	0x08103919
 8103860:	08103919 	.word	0x08103919
 8103864:	08103919 	.word	0x08103919
 8103868:	081038ed 	.word	0x081038ed
 810386c:	08103919 	.word	0x08103919
 8103870:	08103919 	.word	0x08103919
 8103874:	08103919 	.word	0x08103919
 8103878:	08103919 	.word	0x08103919
 810387c:	08103919 	.word	0x08103919
 8103880:	08103919 	.word	0x08103919
 8103884:	08103919 	.word	0x08103919
 8103888:	08103903 	.word	0x08103903
 810388c:	08103919 	.word	0x08103919
 8103890:	08103919 	.word	0x08103919
 8103894:	08103919 	.word	0x08103919
 8103898:	08103919 	.word	0x08103919
 810389c:	08103919 	.word	0x08103919
 81038a0:	08103919 	.word	0x08103919
 81038a4:	08103919 	.word	0x08103919
 81038a8:	08103921 	.word	0x08103921
 81038ac:	08103919 	.word	0x08103919
 81038b0:	08103919 	.word	0x08103919
 81038b4:	08103919 	.word	0x08103919
 81038b8:	08103919 	.word	0x08103919
 81038bc:	08103919 	.word	0x08103919
 81038c0:	08103919 	.word	0x08103919
 81038c4:	08103919 	.word	0x08103919
 81038c8:	08103921 	.word	0x08103921
 81038cc:	08103919 	.word	0x08103919
 81038d0:	08103919 	.word	0x08103919
 81038d4:	08103919 	.word	0x08103919
 81038d8:	08103919 	.word	0x08103919
 81038dc:	08103919 	.word	0x08103919
 81038e0:	08103919 	.word	0x08103919
 81038e4:	08103919 	.word	0x08103919
 81038e8:	08103921 	.word	0x08103921
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81038ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81038f0:	3308      	adds	r3, #8
 81038f2:	2101      	movs	r1, #1
 81038f4:	4618      	mov	r0, r3
 81038f6:	f001 fe97 	bl	8105628 <RCCEx_PLL2_Config>
 81038fa:	4603      	mov	r3, r0
 81038fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103900:	e00f      	b.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103902:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103906:	3328      	adds	r3, #40	@ 0x28
 8103908:	2101      	movs	r1, #1
 810390a:	4618      	mov	r0, r3
 810390c:	f001 ff3e 	bl	810578c <RCCEx_PLL3_Config>
 8103910:	4603      	mov	r3, r0
 8103912:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103916:	e004      	b.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103918:	2301      	movs	r3, #1
 810391a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810391e:	e000      	b.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8103920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103922:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103926:	2b00      	cmp	r3, #0
 8103928:	d10b      	bne.n	8103942 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810392a:	4b81      	ldr	r3, [pc, #516]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 810392c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810392e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8103932:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810393a:	4a7d      	ldr	r2, [pc, #500]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 810393c:	430b      	orrs	r3, r1
 810393e:	6553      	str	r3, [r2, #84]	@ 0x54
 8103940:	e003      	b.n	810394a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103942:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103946:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 810394a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810394e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103952:	f002 0302 	and.w	r3, r2, #2
 8103956:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 810395a:	2300      	movs	r3, #0
 810395c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8103960:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8103964:	460b      	mov	r3, r1
 8103966:	4313      	orrs	r3, r2
 8103968:	d042      	beq.n	81039f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 810396a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810396e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103970:	2b05      	cmp	r3, #5
 8103972:	d825      	bhi.n	81039c0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8103974:	a201      	add	r2, pc, #4	@ (adr r2, 810397c <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 8103976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810397a:	bf00      	nop
 810397c:	081039c9 	.word	0x081039c9
 8103980:	08103995 	.word	0x08103995
 8103984:	081039ab 	.word	0x081039ab
 8103988:	081039c9 	.word	0x081039c9
 810398c:	081039c9 	.word	0x081039c9
 8103990:	081039c9 	.word	0x081039c9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103994:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103998:	3308      	adds	r3, #8
 810399a:	2101      	movs	r1, #1
 810399c:	4618      	mov	r0, r3
 810399e:	f001 fe43 	bl	8105628 <RCCEx_PLL2_Config>
 81039a2:	4603      	mov	r3, r0
 81039a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81039a8:	e00f      	b.n	81039ca <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81039aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039ae:	3328      	adds	r3, #40	@ 0x28
 81039b0:	2101      	movs	r1, #1
 81039b2:	4618      	mov	r0, r3
 81039b4:	f001 feea 	bl	810578c <RCCEx_PLL3_Config>
 81039b8:	4603      	mov	r3, r0
 81039ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81039be:	e004      	b.n	81039ca <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81039c0:	2301      	movs	r3, #1
 81039c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81039c6:	e000      	b.n	81039ca <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 81039c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81039ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81039ce:	2b00      	cmp	r3, #0
 81039d0:	d10a      	bne.n	81039e8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81039d2:	4b57      	ldr	r3, [pc, #348]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81039d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81039d6:	f023 0107 	bic.w	r1, r3, #7
 81039da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81039e0:	4a53      	ldr	r2, [pc, #332]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81039e2:	430b      	orrs	r3, r1
 81039e4:	6553      	str	r3, [r2, #84]	@ 0x54
 81039e6:	e003      	b.n	81039f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81039e8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81039ec:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81039f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81039f8:	f002 0304 	and.w	r3, r2, #4
 81039fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8103a00:	2300      	movs	r3, #0
 8103a02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8103a06:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8103a0a:	460b      	mov	r3, r1
 8103a0c:	4313      	orrs	r3, r2
 8103a0e:	d044      	beq.n	8103a9a <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8103a10:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103a14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103a18:	2b05      	cmp	r3, #5
 8103a1a:	d825      	bhi.n	8103a68 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8103a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8103a24 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 8103a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103a22:	bf00      	nop
 8103a24:	08103a71 	.word	0x08103a71
 8103a28:	08103a3d 	.word	0x08103a3d
 8103a2c:	08103a53 	.word	0x08103a53
 8103a30:	08103a71 	.word	0x08103a71
 8103a34:	08103a71 	.word	0x08103a71
 8103a38:	08103a71 	.word	0x08103a71
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103a3c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103a40:	3308      	adds	r3, #8
 8103a42:	2101      	movs	r1, #1
 8103a44:	4618      	mov	r0, r3
 8103a46:	f001 fdef 	bl	8105628 <RCCEx_PLL2_Config>
 8103a4a:	4603      	mov	r3, r0
 8103a4c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103a50:	e00f      	b.n	8103a72 <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103a52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103a56:	3328      	adds	r3, #40	@ 0x28
 8103a58:	2101      	movs	r1, #1
 8103a5a:	4618      	mov	r0, r3
 8103a5c:	f001 fe96 	bl	810578c <RCCEx_PLL3_Config>
 8103a60:	4603      	mov	r3, r0
 8103a62:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103a66:	e004      	b.n	8103a72 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103a68:	2301      	movs	r3, #1
 8103a6a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103a6e:	e000      	b.n	8103a72 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8103a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103a72:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103a76:	2b00      	cmp	r3, #0
 8103a78:	d10b      	bne.n	8103a92 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8103a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103a7e:	f023 0107 	bic.w	r1, r3, #7
 8103a82:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103a86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103a8a:	4a29      	ldr	r2, [pc, #164]	@ (8103b30 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103a8c:	430b      	orrs	r3, r1
 8103a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8103a90:	e003      	b.n	8103a9a <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103a92:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103a96:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103a9a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103aa2:	f002 0320 	and.w	r3, r2, #32
 8103aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8103aaa:	2300      	movs	r3, #0
 8103aac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8103ab0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8103ab4:	460b      	mov	r3, r1
 8103ab6:	4313      	orrs	r3, r2
 8103ab8:	d057      	beq.n	8103b6a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8103aba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103ac2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103ac6:	d035      	beq.n	8103b34 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8103ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103acc:	d82c      	bhi.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103ad2:	d031      	beq.n	8103b38 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8103ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103ad8:	d826      	bhi.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103ada:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103ade:	d02d      	beq.n	8103b3c <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8103ae0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103ae4:	d820      	bhi.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103aea:	d012      	beq.n	8103b12 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8103aec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103af0:	d81a      	bhi.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103af2:	2b00      	cmp	r3, #0
 8103af4:	d024      	beq.n	8103b40 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8103af6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103afa:	d115      	bne.n	8103b28 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103afc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b00:	3308      	adds	r3, #8
 8103b02:	2100      	movs	r1, #0
 8103b04:	4618      	mov	r0, r3
 8103b06:	f001 fd8f 	bl	8105628 <RCCEx_PLL2_Config>
 8103b0a:	4603      	mov	r3, r0
 8103b0c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103b10:	e017      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103b12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b16:	3328      	adds	r3, #40	@ 0x28
 8103b18:	2102      	movs	r1, #2
 8103b1a:	4618      	mov	r0, r3
 8103b1c:	f001 fe36 	bl	810578c <RCCEx_PLL3_Config>
 8103b20:	4603      	mov	r3, r0
 8103b22:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103b26:	e00c      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103b28:	2301      	movs	r3, #1
 8103b2a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103b2e:	e008      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
 8103b30:	58024400 	.word	0x58024400
        break;
 8103b34:	bf00      	nop
 8103b36:	e004      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8103b38:	bf00      	nop
 8103b3a:	e002      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8103b3c:	bf00      	nop
 8103b3e:	e000      	b.n	8103b42 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8103b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103b42:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103b46:	2b00      	cmp	r3, #0
 8103b48:	d10b      	bne.n	8103b62 <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8103b4a:	4bc2      	ldr	r3, [pc, #776]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103b4e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8103b52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103b5a:	4abe      	ldr	r2, [pc, #760]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103b5c:	430b      	orrs	r3, r1
 8103b5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8103b60:	e003      	b.n	8103b6a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b62:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103b66:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8103b6a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103b72:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8103b76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8103b7a:	2300      	movs	r3, #0
 8103b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8103b80:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8103b84:	460b      	mov	r3, r1
 8103b86:	4313      	orrs	r3, r2
 8103b88:	d055      	beq.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8103b8a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103b92:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103b96:	d033      	beq.n	8103c00 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8103b98:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103b9c:	d82c      	bhi.n	8103bf8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103b9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103ba2:	d02f      	beq.n	8103c04 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8103ba4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103ba8:	d826      	bhi.n	8103bf8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103baa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103bae:	d02b      	beq.n	8103c08 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8103bb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103bb4:	d820      	bhi.n	8103bf8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103bb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103bba:	d012      	beq.n	8103be2 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8103bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103bc0:	d81a      	bhi.n	8103bf8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103bc2:	2b00      	cmp	r3, #0
 8103bc4:	d022      	beq.n	8103c0c <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8103bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8103bca:	d115      	bne.n	8103bf8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103bcc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103bd0:	3308      	adds	r3, #8
 8103bd2:	2100      	movs	r1, #0
 8103bd4:	4618      	mov	r0, r3
 8103bd6:	f001 fd27 	bl	8105628 <RCCEx_PLL2_Config>
 8103bda:	4603      	mov	r3, r0
 8103bdc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103be0:	e015      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103be2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103be6:	3328      	adds	r3, #40	@ 0x28
 8103be8:	2102      	movs	r1, #2
 8103bea:	4618      	mov	r0, r3
 8103bec:	f001 fdce 	bl	810578c <RCCEx_PLL3_Config>
 8103bf0:	4603      	mov	r3, r0
 8103bf2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103bf6:	e00a      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103bf8:	2301      	movs	r3, #1
 8103bfa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103bfe:	e006      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103c00:	bf00      	nop
 8103c02:	e004      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103c04:	bf00      	nop
 8103c06:	e002      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103c08:	bf00      	nop
 8103c0a:	e000      	b.n	8103c0e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103c0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103c0e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103c12:	2b00      	cmp	r3, #0
 8103c14:	d10b      	bne.n	8103c2e <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8103c16:	4b8f      	ldr	r3, [pc, #572]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103c1a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8103c1e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103c26:	4a8b      	ldr	r2, [pc, #556]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103c28:	430b      	orrs	r3, r1
 8103c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8103c2c:	e003      	b.n	8103c36 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c2e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103c32:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103c36:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c3e:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8103c42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8103c46:	2300      	movs	r3, #0
 8103c48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8103c4c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8103c50:	460b      	mov	r3, r1
 8103c52:	4313      	orrs	r3, r2
 8103c54:	d055      	beq.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8103c56:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c5a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103c5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103c62:	d033      	beq.n	8103ccc <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8103c64:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103c68:	d82c      	bhi.n	8103cc4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103c6e:	d02f      	beq.n	8103cd0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8103c70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103c74:	d826      	bhi.n	8103cc4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103c76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103c7a:	d02b      	beq.n	8103cd4 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8103c7c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103c80:	d820      	bhi.n	8103cc4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103c82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103c86:	d012      	beq.n	8103cae <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8103c88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103c8c:	d81a      	bhi.n	8103cc4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103c8e:	2b00      	cmp	r3, #0
 8103c90:	d022      	beq.n	8103cd8 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8103c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103c96:	d115      	bne.n	8103cc4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103c98:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c9c:	3308      	adds	r3, #8
 8103c9e:	2100      	movs	r1, #0
 8103ca0:	4618      	mov	r0, r3
 8103ca2:	f001 fcc1 	bl	8105628 <RCCEx_PLL2_Config>
 8103ca6:	4603      	mov	r3, r0
 8103ca8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103cac:	e015      	b.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103cae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103cb2:	3328      	adds	r3, #40	@ 0x28
 8103cb4:	2102      	movs	r1, #2
 8103cb6:	4618      	mov	r0, r3
 8103cb8:	f001 fd68 	bl	810578c <RCCEx_PLL3_Config>
 8103cbc:	4603      	mov	r3, r0
 8103cbe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103cc2:	e00a      	b.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103cc4:	2301      	movs	r3, #1
 8103cc6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103cca:	e006      	b.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103ccc:	bf00      	nop
 8103cce:	e004      	b.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103cd0:	bf00      	nop
 8103cd2:	e002      	b.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103cd4:	bf00      	nop
 8103cd6:	e000      	b.n	8103cda <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103cda:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103cde:	2b00      	cmp	r3, #0
 8103ce0:	d10b      	bne.n	8103cfa <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8103ce2:	4b5c      	ldr	r3, [pc, #368]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103ce6:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8103cea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103cee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103cf2:	4a58      	ldr	r2, [pc, #352]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103cf4:	430b      	orrs	r3, r1
 8103cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8103cf8:	e003      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103cfa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103cfe:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103d02:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d0a:	f002 0308 	and.w	r3, r2, #8
 8103d0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8103d12:	2300      	movs	r3, #0
 8103d14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8103d18:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8103d1c:	460b      	mov	r3, r1
 8103d1e:	4313      	orrs	r3, r2
 8103d20:	d01e      	beq.n	8103d60 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8103d22:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103d2e:	d10c      	bne.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103d30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d34:	3328      	adds	r3, #40	@ 0x28
 8103d36:	2102      	movs	r1, #2
 8103d38:	4618      	mov	r0, r3
 8103d3a:	f001 fd27 	bl	810578c <RCCEx_PLL3_Config>
 8103d3e:	4603      	mov	r3, r0
 8103d40:	2b00      	cmp	r3, #0
 8103d42:	d002      	beq.n	8103d4a <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8103d44:	2301      	movs	r3, #1
 8103d46:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103d4a:	4b42      	ldr	r3, [pc, #264]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103d4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8103d52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103d5a:	4a3e      	ldr	r2, [pc, #248]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103d5c:	430b      	orrs	r3, r1
 8103d5e:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103d60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d68:	f002 0310 	and.w	r3, r2, #16
 8103d6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8103d70:	2300      	movs	r3, #0
 8103d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8103d76:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8103d7a:	460b      	mov	r3, r1
 8103d7c:	4313      	orrs	r3, r2
 8103d7e:	d01e      	beq.n	8103dbe <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8103d80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103d88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103d8c:	d10c      	bne.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103d8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d92:	3328      	adds	r3, #40	@ 0x28
 8103d94:	2102      	movs	r1, #2
 8103d96:	4618      	mov	r0, r3
 8103d98:	f001 fcf8 	bl	810578c <RCCEx_PLL3_Config>
 8103d9c:	4603      	mov	r3, r0
 8103d9e:	2b00      	cmp	r3, #0
 8103da0:	d002      	beq.n	8103da8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 8103da2:	2301      	movs	r3, #1
 8103da4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103da8:	4b2a      	ldr	r3, [pc, #168]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103dac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8103db0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103db4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103db8:	4a26      	ldr	r2, [pc, #152]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103dba:	430b      	orrs	r3, r1
 8103dbc:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103dbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103dc6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8103dca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8103dce:	2300      	movs	r3, #0
 8103dd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8103dd4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8103dd8:	460b      	mov	r3, r1
 8103dda:	4313      	orrs	r3, r2
 8103ddc:	d040      	beq.n	8103e60 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8103dde:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103de2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8103de6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103dea:	d022      	beq.n	8103e32 <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8103dec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103df0:	d81b      	bhi.n	8103e2a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8103df2:	2b00      	cmp	r3, #0
 8103df4:	d003      	beq.n	8103dfe <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8103df6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103dfa:	d00b      	beq.n	8103e14 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8103dfc:	e015      	b.n	8103e2a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103dfe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e02:	3308      	adds	r3, #8
 8103e04:	2100      	movs	r1, #0
 8103e06:	4618      	mov	r0, r3
 8103e08:	f001 fc0e 	bl	8105628 <RCCEx_PLL2_Config>
 8103e0c:	4603      	mov	r3, r0
 8103e0e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103e12:	e00f      	b.n	8103e34 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103e14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e18:	3328      	adds	r3, #40	@ 0x28
 8103e1a:	2102      	movs	r1, #2
 8103e1c:	4618      	mov	r0, r3
 8103e1e:	f001 fcb5 	bl	810578c <RCCEx_PLL3_Config>
 8103e22:	4603      	mov	r3, r0
 8103e24:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103e28:	e004      	b.n	8103e34 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103e2a:	2301      	movs	r3, #1
 8103e2c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103e30:	e000      	b.n	8103e34 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 8103e32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103e34:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103e38:	2b00      	cmp	r3, #0
 8103e3a:	d10d      	bne.n	8103e58 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103e3c:	4b05      	ldr	r3, [pc, #20]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103e40:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8103e44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8103e4c:	4a01      	ldr	r2, [pc, #4]	@ (8103e54 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103e4e:	430b      	orrs	r3, r1
 8103e50:	6593      	str	r3, [r2, #88]	@ 0x58
 8103e52:	e005      	b.n	8103e60 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8103e54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103e58:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103e5c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8103e60:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103e68:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8103e6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8103e6e:	2300      	movs	r3, #0
 8103e70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8103e72:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8103e76:	460b      	mov	r3, r1
 8103e78:	4313      	orrs	r3, r2
 8103e7a:	d03b      	beq.n	8103ef4 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8103e7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8103e84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103e88:	d01f      	beq.n	8103eca <HAL_RCCEx_PeriphCLKConfig+0x1056>
 8103e8a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103e8e:	d818      	bhi.n	8103ec2 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8103e90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8103e94:	d003      	beq.n	8103e9e <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8103e96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103e9a:	d007      	beq.n	8103eac <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8103e9c:	e011      	b.n	8103ec2 <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103e9e:	4b64      	ldr	r3, [pc, #400]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103ea2:	4a63      	ldr	r2, [pc, #396]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8103eaa:	e00f      	b.n	8103ecc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103eac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103eb0:	3328      	adds	r3, #40	@ 0x28
 8103eb2:	2101      	movs	r1, #1
 8103eb4:	4618      	mov	r0, r3
 8103eb6:	f001 fc69 	bl	810578c <RCCEx_PLL3_Config>
 8103eba:	4603      	mov	r3, r0
 8103ebc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8103ec0:	e004      	b.n	8103ecc <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103ec2:	2301      	movs	r3, #1
 8103ec4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103ec8:	e000      	b.n	8103ecc <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8103eca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103ecc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103ed0:	2b00      	cmp	r3, #0
 8103ed2:	d10b      	bne.n	8103eec <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8103ed4:	4b56      	ldr	r3, [pc, #344]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103ed8:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8103edc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8103ee4:	4a52      	ldr	r2, [pc, #328]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103ee6:	430b      	orrs	r3, r1
 8103ee8:	6553      	str	r3, [r2, #84]	@ 0x54
 8103eea:	e003      	b.n	8103ef4 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103eec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103ef0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8103ef4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103efc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8103f00:	673b      	str	r3, [r7, #112]	@ 0x70
 8103f02:	2300      	movs	r3, #0
 8103f04:	677b      	str	r3, [r7, #116]	@ 0x74
 8103f06:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8103f0a:	460b      	mov	r3, r1
 8103f0c:	4313      	orrs	r3, r2
 8103f0e:	d031      	beq.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8103f10:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103f16:	2b00      	cmp	r3, #0
 8103f18:	d003      	beq.n	8103f22 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 8103f1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103f1e:	d007      	beq.n	8103f30 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8103f20:	e011      	b.n	8103f46 <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103f22:	4b43      	ldr	r3, [pc, #268]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103f26:	4a42      	ldr	r2, [pc, #264]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103f28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103f2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8103f2e:	e00e      	b.n	8103f4e <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103f30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f34:	3308      	adds	r3, #8
 8103f36:	2102      	movs	r1, #2
 8103f38:	4618      	mov	r0, r3
 8103f3a:	f001 fb75 	bl	8105628 <RCCEx_PLL2_Config>
 8103f3e:	4603      	mov	r3, r0
 8103f40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8103f44:	e003      	b.n	8103f4e <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 8103f46:	2301      	movs	r3, #1
 8103f48:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103f4e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103f52:	2b00      	cmp	r3, #0
 8103f54:	d10a      	bne.n	8103f6c <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8103f56:	4b36      	ldr	r3, [pc, #216]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103f5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8103f5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103f64:	4a32      	ldr	r2, [pc, #200]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103f66:	430b      	orrs	r3, r1
 8103f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103f6a:	e003      	b.n	8103f74 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f6c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103f70:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103f74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f7c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8103f80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8103f82:	2300      	movs	r3, #0
 8103f84:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8103f86:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8103f8a:	460b      	mov	r3, r1
 8103f8c:	4313      	orrs	r3, r2
 8103f8e:	d00c      	beq.n	8103faa <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103f90:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f94:	3328      	adds	r3, #40	@ 0x28
 8103f96:	2102      	movs	r1, #2
 8103f98:	4618      	mov	r0, r3
 8103f9a:	f001 fbf7 	bl	810578c <RCCEx_PLL3_Config>
 8103f9e:	4603      	mov	r3, r0
 8103fa0:	2b00      	cmp	r3, #0
 8103fa2:	d002      	beq.n	8103faa <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8103fa4:	2301      	movs	r3, #1
 8103fa6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103faa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103fb2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8103fb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8103fb8:	2300      	movs	r3, #0
 8103fba:	667b      	str	r3, [r7, #100]	@ 0x64
 8103fbc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8103fc0:	460b      	mov	r3, r1
 8103fc2:	4313      	orrs	r3, r2
 8103fc4:	d03a      	beq.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8103fc6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103fce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8103fd2:	d018      	beq.n	8104006 <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8103fd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8103fd8:	d811      	bhi.n	8103ffe <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8103fda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8103fde:	d014      	beq.n	810400a <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8103fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8103fe4:	d80b      	bhi.n	8103ffe <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8103fe6:	2b00      	cmp	r3, #0
 8103fe8:	d011      	beq.n	810400e <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8103fea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103fee:	d106      	bne.n	8103ffe <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103ff4:	4a0e      	ldr	r2, [pc, #56]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8103ff6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8103ffc:	e008      	b.n	8104010 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103ffe:	2301      	movs	r3, #1
 8104000:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8104004:	e004      	b.n	8104010 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8104006:	bf00      	nop
 8104008:	e002      	b.n	8104010 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 810400a:	bf00      	nop
 810400c:	e000      	b.n	8104010 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 810400e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104010:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104014:	2b00      	cmp	r3, #0
 8104016:	d10d      	bne.n	8104034 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8104018:	4b05      	ldr	r3, [pc, #20]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 810401a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810401c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8104020:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104024:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104028:	4a01      	ldr	r2, [pc, #4]	@ (8104030 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 810402a:	430b      	orrs	r3, r1
 810402c:	6553      	str	r3, [r2, #84]	@ 0x54
 810402e:	e005      	b.n	810403c <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 8104030:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104034:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104038:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 810403c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104044:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8104048:	65bb      	str	r3, [r7, #88]	@ 0x58
 810404a:	2300      	movs	r3, #0
 810404c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 810404e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8104052:	460b      	mov	r3, r1
 8104054:	4313      	orrs	r3, r2
 8104056:	d009      	beq.n	810406c <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104058:	4baa      	ldr	r3, [pc, #680]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810405a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810405c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8104060:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104064:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8104066:	4aa7      	ldr	r2, [pc, #668]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104068:	430b      	orrs	r3, r1
 810406a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 810406c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104074:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8104078:	653b      	str	r3, [r7, #80]	@ 0x50
 810407a:	2300      	movs	r3, #0
 810407c:	657b      	str	r3, [r7, #84]	@ 0x54
 810407e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8104082:	460b      	mov	r3, r1
 8104084:	4313      	orrs	r3, r2
 8104086:	d00a      	beq.n	810409e <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104088:	4b9e      	ldr	r3, [pc, #632]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810408a:	691b      	ldr	r3, [r3, #16]
 810408c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8104090:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104094:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8104098:	4a9a      	ldr	r2, [pc, #616]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810409a:	430b      	orrs	r3, r1
 810409c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810409e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81040a6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 81040aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 81040ac:	2300      	movs	r3, #0
 81040ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81040b0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 81040b4:	460b      	mov	r3, r1
 81040b6:	4313      	orrs	r3, r2
 81040b8:	d009      	beq.n	81040ce <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81040ba:	4b92      	ldr	r3, [pc, #584]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81040bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81040be:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 81040c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81040c8:	4a8e      	ldr	r2, [pc, #568]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81040ca:	430b      	orrs	r3, r1
 81040cc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81040ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81040d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 81040da:	643b      	str	r3, [r7, #64]	@ 0x40
 81040dc:	2300      	movs	r3, #0
 81040de:	647b      	str	r3, [r7, #68]	@ 0x44
 81040e0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 81040e4:	460b      	mov	r3, r1
 81040e6:	4313      	orrs	r3, r2
 81040e8:	d00e      	beq.n	8104108 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81040ea:	4b86      	ldr	r3, [pc, #536]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81040ec:	691b      	ldr	r3, [r3, #16]
 81040ee:	4a85      	ldr	r2, [pc, #532]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81040f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 81040f4:	6113      	str	r3, [r2, #16]
 81040f6:	4b83      	ldr	r3, [pc, #524]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81040f8:	6919      	ldr	r1, [r3, #16]
 81040fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8104102:	4a80      	ldr	r2, [pc, #512]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104104:	430b      	orrs	r3, r1
 8104106:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104108:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810410c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104110:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8104114:	63bb      	str	r3, [r7, #56]	@ 0x38
 8104116:	2300      	movs	r3, #0
 8104118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810411a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 810411e:	460b      	mov	r3, r1
 8104120:	4313      	orrs	r3, r2
 8104122:	d009      	beq.n	8104138 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104124:	4b77      	ldr	r3, [pc, #476]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104128:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 810412c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104132:	4a74      	ldr	r2, [pc, #464]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104134:	430b      	orrs	r3, r1
 8104136:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104138:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104140:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8104144:	633b      	str	r3, [r7, #48]	@ 0x30
 8104146:	2300      	movs	r3, #0
 8104148:	637b      	str	r3, [r7, #52]	@ 0x34
 810414a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 810414e:	460b      	mov	r3, r1
 8104150:	4313      	orrs	r3, r2
 8104152:	d00a      	beq.n	810416a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104154:	4b6b      	ldr	r3, [pc, #428]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104158:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 810415c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8104164:	4a67      	ldr	r2, [pc, #412]	@ (8104304 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104166:	430b      	orrs	r3, r1
 8104168:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 810416a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810416e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104172:	2100      	movs	r1, #0
 8104174:	62b9      	str	r1, [r7, #40]	@ 0x28
 8104176:	f003 0301 	and.w	r3, r3, #1
 810417a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 810417c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8104180:	460b      	mov	r3, r1
 8104182:	4313      	orrs	r3, r2
 8104184:	d011      	beq.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104186:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810418a:	3308      	adds	r3, #8
 810418c:	2100      	movs	r1, #0
 810418e:	4618      	mov	r0, r3
 8104190:	f001 fa4a 	bl	8105628 <RCCEx_PLL2_Config>
 8104194:	4603      	mov	r3, r0
 8104196:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810419a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810419e:	2b00      	cmp	r3, #0
 81041a0:	d003      	beq.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81041a6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 81041aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81041ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81041b2:	2100      	movs	r1, #0
 81041b4:	6239      	str	r1, [r7, #32]
 81041b6:	f003 0302 	and.w	r3, r3, #2
 81041ba:	627b      	str	r3, [r7, #36]	@ 0x24
 81041bc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 81041c0:	460b      	mov	r3, r1
 81041c2:	4313      	orrs	r3, r2
 81041c4:	d011      	beq.n	81041ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81041c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81041ca:	3308      	adds	r3, #8
 81041cc:	2101      	movs	r1, #1
 81041ce:	4618      	mov	r0, r3
 81041d0:	f001 fa2a 	bl	8105628 <RCCEx_PLL2_Config>
 81041d4:	4603      	mov	r3, r0
 81041d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 81041da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81041de:	2b00      	cmp	r3, #0
 81041e0:	d003      	beq.n	81041ea <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041e2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81041e6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 81041ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 81041f2:	2100      	movs	r1, #0
 81041f4:	61b9      	str	r1, [r7, #24]
 81041f6:	f003 0304 	and.w	r3, r3, #4
 81041fa:	61fb      	str	r3, [r7, #28]
 81041fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8104200:	460b      	mov	r3, r1
 8104202:	4313      	orrs	r3, r2
 8104204:	d011      	beq.n	810422a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104206:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810420a:	3308      	adds	r3, #8
 810420c:	2102      	movs	r1, #2
 810420e:	4618      	mov	r0, r3
 8104210:	f001 fa0a 	bl	8105628 <RCCEx_PLL2_Config>
 8104214:	4603      	mov	r3, r0
 8104216:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810421a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810421e:	2b00      	cmp	r3, #0
 8104220:	d003      	beq.n	810422a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104222:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104226:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810422a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104232:	2100      	movs	r1, #0
 8104234:	6139      	str	r1, [r7, #16]
 8104236:	f003 0308 	and.w	r3, r3, #8
 810423a:	617b      	str	r3, [r7, #20]
 810423c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8104240:	460b      	mov	r3, r1
 8104242:	4313      	orrs	r3, r2
 8104244:	d011      	beq.n	810426a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104246:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810424a:	3328      	adds	r3, #40	@ 0x28
 810424c:	2100      	movs	r1, #0
 810424e:	4618      	mov	r0, r3
 8104250:	f001 fa9c 	bl	810578c <RCCEx_PLL3_Config>
 8104254:	4603      	mov	r3, r0
 8104256:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 810425a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810425e:	2b00      	cmp	r3, #0
 8104260:	d003      	beq.n	810426a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104262:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104266:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 810426a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810426e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104272:	2100      	movs	r1, #0
 8104274:	60b9      	str	r1, [r7, #8]
 8104276:	f003 0310 	and.w	r3, r3, #16
 810427a:	60fb      	str	r3, [r7, #12]
 810427c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8104280:	460b      	mov	r3, r1
 8104282:	4313      	orrs	r3, r2
 8104284:	d011      	beq.n	81042aa <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104286:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810428a:	3328      	adds	r3, #40	@ 0x28
 810428c:	2101      	movs	r1, #1
 810428e:	4618      	mov	r0, r3
 8104290:	f001 fa7c 	bl	810578c <RCCEx_PLL3_Config>
 8104294:	4603      	mov	r3, r0
 8104296:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810429a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810429e:	2b00      	cmp	r3, #0
 81042a0:	d003      	beq.n	81042aa <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81042a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81042a6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 81042aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81042b2:	2100      	movs	r1, #0
 81042b4:	6039      	str	r1, [r7, #0]
 81042b6:	f003 0320 	and.w	r3, r3, #32
 81042ba:	607b      	str	r3, [r7, #4]
 81042bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 81042c0:	460b      	mov	r3, r1
 81042c2:	4313      	orrs	r3, r2
 81042c4:	d011      	beq.n	81042ea <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81042c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042ca:	3328      	adds	r3, #40	@ 0x28
 81042cc:	2102      	movs	r1, #2
 81042ce:	4618      	mov	r0, r3
 81042d0:	f001 fa5c 	bl	810578c <RCCEx_PLL3_Config>
 81042d4:	4603      	mov	r3, r0
 81042d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 81042da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81042de:	2b00      	cmp	r3, #0
 81042e0:	d003      	beq.n	81042ea <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81042e2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81042e6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 81042ea:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 81042ee:	2b00      	cmp	r3, #0
 81042f0:	d101      	bne.n	81042f6 <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 81042f2:	2300      	movs	r3, #0
 81042f4:	e000      	b.n	81042f8 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 81042f6:	2301      	movs	r3, #1
}
 81042f8:	4618      	mov	r0, r3
 81042fa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 81042fe:	46bd      	mov	sp, r7
 8104300:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8104304:	58024400 	.word	0x58024400

08104308 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8104308:	b580      	push	{r7, lr}
 810430a:	b090      	sub	sp, #64	@ 0x40
 810430c:	af00      	add	r7, sp, #0
 810430e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8104312:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104316:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 810431a:	430b      	orrs	r3, r1
 810431c:	f040 8094 	bne.w	8104448 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8104320:	4b9e      	ldr	r3, [pc, #632]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104324:	f003 0307 	and.w	r3, r3, #7
 8104328:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 810432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810432c:	2b04      	cmp	r3, #4
 810432e:	f200 8087 	bhi.w	8104440 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8104332:	a201      	add	r2, pc, #4	@ (adr r2, 8104338 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8104334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104338:	0810434d 	.word	0x0810434d
 810433c:	08104375 	.word	0x08104375
 8104340:	0810439d 	.word	0x0810439d
 8104344:	08104439 	.word	0x08104439
 8104348:	081043c5 	.word	0x081043c5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810434c:	4b93      	ldr	r3, [pc, #588]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810434e:	681b      	ldr	r3, [r3, #0]
 8104350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104354:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104358:	d108      	bne.n	810436c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810435a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810435e:	4618      	mov	r0, r3
 8104360:	f001 f810 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104368:	f000 bd45 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810436c:	2300      	movs	r3, #0
 810436e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104370:	f000 bd41 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104374:	4b89      	ldr	r3, [pc, #548]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104376:	681b      	ldr	r3, [r3, #0]
 8104378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810437c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104380:	d108      	bne.n	8104394 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104382:	f107 0318 	add.w	r3, r7, #24
 8104386:	4618      	mov	r0, r3
 8104388:	f000 fd54 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810438c:	69bb      	ldr	r3, [r7, #24]
 810438e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104390:	f000 bd31 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104394:	2300      	movs	r3, #0
 8104396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104398:	f000 bd2d 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810439c:	4b7f      	ldr	r3, [pc, #508]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810439e:	681b      	ldr	r3, [r3, #0]
 81043a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81043a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81043a8:	d108      	bne.n	81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81043aa:	f107 030c 	add.w	r3, r7, #12
 81043ae:	4618      	mov	r0, r3
 81043b0:	f000 fe94 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81043b4:	68fb      	ldr	r3, [r7, #12]
 81043b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81043b8:	f000 bd1d 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81043bc:	2300      	movs	r3, #0
 81043be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81043c0:	f000 bd19 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81043c4:	4b75      	ldr	r3, [pc, #468]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81043c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81043c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81043cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81043ce:	4b73      	ldr	r3, [pc, #460]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81043d0:	681b      	ldr	r3, [r3, #0]
 81043d2:	f003 0304 	and.w	r3, r3, #4
 81043d6:	2b04      	cmp	r3, #4
 81043d8:	d10c      	bne.n	81043f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 81043da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81043dc:	2b00      	cmp	r3, #0
 81043de:	d109      	bne.n	81043f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81043e0:	4b6e      	ldr	r3, [pc, #440]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81043e2:	681b      	ldr	r3, [r3, #0]
 81043e4:	08db      	lsrs	r3, r3, #3
 81043e6:	f003 0303 	and.w	r3, r3, #3
 81043ea:	4a6d      	ldr	r2, [pc, #436]	@ (81045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81043ec:	fa22 f303 	lsr.w	r3, r2, r3
 81043f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81043f2:	e01f      	b.n	8104434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81043f4:	4b69      	ldr	r3, [pc, #420]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81043f6:	681b      	ldr	r3, [r3, #0]
 81043f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81043fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104400:	d106      	bne.n	8104410 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8104402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104408:	d102      	bne.n	8104410 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810440a:	4b66      	ldr	r3, [pc, #408]	@ (81045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 810440c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810440e:	e011      	b.n	8104434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104410:	4b62      	ldr	r3, [pc, #392]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104412:	681b      	ldr	r3, [r3, #0]
 8104414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810441c:	d106      	bne.n	810442c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 810441e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104420:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104424:	d102      	bne.n	810442c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104426:	4b60      	ldr	r3, [pc, #384]	@ (81045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8104428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810442a:	e003      	b.n	8104434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810442c:	2300      	movs	r3, #0
 810442e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104430:	f000 bce1 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104434:	f000 bcdf 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8104438:	4b5c      	ldr	r3, [pc, #368]	@ (81045ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 810443a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810443c:	f000 bcdb 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104440:	2300      	movs	r3, #0
 8104442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104444:	f000 bcd7 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8104448:	e9d7 2300 	ldrd	r2, r3, [r7]
 810444c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8104450:	430b      	orrs	r3, r1
 8104452:	f040 80ad 	bne.w	81045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8104456:	4b51      	ldr	r3, [pc, #324]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810445a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 810445e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8104460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104466:	d056      	beq.n	8104516 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8104468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810446a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810446e:	f200 8090 	bhi.w	8104592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8104472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104474:	2bc0      	cmp	r3, #192	@ 0xc0
 8104476:	f000 8088 	beq.w	810458a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 810447a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810447c:	2bc0      	cmp	r3, #192	@ 0xc0
 810447e:	f200 8088 	bhi.w	8104592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8104482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104484:	2b80      	cmp	r3, #128	@ 0x80
 8104486:	d032      	beq.n	81044ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8104488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810448a:	2b80      	cmp	r3, #128	@ 0x80
 810448c:	f200 8081 	bhi.w	8104592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8104490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104492:	2b00      	cmp	r3, #0
 8104494:	d003      	beq.n	810449e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8104496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104498:	2b40      	cmp	r3, #64	@ 0x40
 810449a:	d014      	beq.n	81044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 810449c:	e079      	b.n	8104592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810449e:	4b3f      	ldr	r3, [pc, #252]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81044a0:	681b      	ldr	r3, [r3, #0]
 81044a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81044a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81044aa:	d108      	bne.n	81044be <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81044ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81044b0:	4618      	mov	r0, r3
 81044b2:	f000 ff67 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81044b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81044b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81044ba:	f000 bc9c 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81044be:	2300      	movs	r3, #0
 81044c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81044c2:	f000 bc98 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81044c6:	4b35      	ldr	r3, [pc, #212]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81044c8:	681b      	ldr	r3, [r3, #0]
 81044ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81044ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81044d2:	d108      	bne.n	81044e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81044d4:	f107 0318 	add.w	r3, r7, #24
 81044d8:	4618      	mov	r0, r3
 81044da:	f000 fcab 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81044de:	69bb      	ldr	r3, [r7, #24]
 81044e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81044e2:	f000 bc88 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81044e6:	2300      	movs	r3, #0
 81044e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81044ea:	f000 bc84 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81044ee:	4b2b      	ldr	r3, [pc, #172]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81044f0:	681b      	ldr	r3, [r3, #0]
 81044f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81044f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81044fa:	d108      	bne.n	810450e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81044fc:	f107 030c 	add.w	r3, r7, #12
 8104500:	4618      	mov	r0, r3
 8104502:	f000 fdeb 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104506:	68fb      	ldr	r3, [r7, #12]
 8104508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810450a:	f000 bc74 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810450e:	2300      	movs	r3, #0
 8104510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104512:	f000 bc70 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8104516:	4b21      	ldr	r3, [pc, #132]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810451a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810451e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104520:	4b1e      	ldr	r3, [pc, #120]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104522:	681b      	ldr	r3, [r3, #0]
 8104524:	f003 0304 	and.w	r3, r3, #4
 8104528:	2b04      	cmp	r3, #4
 810452a:	d10c      	bne.n	8104546 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 810452c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810452e:	2b00      	cmp	r3, #0
 8104530:	d109      	bne.n	8104546 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104532:	4b1a      	ldr	r3, [pc, #104]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	08db      	lsrs	r3, r3, #3
 8104538:	f003 0303 	and.w	r3, r3, #3
 810453c:	4a18      	ldr	r2, [pc, #96]	@ (81045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 810453e:	fa22 f303 	lsr.w	r3, r2, r3
 8104542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104544:	e01f      	b.n	8104586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104546:	4b15      	ldr	r3, [pc, #84]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104548:	681b      	ldr	r3, [r3, #0]
 810454a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810454e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104552:	d106      	bne.n	8104562 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8104554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104556:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810455a:	d102      	bne.n	8104562 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810455c:	4b11      	ldr	r3, [pc, #68]	@ (81045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 810455e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104560:	e011      	b.n	8104586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104562:	4b0e      	ldr	r3, [pc, #56]	@ (810459c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104564:	681b      	ldr	r3, [r3, #0]
 8104566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810456a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810456e:	d106      	bne.n	810457e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8104570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104576:	d102      	bne.n	810457e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104578:	4b0b      	ldr	r3, [pc, #44]	@ (81045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 810457a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810457c:	e003      	b.n	8104586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810457e:	2300      	movs	r3, #0
 8104580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104582:	f000 bc38 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104586:	f000 bc36 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810458a:	4b08      	ldr	r3, [pc, #32]	@ (81045ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 810458c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810458e:	f000 bc32 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104592:	2300      	movs	r3, #0
 8104594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104596:	f000 bc2e 	b.w	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810459a:	bf00      	nop
 810459c:	58024400 	.word	0x58024400
 81045a0:	03d09000 	.word	0x03d09000
 81045a4:	003d0900 	.word	0x003d0900
 81045a8:	00f42400 	.word	0x00f42400
 81045ac:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 81045b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 81045b4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 81045b8:	430b      	orrs	r3, r1
 81045ba:	f040 809c 	bne.w	81046f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 81045be:	4b9e      	ldr	r3, [pc, #632]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81045c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81045c2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 81045c6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81045c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81045ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81045ce:	d054      	beq.n	810467a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 81045d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81045d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81045d6:	f200 808b 	bhi.w	81046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81045da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81045dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81045e0:	f000 8083 	beq.w	81046ea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 81045e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81045e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81045ea:	f200 8081 	bhi.w	81046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81045ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81045f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81045f4:	d02f      	beq.n	8104656 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 81045f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81045f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81045fc:	d878      	bhi.n	81046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81045fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104600:	2b00      	cmp	r3, #0
 8104602:	d004      	beq.n	810460e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8104604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810460a:	d012      	beq.n	8104632 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 810460c:	e070      	b.n	81046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810460e:	4b8a      	ldr	r3, [pc, #552]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104610:	681b      	ldr	r3, [r3, #0]
 8104612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104616:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810461a:	d107      	bne.n	810462c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810461c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104620:	4618      	mov	r0, r3
 8104622:	f000 feaf 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810462a:	e3e4      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810462c:	2300      	movs	r3, #0
 810462e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104630:	e3e1      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104632:	4b81      	ldr	r3, [pc, #516]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104634:	681b      	ldr	r3, [r3, #0]
 8104636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810463a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810463e:	d107      	bne.n	8104650 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104640:	f107 0318 	add.w	r3, r7, #24
 8104644:	4618      	mov	r0, r3
 8104646:	f000 fbf5 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810464a:	69bb      	ldr	r3, [r7, #24]
 810464c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810464e:	e3d2      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104650:	2300      	movs	r3, #0
 8104652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104654:	e3cf      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104656:	4b78      	ldr	r3, [pc, #480]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104658:	681b      	ldr	r3, [r3, #0]
 810465a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810465e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104662:	d107      	bne.n	8104674 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104664:	f107 030c 	add.w	r3, r7, #12
 8104668:	4618      	mov	r0, r3
 810466a:	f000 fd37 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810466e:	68fb      	ldr	r3, [r7, #12]
 8104670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104672:	e3c0      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104674:	2300      	movs	r3, #0
 8104676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104678:	e3bd      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810467a:	4b6f      	ldr	r3, [pc, #444]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810467c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810467e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104682:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104684:	4b6c      	ldr	r3, [pc, #432]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104686:	681b      	ldr	r3, [r3, #0]
 8104688:	f003 0304 	and.w	r3, r3, #4
 810468c:	2b04      	cmp	r3, #4
 810468e:	d10c      	bne.n	81046aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8104690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104692:	2b00      	cmp	r3, #0
 8104694:	d109      	bne.n	81046aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104696:	4b68      	ldr	r3, [pc, #416]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104698:	681b      	ldr	r3, [r3, #0]
 810469a:	08db      	lsrs	r3, r3, #3
 810469c:	f003 0303 	and.w	r3, r3, #3
 81046a0:	4a66      	ldr	r2, [pc, #408]	@ (810483c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81046a2:	fa22 f303 	lsr.w	r3, r2, r3
 81046a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81046a8:	e01e      	b.n	81046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81046aa:	4b63      	ldr	r3, [pc, #396]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81046ac:	681b      	ldr	r3, [r3, #0]
 81046ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81046b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81046b6:	d106      	bne.n	81046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 81046b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81046ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81046be:	d102      	bne.n	81046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81046c0:	4b5f      	ldr	r3, [pc, #380]	@ (8104840 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81046c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81046c4:	e010      	b.n	81046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81046c6:	4b5c      	ldr	r3, [pc, #368]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81046c8:	681b      	ldr	r3, [r3, #0]
 81046ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81046ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81046d2:	d106      	bne.n	81046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 81046d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81046d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81046da:	d102      	bne.n	81046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81046dc:	4b59      	ldr	r3, [pc, #356]	@ (8104844 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81046de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81046e0:	e002      	b.n	81046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81046e2:	2300      	movs	r3, #0
 81046e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81046e6:	e386      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81046e8:	e385      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81046ea:	4b57      	ldr	r3, [pc, #348]	@ (8104848 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81046ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81046ee:	e382      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81046f0:	2300      	movs	r3, #0
 81046f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81046f4:	e37f      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81046f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81046fa:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 81046fe:	430b      	orrs	r3, r1
 8104700:	f040 80a7 	bne.w	8104852 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8104704:	4b4c      	ldr	r3, [pc, #304]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104708:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 810470c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 810470e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104710:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104714:	d055      	beq.n	81047c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8104716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810471c:	f200 8096 	bhi.w	810484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8104720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104722:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104726:	f000 8084 	beq.w	8104832 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 810472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810472c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104730:	f200 808c 	bhi.w	810484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8104734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104736:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810473a:	d030      	beq.n	810479e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 810473c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810473e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104742:	f200 8083 	bhi.w	810484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8104746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104748:	2b00      	cmp	r3, #0
 810474a:	d004      	beq.n	8104756 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 810474c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810474e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8104752:	d012      	beq.n	810477a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8104754:	e07a      	b.n	810484c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104756:	4b38      	ldr	r3, [pc, #224]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104758:	681b      	ldr	r3, [r3, #0]
 810475a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810475e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104762:	d107      	bne.n	8104774 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104768:	4618      	mov	r0, r3
 810476a:	f000 fe0b 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810476e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104772:	e340      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104774:	2300      	movs	r3, #0
 8104776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104778:	e33d      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810477a:	4b2f      	ldr	r3, [pc, #188]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810477c:	681b      	ldr	r3, [r3, #0]
 810477e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104782:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104786:	d107      	bne.n	8104798 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104788:	f107 0318 	add.w	r3, r7, #24
 810478c:	4618      	mov	r0, r3
 810478e:	f000 fb51 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104792:	69bb      	ldr	r3, [r7, #24]
 8104794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104796:	e32e      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104798:	2300      	movs	r3, #0
 810479a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810479c:	e32b      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810479e:	4b26      	ldr	r3, [pc, #152]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047a0:	681b      	ldr	r3, [r3, #0]
 81047a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81047a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81047aa:	d107      	bne.n	81047bc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81047ac:	f107 030c 	add.w	r3, r7, #12
 81047b0:	4618      	mov	r0, r3
 81047b2:	f000 fc93 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81047b6:	68fb      	ldr	r3, [r7, #12]
 81047b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81047ba:	e31c      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81047bc:	2300      	movs	r3, #0
 81047be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81047c0:	e319      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81047c2:	4b1d      	ldr	r3, [pc, #116]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81047c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81047ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81047cc:	4b1a      	ldr	r3, [pc, #104]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047ce:	681b      	ldr	r3, [r3, #0]
 81047d0:	f003 0304 	and.w	r3, r3, #4
 81047d4:	2b04      	cmp	r3, #4
 81047d6:	d10c      	bne.n	81047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 81047d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81047da:	2b00      	cmp	r3, #0
 81047dc:	d109      	bne.n	81047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81047de:	4b16      	ldr	r3, [pc, #88]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047e0:	681b      	ldr	r3, [r3, #0]
 81047e2:	08db      	lsrs	r3, r3, #3
 81047e4:	f003 0303 	and.w	r3, r3, #3
 81047e8:	4a14      	ldr	r2, [pc, #80]	@ (810483c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81047ea:	fa22 f303 	lsr.w	r3, r2, r3
 81047ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81047f0:	e01e      	b.n	8104830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81047f2:	4b11      	ldr	r3, [pc, #68]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047f4:	681b      	ldr	r3, [r3, #0]
 81047f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81047fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81047fe:	d106      	bne.n	810480e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8104800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104806:	d102      	bne.n	810480e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104808:	4b0d      	ldr	r3, [pc, #52]	@ (8104840 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 810480a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810480c:	e010      	b.n	8104830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810480e:	4b0a      	ldr	r3, [pc, #40]	@ (8104838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104810:	681b      	ldr	r3, [r3, #0]
 8104812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104816:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810481a:	d106      	bne.n	810482a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 810481c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810481e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104822:	d102      	bne.n	810482a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104824:	4b07      	ldr	r3, [pc, #28]	@ (8104844 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8104826:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104828:	e002      	b.n	8104830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810482a:	2300      	movs	r3, #0
 810482c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810482e:	e2e2      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104830:	e2e1      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8104832:	4b05      	ldr	r3, [pc, #20]	@ (8104848 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8104834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104836:	e2de      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104838:	58024400 	.word	0x58024400
 810483c:	03d09000 	.word	0x03d09000
 8104840:	003d0900 	.word	0x003d0900
 8104844:	00f42400 	.word	0x00f42400
 8104848:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 810484c:	2300      	movs	r3, #0
 810484e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104850:	e2d1      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8104852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104856:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 810485a:	430b      	orrs	r3, r1
 810485c:	f040 809c 	bne.w	8104998 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8104860:	4b93      	ldr	r3, [pc, #588]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104864:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8104868:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 810486a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810486c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104870:	d054      	beq.n	810491c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8104872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104878:	f200 808b 	bhi.w	8104992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 810487c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810487e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104882:	f000 8083 	beq.w	810498c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8104886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810488c:	f200 8081 	bhi.w	8104992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8104890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104896:	d02f      	beq.n	81048f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8104898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810489a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810489e:	d878      	bhi.n	8104992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 81048a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81048a2:	2b00      	cmp	r3, #0
 81048a4:	d004      	beq.n	81048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 81048a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81048a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81048ac:	d012      	beq.n	81048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 81048ae:	e070      	b.n	8104992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81048b0:	4b7f      	ldr	r3, [pc, #508]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81048b2:	681b      	ldr	r3, [r3, #0]
 81048b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81048b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81048bc:	d107      	bne.n	81048ce <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81048be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81048c2:	4618      	mov	r0, r3
 81048c4:	f000 fd5e 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81048c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81048ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81048cc:	e293      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81048ce:	2300      	movs	r3, #0
 81048d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81048d2:	e290      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81048d4:	4b76      	ldr	r3, [pc, #472]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81048d6:	681b      	ldr	r3, [r3, #0]
 81048d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81048dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81048e0:	d107      	bne.n	81048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81048e2:	f107 0318 	add.w	r3, r7, #24
 81048e6:	4618      	mov	r0, r3
 81048e8:	f000 faa4 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81048ec:	69bb      	ldr	r3, [r7, #24]
 81048ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81048f0:	e281      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81048f2:	2300      	movs	r3, #0
 81048f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81048f6:	e27e      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81048f8:	4b6d      	ldr	r3, [pc, #436]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81048fa:	681b      	ldr	r3, [r3, #0]
 81048fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104904:	d107      	bne.n	8104916 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104906:	f107 030c 	add.w	r3, r7, #12
 810490a:	4618      	mov	r0, r3
 810490c:	f000 fbe6 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104910:	68fb      	ldr	r3, [r7, #12]
 8104912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104914:	e26f      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104916:	2300      	movs	r3, #0
 8104918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810491a:	e26c      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810491c:	4b64      	ldr	r3, [pc, #400]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810491e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104920:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104924:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104926:	4b62      	ldr	r3, [pc, #392]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104928:	681b      	ldr	r3, [r3, #0]
 810492a:	f003 0304 	and.w	r3, r3, #4
 810492e:	2b04      	cmp	r3, #4
 8104930:	d10c      	bne.n	810494c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8104932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104934:	2b00      	cmp	r3, #0
 8104936:	d109      	bne.n	810494c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104938:	4b5d      	ldr	r3, [pc, #372]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810493a:	681b      	ldr	r3, [r3, #0]
 810493c:	08db      	lsrs	r3, r3, #3
 810493e:	f003 0303 	and.w	r3, r3, #3
 8104942:	4a5c      	ldr	r2, [pc, #368]	@ (8104ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8104944:	fa22 f303 	lsr.w	r3, r2, r3
 8104948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810494a:	e01e      	b.n	810498a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810494c:	4b58      	ldr	r3, [pc, #352]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810494e:	681b      	ldr	r3, [r3, #0]
 8104950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104958:	d106      	bne.n	8104968 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 810495a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810495c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104960:	d102      	bne.n	8104968 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104962:	4b55      	ldr	r3, [pc, #340]	@ (8104ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8104964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104966:	e010      	b.n	810498a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104968:	4b51      	ldr	r3, [pc, #324]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810496a:	681b      	ldr	r3, [r3, #0]
 810496c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104974:	d106      	bne.n	8104984 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8104976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810497c:	d102      	bne.n	8104984 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810497e:	4b4f      	ldr	r3, [pc, #316]	@ (8104abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8104980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104982:	e002      	b.n	810498a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8104984:	2300      	movs	r3, #0
 8104986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104988:	e235      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810498a:	e234      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810498c:	4b4c      	ldr	r3, [pc, #304]	@ (8104ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 810498e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104990:	e231      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104992:	2300      	movs	r3, #0
 8104994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104996:	e22e      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8104998:	e9d7 2300 	ldrd	r2, r3, [r7]
 810499c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 81049a0:	430b      	orrs	r3, r1
 81049a2:	f040 808f 	bne.w	8104ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 81049a6:	4b42      	ldr	r3, [pc, #264]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81049a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81049aa:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 81049ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 81049b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81049b6:	d06b      	beq.n	8104a90 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 81049b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81049be:	d874      	bhi.n	8104aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81049c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81049c6:	d056      	beq.n	8104a76 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 81049c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81049ce:	d86c      	bhi.n	8104aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81049d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81049d6:	d03b      	beq.n	8104a50 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 81049d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81049de:	d864      	bhi.n	8104aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81049e6:	d021      	beq.n	8104a2c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 81049e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81049ee:	d85c      	bhi.n	8104aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81049f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049f2:	2b00      	cmp	r3, #0
 81049f4:	d004      	beq.n	8104a00 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 81049f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81049f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81049fc:	d004      	beq.n	8104a08 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 81049fe:	e054      	b.n	8104aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8104a00:	f7fe fa0c 	bl	8102e1c <HAL_RCC_GetPCLK1Freq>
 8104a04:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104a06:	e1f6      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104a08:	4b29      	ldr	r3, [pc, #164]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a0a:	681b      	ldr	r3, [r3, #0]
 8104a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104a14:	d107      	bne.n	8104a26 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104a16:	f107 0318 	add.w	r3, r7, #24
 8104a1a:	4618      	mov	r0, r3
 8104a1c:	f000 fa0a 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104a20:	69fb      	ldr	r3, [r7, #28]
 8104a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104a24:	e1e7      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104a26:	2300      	movs	r3, #0
 8104a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104a2a:	e1e4      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104a2c:	4b20      	ldr	r3, [pc, #128]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a2e:	681b      	ldr	r3, [r3, #0]
 8104a30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104a38:	d107      	bne.n	8104a4a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104a3a:	f107 030c 	add.w	r3, r7, #12
 8104a3e:	4618      	mov	r0, r3
 8104a40:	f000 fb4c 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8104a44:	693b      	ldr	r3, [r7, #16]
 8104a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104a48:	e1d5      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104a4a:	2300      	movs	r3, #0
 8104a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104a4e:	e1d2      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8104a50:	4b17      	ldr	r3, [pc, #92]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a52:	681b      	ldr	r3, [r3, #0]
 8104a54:	f003 0304 	and.w	r3, r3, #4
 8104a58:	2b04      	cmp	r3, #4
 8104a5a:	d109      	bne.n	8104a70 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104a5c:	4b14      	ldr	r3, [pc, #80]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a5e:	681b      	ldr	r3, [r3, #0]
 8104a60:	08db      	lsrs	r3, r3, #3
 8104a62:	f003 0303 	and.w	r3, r3, #3
 8104a66:	4a13      	ldr	r2, [pc, #76]	@ (8104ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8104a68:	fa22 f303 	lsr.w	r3, r2, r3
 8104a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104a6e:	e1c2      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104a70:	2300      	movs	r3, #0
 8104a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104a74:	e1bf      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8104a76:	4b0e      	ldr	r3, [pc, #56]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a78:	681b      	ldr	r3, [r3, #0]
 8104a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104a82:	d102      	bne.n	8104a8a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8104a84:	4b0c      	ldr	r3, [pc, #48]	@ (8104ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8104a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104a88:	e1b5      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104a8a:	2300      	movs	r3, #0
 8104a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104a8e:	e1b2      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104a90:	4b07      	ldr	r3, [pc, #28]	@ (8104ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a92:	681b      	ldr	r3, [r3, #0]
 8104a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104a98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104a9c:	d102      	bne.n	8104aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8104a9e:	4b07      	ldr	r3, [pc, #28]	@ (8104abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8104aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104aa2:	e1a8      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104aa4:	2300      	movs	r3, #0
 8104aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104aa8:	e1a5      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104aaa:	2300      	movs	r3, #0
 8104aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104aae:	e1a2      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104ab0:	58024400 	.word	0x58024400
 8104ab4:	03d09000 	.word	0x03d09000
 8104ab8:	003d0900 	.word	0x003d0900
 8104abc:	00f42400 	.word	0x00f42400
 8104ac0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8104ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104ac8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8104acc:	430b      	orrs	r3, r1
 8104ace:	d173      	bne.n	8104bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8104ad0:	4b9c      	ldr	r3, [pc, #624]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104ad4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8104ad8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104adc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104ae0:	d02f      	beq.n	8104b42 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8104ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104ae8:	d863      	bhi.n	8104bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8104aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104aec:	2b00      	cmp	r3, #0
 8104aee:	d004      	beq.n	8104afa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8104af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104af6:	d012      	beq.n	8104b1e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8104af8:	e05b      	b.n	8104bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104afa:	4b92      	ldr	r3, [pc, #584]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104afc:	681b      	ldr	r3, [r3, #0]
 8104afe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104b02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104b06:	d107      	bne.n	8104b18 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104b08:	f107 0318 	add.w	r3, r7, #24
 8104b0c:	4618      	mov	r0, r3
 8104b0e:	f000 f991 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104b12:	69bb      	ldr	r3, [r7, #24]
 8104b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104b16:	e16e      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104b18:	2300      	movs	r3, #0
 8104b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104b1c:	e16b      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104b1e:	4b89      	ldr	r3, [pc, #548]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104b20:	681b      	ldr	r3, [r3, #0]
 8104b22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104b2a:	d107      	bne.n	8104b3c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104b2c:	f107 030c 	add.w	r3, r7, #12
 8104b30:	4618      	mov	r0, r3
 8104b32:	f000 fad3 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8104b36:	697b      	ldr	r3, [r7, #20]
 8104b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104b3a:	e15c      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104b3c:	2300      	movs	r3, #0
 8104b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104b40:	e159      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8104b42:	4b80      	ldr	r3, [pc, #512]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104b46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104b4a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104b4c:	4b7d      	ldr	r3, [pc, #500]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104b4e:	681b      	ldr	r3, [r3, #0]
 8104b50:	f003 0304 	and.w	r3, r3, #4
 8104b54:	2b04      	cmp	r3, #4
 8104b56:	d10c      	bne.n	8104b72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8104b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104b5a:	2b00      	cmp	r3, #0
 8104b5c:	d109      	bne.n	8104b72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104b5e:	4b79      	ldr	r3, [pc, #484]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104b60:	681b      	ldr	r3, [r3, #0]
 8104b62:	08db      	lsrs	r3, r3, #3
 8104b64:	f003 0303 	and.w	r3, r3, #3
 8104b68:	4a77      	ldr	r2, [pc, #476]	@ (8104d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8104b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8104b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104b70:	e01e      	b.n	8104bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104b72:	4b74      	ldr	r3, [pc, #464]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104b74:	681b      	ldr	r3, [r3, #0]
 8104b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104b7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104b7e:	d106      	bne.n	8104b8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8104b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104b82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104b86:	d102      	bne.n	8104b8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104b88:	4b70      	ldr	r3, [pc, #448]	@ (8104d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8104b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104b8c:	e010      	b.n	8104bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104b90:	681b      	ldr	r3, [r3, #0]
 8104b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104b96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104b9a:	d106      	bne.n	8104baa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8104b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104ba2:	d102      	bne.n	8104baa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104ba4:	4b6a      	ldr	r3, [pc, #424]	@ (8104d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8104ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104ba8:	e002      	b.n	8104bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8104baa:	2300      	movs	r3, #0
 8104bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104bae:	e122      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104bb0:	e121      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8104bb2:	2300      	movs	r3, #0
 8104bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104bb6:	e11e      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8104bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104bbc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8104bc0:	430b      	orrs	r3, r1
 8104bc2:	d133      	bne.n	8104c2c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8104bc4:	4b5f      	ldr	r3, [pc, #380]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104bcc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104bd0:	2b00      	cmp	r3, #0
 8104bd2:	d004      	beq.n	8104bde <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8104bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104bda:	d012      	beq.n	8104c02 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8104bdc:	e023      	b.n	8104c26 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104bde:	4b59      	ldr	r3, [pc, #356]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104be0:	681b      	ldr	r3, [r3, #0]
 8104be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104bea:	d107      	bne.n	8104bfc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104bf0:	4618      	mov	r0, r3
 8104bf2:	f000 fbc7 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104bfa:	e0fc      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104bfc:	2300      	movs	r3, #0
 8104bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c00:	e0f9      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104c02:	4b50      	ldr	r3, [pc, #320]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104c04:	681b      	ldr	r3, [r3, #0]
 8104c06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104c0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104c0e:	d107      	bne.n	8104c20 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104c10:	f107 0318 	add.w	r3, r7, #24
 8104c14:	4618      	mov	r0, r3
 8104c16:	f000 f90d 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8104c1a:	6a3b      	ldr	r3, [r7, #32]
 8104c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104c1e:	e0ea      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104c20:	2300      	movs	r3, #0
 8104c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c24:	e0e7      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8104c26:	2300      	movs	r3, #0
 8104c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c2a:	e0e4      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8104c2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104c30:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8104c34:	430b      	orrs	r3, r1
 8104c36:	f040 808d 	bne.w	8104d54 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8104c3a:	4b42      	ldr	r3, [pc, #264]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104c3e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8104c42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104c4a:	d06b      	beq.n	8104d24 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8104c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104c52:	d874      	bhi.n	8104d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104c5a:	d056      	beq.n	8104d0a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8104c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104c62:	d86c      	bhi.n	8104d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104c6a:	d03b      	beq.n	8104ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8104c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104c72:	d864      	bhi.n	8104d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c7a:	d021      	beq.n	8104cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8104c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c82:	d85c      	bhi.n	8104d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c86:	2b00      	cmp	r3, #0
 8104c88:	d004      	beq.n	8104c94 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8104c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104c90:	d004      	beq.n	8104c9c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8104c92:	e054      	b.n	8104d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8104c94:	f000 f8b8 	bl	8104e08 <HAL_RCCEx_GetD3PCLK1Freq>
 8104c98:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104c9a:	e0ac      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104c9c:	4b29      	ldr	r3, [pc, #164]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104c9e:	681b      	ldr	r3, [r3, #0]
 8104ca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104ca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104ca8:	d107      	bne.n	8104cba <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104caa:	f107 0318 	add.w	r3, r7, #24
 8104cae:	4618      	mov	r0, r3
 8104cb0:	f000 f8c0 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104cb4:	69fb      	ldr	r3, [r7, #28]
 8104cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104cb8:	e09d      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104cba:	2300      	movs	r3, #0
 8104cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104cbe:	e09a      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104cc0:	4b20      	ldr	r3, [pc, #128]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104cc2:	681b      	ldr	r3, [r3, #0]
 8104cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104ccc:	d107      	bne.n	8104cde <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104cce:	f107 030c 	add.w	r3, r7, #12
 8104cd2:	4618      	mov	r0, r3
 8104cd4:	f000 fa02 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8104cd8:	693b      	ldr	r3, [r7, #16]
 8104cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104cdc:	e08b      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104cde:	2300      	movs	r3, #0
 8104ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104ce2:	e088      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8104ce4:	4b17      	ldr	r3, [pc, #92]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104ce6:	681b      	ldr	r3, [r3, #0]
 8104ce8:	f003 0304 	and.w	r3, r3, #4
 8104cec:	2b04      	cmp	r3, #4
 8104cee:	d109      	bne.n	8104d04 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104cf0:	4b14      	ldr	r3, [pc, #80]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104cf2:	681b      	ldr	r3, [r3, #0]
 8104cf4:	08db      	lsrs	r3, r3, #3
 8104cf6:	f003 0303 	and.w	r3, r3, #3
 8104cfa:	4a13      	ldr	r2, [pc, #76]	@ (8104d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8104cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8104d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104d02:	e078      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104d04:	2300      	movs	r3, #0
 8104d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104d08:	e075      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8104d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d0c:	681b      	ldr	r3, [r3, #0]
 8104d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104d16:	d102      	bne.n	8104d1e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8104d18:	4b0c      	ldr	r3, [pc, #48]	@ (8104d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8104d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104d1c:	e06b      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104d1e:	2300      	movs	r3, #0
 8104d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104d22:	e068      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104d24:	4b07      	ldr	r3, [pc, #28]	@ (8104d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d26:	681b      	ldr	r3, [r3, #0]
 8104d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104d2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104d30:	d102      	bne.n	8104d38 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8104d32:	4b07      	ldr	r3, [pc, #28]	@ (8104d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8104d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104d36:	e05e      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104d38:	2300      	movs	r3, #0
 8104d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104d3c:	e05b      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8104d3e:	2300      	movs	r3, #0
 8104d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104d42:	e058      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104d44:	58024400 	.word	0x58024400
 8104d48:	03d09000 	.word	0x03d09000
 8104d4c:	003d0900 	.word	0x003d0900
 8104d50:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8104d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104d58:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8104d5c:	430b      	orrs	r3, r1
 8104d5e:	d148      	bne.n	8104df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8104d60:	4b27      	ldr	r3, [pc, #156]	@ (8104e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104d64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104d68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104d70:	d02a      	beq.n	8104dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8104d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104d74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104d78:	d838      	bhi.n	8104dec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8104d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104d7c:	2b00      	cmp	r3, #0
 8104d7e:	d004      	beq.n	8104d8a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8104d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104d86:	d00d      	beq.n	8104da4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8104d88:	e030      	b.n	8104dec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8104e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104d8c:	681b      	ldr	r3, [r3, #0]
 8104d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104d92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104d96:	d102      	bne.n	8104d9e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8104d98:	4b1a      	ldr	r3, [pc, #104]	@ (8104e04 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8104d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104d9c:	e02b      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104d9e:	2300      	movs	r3, #0
 8104da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104da2:	e028      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104da4:	4b16      	ldr	r3, [pc, #88]	@ (8104e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104da6:	681b      	ldr	r3, [r3, #0]
 8104da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104dac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104db0:	d107      	bne.n	8104dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104db6:	4618      	mov	r0, r3
 8104db8:	f000 fae4 	bl	8105384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104dc0:	e019      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104dc2:	2300      	movs	r3, #0
 8104dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104dc6:	e016      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8104e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104dca:	681b      	ldr	r3, [r3, #0]
 8104dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104dd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104dd4:	d107      	bne.n	8104de6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104dd6:	f107 0318 	add.w	r3, r7, #24
 8104dda:	4618      	mov	r0, r3
 8104ddc:	f000 f82a 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104de0:	69fb      	ldr	r3, [r7, #28]
 8104de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104de4:	e007      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104de6:	2300      	movs	r3, #0
 8104de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104dea:	e004      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104dec:	2300      	movs	r3, #0
 8104dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104df0:	e001      	b.n	8104df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8104df2:	2300      	movs	r3, #0
 8104df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8104df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8104df8:	4618      	mov	r0, r3
 8104dfa:	3740      	adds	r7, #64	@ 0x40
 8104dfc:	46bd      	mov	sp, r7
 8104dfe:	bd80      	pop	{r7, pc}
 8104e00:	58024400 	.word	0x58024400
 8104e04:	00f42400 	.word	0x00f42400

08104e08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104e08:	b580      	push	{r7, lr}
 8104e0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104e0c:	f7fd ffd4 	bl	8102db8 <HAL_RCC_GetHCLKFreq>
 8104e10:	4602      	mov	r2, r0
 8104e12:	4b06      	ldr	r3, [pc, #24]	@ (8104e2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8104e14:	6a1b      	ldr	r3, [r3, #32]
 8104e16:	091b      	lsrs	r3, r3, #4
 8104e18:	f003 0307 	and.w	r3, r3, #7
 8104e1c:	4904      	ldr	r1, [pc, #16]	@ (8104e30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104e1e:	5ccb      	ldrb	r3, [r1, r3]
 8104e20:	f003 031f 	and.w	r3, r3, #31
 8104e24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104e28:	4618      	mov	r0, r3
 8104e2a:	bd80      	pop	{r7, pc}
 8104e2c:	58024400 	.word	0x58024400
 8104e30:	08107c48 	.word	0x08107c48

08104e34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8104e34:	b480      	push	{r7}
 8104e36:	b089      	sub	sp, #36	@ 0x24
 8104e38:	af00      	add	r7, sp, #0
 8104e3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104e3c:	4ba1      	ldr	r3, [pc, #644]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104e40:	f003 0303 	and.w	r3, r3, #3
 8104e44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8104e46:	4b9f      	ldr	r3, [pc, #636]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104e4a:	0b1b      	lsrs	r3, r3, #12
 8104e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104e50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8104e52:	4b9c      	ldr	r3, [pc, #624]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104e56:	091b      	lsrs	r3, r3, #4
 8104e58:	f003 0301 	and.w	r3, r3, #1
 8104e5c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8104e5e:	4b99      	ldr	r3, [pc, #612]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104e62:	08db      	lsrs	r3, r3, #3
 8104e64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104e68:	693a      	ldr	r2, [r7, #16]
 8104e6a:	fb02 f303 	mul.w	r3, r2, r3
 8104e6e:	ee07 3a90 	vmov	s15, r3
 8104e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104e76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8104e7a:	697b      	ldr	r3, [r7, #20]
 8104e7c:	2b00      	cmp	r3, #0
 8104e7e:	f000 8111 	beq.w	81050a4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8104e82:	69bb      	ldr	r3, [r7, #24]
 8104e84:	2b02      	cmp	r3, #2
 8104e86:	f000 8083 	beq.w	8104f90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8104e8a:	69bb      	ldr	r3, [r7, #24]
 8104e8c:	2b02      	cmp	r3, #2
 8104e8e:	f200 80a1 	bhi.w	8104fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8104e92:	69bb      	ldr	r3, [r7, #24]
 8104e94:	2b00      	cmp	r3, #0
 8104e96:	d003      	beq.n	8104ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104e98:	69bb      	ldr	r3, [r7, #24]
 8104e9a:	2b01      	cmp	r3, #1
 8104e9c:	d056      	beq.n	8104f4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104e9e:	e099      	b.n	8104fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104ea0:	4b88      	ldr	r3, [pc, #544]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ea2:	681b      	ldr	r3, [r3, #0]
 8104ea4:	f003 0320 	and.w	r3, r3, #32
 8104ea8:	2b00      	cmp	r3, #0
 8104eaa:	d02d      	beq.n	8104f08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104eac:	4b85      	ldr	r3, [pc, #532]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104eae:	681b      	ldr	r3, [r3, #0]
 8104eb0:	08db      	lsrs	r3, r3, #3
 8104eb2:	f003 0303 	and.w	r3, r3, #3
 8104eb6:	4a84      	ldr	r2, [pc, #528]	@ (81050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8104eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8104ebc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104ebe:	68bb      	ldr	r3, [r7, #8]
 8104ec0:	ee07 3a90 	vmov	s15, r3
 8104ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ec8:	697b      	ldr	r3, [r7, #20]
 8104eca:	ee07 3a90 	vmov	s15, r3
 8104ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ed6:	4b7b      	ldr	r3, [pc, #492]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ede:	ee07 3a90 	vmov	s15, r3
 8104ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8104eea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 81050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104f02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104f06:	e087      	b.n	8105018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104f08:	697b      	ldr	r3, [r7, #20]
 8104f0a:	ee07 3a90 	vmov	s15, r3
 8104f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 81050d0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8104f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104f1a:	4b6a      	ldr	r3, [pc, #424]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104f22:	ee07 3a90 	vmov	s15, r3
 8104f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8104f2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 81050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104f3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104f46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104f4a:	e065      	b.n	8105018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104f4c:	697b      	ldr	r3, [r7, #20]
 8104f4e:	ee07 3a90 	vmov	s15, r3
 8104f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 81050d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104f5e:	4b59      	ldr	r3, [pc, #356]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104f66:	ee07 3a90 	vmov	s15, r3
 8104f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104f6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104f72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 81050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104f7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104f8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104f8e:	e043      	b.n	8105018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104f90:	697b      	ldr	r3, [r7, #20]
 8104f92:	ee07 3a90 	vmov	s15, r3
 8104f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104f9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 81050d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104fa2:	4b48      	ldr	r3, [pc, #288]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104faa:	ee07 3a90 	vmov	s15, r3
 8104fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104fb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8104fb6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 81050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104fc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104fce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104fd2:	e021      	b.n	8105018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104fd4:	697b      	ldr	r3, [r7, #20]
 8104fd6:	ee07 3a90 	vmov	s15, r3
 8104fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104fde:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 81050d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8104fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104fe6:	4b37      	ldr	r3, [pc, #220]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104fee:	ee07 3a90 	vmov	s15, r3
 8104ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ff6:	ed97 6a03 	vldr	s12, [r7, #12]
 8104ffa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 81050cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810500a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810500e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105012:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105016:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8105018:	4b2a      	ldr	r3, [pc, #168]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810501c:	0a5b      	lsrs	r3, r3, #9
 810501e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105022:	ee07 3a90 	vmov	s15, r3
 8105026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810502a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810502e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105032:	edd7 6a07 	vldr	s13, [r7, #28]
 8105036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810503a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810503e:	ee17 2a90 	vmov	r2, s15
 8105042:	687b      	ldr	r3, [r7, #4]
 8105044:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8105046:	4b1f      	ldr	r3, [pc, #124]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810504a:	0c1b      	lsrs	r3, r3, #16
 810504c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105050:	ee07 3a90 	vmov	s15, r3
 8105054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105058:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810505c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105060:	edd7 6a07 	vldr	s13, [r7, #28]
 8105064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810506c:	ee17 2a90 	vmov	r2, s15
 8105070:	687b      	ldr	r3, [r7, #4]
 8105072:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8105074:	4b13      	ldr	r3, [pc, #76]	@ (81050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105078:	0e1b      	lsrs	r3, r3, #24
 810507a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810507e:	ee07 3a90 	vmov	s15, r3
 8105082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810508a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810508e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810509a:	ee17 2a90 	vmov	r2, s15
 810509e:	687b      	ldr	r3, [r7, #4]
 81050a0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 81050a2:	e008      	b.n	81050b6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 81050a4:	687b      	ldr	r3, [r7, #4]
 81050a6:	2200      	movs	r2, #0
 81050a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81050aa:	687b      	ldr	r3, [r7, #4]
 81050ac:	2200      	movs	r2, #0
 81050ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 81050b0:	687b      	ldr	r3, [r7, #4]
 81050b2:	2200      	movs	r2, #0
 81050b4:	609a      	str	r2, [r3, #8]
}
 81050b6:	bf00      	nop
 81050b8:	3724      	adds	r7, #36	@ 0x24
 81050ba:	46bd      	mov	sp, r7
 81050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81050c0:	4770      	bx	lr
 81050c2:	bf00      	nop
 81050c4:	58024400 	.word	0x58024400
 81050c8:	03d09000 	.word	0x03d09000
 81050cc:	46000000 	.word	0x46000000
 81050d0:	4c742400 	.word	0x4c742400
 81050d4:	4a742400 	.word	0x4a742400
 81050d8:	4b742400 	.word	0x4b742400

081050dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 81050dc:	b480      	push	{r7}
 81050de:	b089      	sub	sp, #36	@ 0x24
 81050e0:	af00      	add	r7, sp, #0
 81050e2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81050e4:	4ba1      	ldr	r3, [pc, #644]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81050e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81050e8:	f003 0303 	and.w	r3, r3, #3
 81050ec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81050ee:	4b9f      	ldr	r3, [pc, #636]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81050f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81050f2:	0d1b      	lsrs	r3, r3, #20
 81050f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81050f8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81050fa:	4b9c      	ldr	r3, [pc, #624]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81050fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81050fe:	0a1b      	lsrs	r3, r3, #8
 8105100:	f003 0301 	and.w	r3, r3, #1
 8105104:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8105106:	4b99      	ldr	r3, [pc, #612]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810510a:	08db      	lsrs	r3, r3, #3
 810510c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105110:	693a      	ldr	r2, [r7, #16]
 8105112:	fb02 f303 	mul.w	r3, r2, r3
 8105116:	ee07 3a90 	vmov	s15, r3
 810511a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810511e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8105122:	697b      	ldr	r3, [r7, #20]
 8105124:	2b00      	cmp	r3, #0
 8105126:	f000 8111 	beq.w	810534c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 810512a:	69bb      	ldr	r3, [r7, #24]
 810512c:	2b02      	cmp	r3, #2
 810512e:	f000 8083 	beq.w	8105238 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8105132:	69bb      	ldr	r3, [r7, #24]
 8105134:	2b02      	cmp	r3, #2
 8105136:	f200 80a1 	bhi.w	810527c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810513a:	69bb      	ldr	r3, [r7, #24]
 810513c:	2b00      	cmp	r3, #0
 810513e:	d003      	beq.n	8105148 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105140:	69bb      	ldr	r3, [r7, #24]
 8105142:	2b01      	cmp	r3, #1
 8105144:	d056      	beq.n	81051f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105146:	e099      	b.n	810527c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105148:	4b88      	ldr	r3, [pc, #544]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810514a:	681b      	ldr	r3, [r3, #0]
 810514c:	f003 0320 	and.w	r3, r3, #32
 8105150:	2b00      	cmp	r3, #0
 8105152:	d02d      	beq.n	81051b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105154:	4b85      	ldr	r3, [pc, #532]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105156:	681b      	ldr	r3, [r3, #0]
 8105158:	08db      	lsrs	r3, r3, #3
 810515a:	f003 0303 	and.w	r3, r3, #3
 810515e:	4a84      	ldr	r2, [pc, #528]	@ (8105370 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105160:	fa22 f303 	lsr.w	r3, r2, r3
 8105164:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105166:	68bb      	ldr	r3, [r7, #8]
 8105168:	ee07 3a90 	vmov	s15, r3
 810516c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105170:	697b      	ldr	r3, [r7, #20]
 8105172:	ee07 3a90 	vmov	s15, r3
 8105176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810517a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810517e:	4b7b      	ldr	r3, [pc, #492]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105186:	ee07 3a90 	vmov	s15, r3
 810518a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810518e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105192:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8105374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810519a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810519e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81051a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81051a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81051aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81051ae:	e087      	b.n	81052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81051b0:	697b      	ldr	r3, [r7, #20]
 81051b2:	ee07 3a90 	vmov	s15, r3
 81051b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105378 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 81051be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81051c2:	4b6a      	ldr	r3, [pc, #424]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81051c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81051ca:	ee07 3a90 	vmov	s15, r3
 81051ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81051d2:	ed97 6a03 	vldr	s12, [r7, #12]
 81051d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8105374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81051da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81051de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81051e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81051e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81051ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81051ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81051f2:	e065      	b.n	81052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81051f4:	697b      	ldr	r3, [r7, #20]
 81051f6:	ee07 3a90 	vmov	s15, r3
 81051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 810537c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105206:	4b59      	ldr	r3, [pc, #356]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810520a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810520e:	ee07 3a90 	vmov	s15, r3
 8105212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105216:	ed97 6a03 	vldr	s12, [r7, #12]
 810521a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8105374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810521e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810522a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810522e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105236:	e043      	b.n	81052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105238:	697b      	ldr	r3, [r7, #20]
 810523a:	ee07 3a90 	vmov	s15, r3
 810523e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105242:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105380 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8105246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810524a:	4b48      	ldr	r3, [pc, #288]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810524c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810524e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105252:	ee07 3a90 	vmov	s15, r3
 8105256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810525a:	ed97 6a03 	vldr	s12, [r7, #12]
 810525e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8105374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810526a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810526e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810527a:	e021      	b.n	81052c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810527c:	697b      	ldr	r3, [r7, #20]
 810527e:	ee07 3a90 	vmov	s15, r3
 8105282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105286:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810537c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810528a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810528e:	4b37      	ldr	r3, [pc, #220]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105296:	ee07 3a90 	vmov	s15, r3
 810529a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810529e:	ed97 6a03 	vldr	s12, [r7, #12]
 81052a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8105374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81052a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81052aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81052ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81052b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81052b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81052ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81052be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 81052c0:	4b2a      	ldr	r3, [pc, #168]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81052c4:	0a5b      	lsrs	r3, r3, #9
 81052c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81052ca:	ee07 3a90 	vmov	s15, r3
 81052ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81052d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81052d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 81052da:	edd7 6a07 	vldr	s13, [r7, #28]
 81052de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81052e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81052e6:	ee17 2a90 	vmov	r2, s15
 81052ea:	687b      	ldr	r3, [r7, #4]
 81052ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 81052ee:	4b1f      	ldr	r3, [pc, #124]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81052f2:	0c1b      	lsrs	r3, r3, #16
 81052f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81052f8:	ee07 3a90 	vmov	s15, r3
 81052fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105304:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105308:	edd7 6a07 	vldr	s13, [r7, #28]
 810530c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105314:	ee17 2a90 	vmov	r2, s15
 8105318:	687b      	ldr	r3, [r7, #4]
 810531a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 810531c:	4b13      	ldr	r3, [pc, #76]	@ (810536c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810531e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105320:	0e1b      	lsrs	r3, r3, #24
 8105322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105326:	ee07 3a90 	vmov	s15, r3
 810532a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810532e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105332:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105336:	edd7 6a07 	vldr	s13, [r7, #28]
 810533a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810533e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105342:	ee17 2a90 	vmov	r2, s15
 8105346:	687b      	ldr	r3, [r7, #4]
 8105348:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 810534a:	e008      	b.n	810535e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 810534c:	687b      	ldr	r3, [r7, #4]
 810534e:	2200      	movs	r2, #0
 8105350:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105352:	687b      	ldr	r3, [r7, #4]
 8105354:	2200      	movs	r2, #0
 8105356:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105358:	687b      	ldr	r3, [r7, #4]
 810535a:	2200      	movs	r2, #0
 810535c:	609a      	str	r2, [r3, #8]
}
 810535e:	bf00      	nop
 8105360:	3724      	adds	r7, #36	@ 0x24
 8105362:	46bd      	mov	sp, r7
 8105364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105368:	4770      	bx	lr
 810536a:	bf00      	nop
 810536c:	58024400 	.word	0x58024400
 8105370:	03d09000 	.word	0x03d09000
 8105374:	46000000 	.word	0x46000000
 8105378:	4c742400 	.word	0x4c742400
 810537c:	4a742400 	.word	0x4a742400
 8105380:	4b742400 	.word	0x4b742400

08105384 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8105384:	b480      	push	{r7}
 8105386:	b089      	sub	sp, #36	@ 0x24
 8105388:	af00      	add	r7, sp, #0
 810538a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810538c:	4ba0      	ldr	r3, [pc, #640]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810538e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105390:	f003 0303 	and.w	r3, r3, #3
 8105394:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8105396:	4b9e      	ldr	r3, [pc, #632]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810539a:	091b      	lsrs	r3, r3, #4
 810539c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81053a0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 81053a2:	4b9b      	ldr	r3, [pc, #620]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81053a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81053a6:	f003 0301 	and.w	r3, r3, #1
 81053aa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81053ac:	4b98      	ldr	r3, [pc, #608]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81053ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81053b0:	08db      	lsrs	r3, r3, #3
 81053b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81053b6:	693a      	ldr	r2, [r7, #16]
 81053b8:	fb02 f303 	mul.w	r3, r2, r3
 81053bc:	ee07 3a90 	vmov	s15, r3
 81053c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81053c4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 81053c8:	697b      	ldr	r3, [r7, #20]
 81053ca:	2b00      	cmp	r3, #0
 81053cc:	f000 8111 	beq.w	81055f2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 81053d0:	69bb      	ldr	r3, [r7, #24]
 81053d2:	2b02      	cmp	r3, #2
 81053d4:	f000 8083 	beq.w	81054de <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 81053d8:	69bb      	ldr	r3, [r7, #24]
 81053da:	2b02      	cmp	r3, #2
 81053dc:	f200 80a1 	bhi.w	8105522 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 81053e0:	69bb      	ldr	r3, [r7, #24]
 81053e2:	2b00      	cmp	r3, #0
 81053e4:	d003      	beq.n	81053ee <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 81053e6:	69bb      	ldr	r3, [r7, #24]
 81053e8:	2b01      	cmp	r3, #1
 81053ea:	d056      	beq.n	810549a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 81053ec:	e099      	b.n	8105522 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81053ee:	4b88      	ldr	r3, [pc, #544]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81053f0:	681b      	ldr	r3, [r3, #0]
 81053f2:	f003 0320 	and.w	r3, r3, #32
 81053f6:	2b00      	cmp	r3, #0
 81053f8:	d02d      	beq.n	8105456 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81053fa:	4b85      	ldr	r3, [pc, #532]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81053fc:	681b      	ldr	r3, [r3, #0]
 81053fe:	08db      	lsrs	r3, r3, #3
 8105400:	f003 0303 	and.w	r3, r3, #3
 8105404:	4a83      	ldr	r2, [pc, #524]	@ (8105614 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8105406:	fa22 f303 	lsr.w	r3, r2, r3
 810540a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810540c:	68bb      	ldr	r3, [r7, #8]
 810540e:	ee07 3a90 	vmov	s15, r3
 8105412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105416:	697b      	ldr	r3, [r7, #20]
 8105418:	ee07 3a90 	vmov	s15, r3
 810541c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105424:	4b7a      	ldr	r3, [pc, #488]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810542c:	ee07 3a90 	vmov	s15, r3
 8105430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105434:	ed97 6a03 	vldr	s12, [r7, #12]
 8105438:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8105618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810543c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810544c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105450:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8105454:	e087      	b.n	8105566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105456:	697b      	ldr	r3, [r7, #20]
 8105458:	ee07 3a90 	vmov	s15, r3
 810545c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105460:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 810561c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105468:	4b69      	ldr	r3, [pc, #420]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810546a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810546c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105470:	ee07 3a90 	vmov	s15, r3
 8105474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105478:	ed97 6a03 	vldr	s12, [r7, #12]
 810547c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8105618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105480:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105484:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810548c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105494:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105498:	e065      	b.n	8105566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810549a:	697b      	ldr	r3, [r7, #20]
 810549c:	ee07 3a90 	vmov	s15, r3
 81054a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054a4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8105620 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 81054a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81054ac:	4b58      	ldr	r3, [pc, #352]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81054ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81054b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054b4:	ee07 3a90 	vmov	s15, r3
 81054b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81054bc:	ed97 6a03 	vldr	s12, [r7, #12]
 81054c0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8105618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81054c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81054c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81054cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81054d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81054d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81054d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81054dc:	e043      	b.n	8105566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81054de:	697b      	ldr	r3, [r7, #20]
 81054e0:	ee07 3a90 	vmov	s15, r3
 81054e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054e8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8105624 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 81054ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81054f0:	4b47      	ldr	r3, [pc, #284]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81054f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81054f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054f8:	ee07 3a90 	vmov	s15, r3
 81054fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105500:	ed97 6a03 	vldr	s12, [r7, #12]
 8105504:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8105618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105508:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810550c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105510:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105514:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105518:	ee67 7a27 	vmul.f32	s15, s14, s15
 810551c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105520:	e021      	b.n	8105566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105522:	697b      	ldr	r3, [r7, #20]
 8105524:	ee07 3a90 	vmov	s15, r3
 8105528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810552c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 810561c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105530:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105534:	4b36      	ldr	r3, [pc, #216]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810553c:	ee07 3a90 	vmov	s15, r3
 8105540:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105544:	ed97 6a03 	vldr	s12, [r7, #12]
 8105548:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8105618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810554c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105550:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105554:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105558:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810555c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105560:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105564:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8105566:	4b2a      	ldr	r3, [pc, #168]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810556a:	0a5b      	lsrs	r3, r3, #9
 810556c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105570:	ee07 3a90 	vmov	s15, r3
 8105574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105578:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810557c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105580:	edd7 6a07 	vldr	s13, [r7, #28]
 8105584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810558c:	ee17 2a90 	vmov	r2, s15
 8105590:	687b      	ldr	r3, [r7, #4]
 8105592:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8105594:	4b1e      	ldr	r3, [pc, #120]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105598:	0c1b      	lsrs	r3, r3, #16
 810559a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810559e:	ee07 3a90 	vmov	s15, r3
 81055a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81055a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81055aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 81055ae:	edd7 6a07 	vldr	s13, [r7, #28]
 81055b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81055b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81055ba:	ee17 2a90 	vmov	r2, s15
 81055be:	687b      	ldr	r3, [r7, #4]
 81055c0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 81055c2:	4b13      	ldr	r3, [pc, #76]	@ (8105610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81055c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81055c6:	0e1b      	lsrs	r3, r3, #24
 81055c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81055cc:	ee07 3a90 	vmov	s15, r3
 81055d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81055d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81055d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81055dc:	edd7 6a07 	vldr	s13, [r7, #28]
 81055e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81055e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81055e8:	ee17 2a90 	vmov	r2, s15
 81055ec:	687b      	ldr	r3, [r7, #4]
 81055ee:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 81055f0:	e008      	b.n	8105604 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 81055f2:	687b      	ldr	r3, [r7, #4]
 81055f4:	2200      	movs	r2, #0
 81055f6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 81055f8:	687b      	ldr	r3, [r7, #4]
 81055fa:	2200      	movs	r2, #0
 81055fc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 81055fe:	687b      	ldr	r3, [r7, #4]
 8105600:	2200      	movs	r2, #0
 8105602:	609a      	str	r2, [r3, #8]
}
 8105604:	bf00      	nop
 8105606:	3724      	adds	r7, #36	@ 0x24
 8105608:	46bd      	mov	sp, r7
 810560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810560e:	4770      	bx	lr
 8105610:	58024400 	.word	0x58024400
 8105614:	03d09000 	.word	0x03d09000
 8105618:	46000000 	.word	0x46000000
 810561c:	4c742400 	.word	0x4c742400
 8105620:	4a742400 	.word	0x4a742400
 8105624:	4b742400 	.word	0x4b742400

08105628 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8105628:	b580      	push	{r7, lr}
 810562a:	b084      	sub	sp, #16
 810562c:	af00      	add	r7, sp, #0
 810562e:	6078      	str	r0, [r7, #4]
 8105630:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105632:	2300      	movs	r3, #0
 8105634:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105636:	4b54      	ldr	r3, [pc, #336]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810563a:	f003 0303 	and.w	r3, r3, #3
 810563e:	2b03      	cmp	r3, #3
 8105640:	d101      	bne.n	8105646 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105642:	2301      	movs	r3, #1
 8105644:	e09b      	b.n	810577e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105646:	4b50      	ldr	r3, [pc, #320]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105648:	681b      	ldr	r3, [r3, #0]
 810564a:	4a4f      	ldr	r2, [pc, #316]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 810564c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8105650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105652:	f7fb fd6f 	bl	8101134 <HAL_GetTick>
 8105656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105658:	e008      	b.n	810566c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810565a:	f7fb fd6b 	bl	8101134 <HAL_GetTick>
 810565e:	4602      	mov	r2, r0
 8105660:	68bb      	ldr	r3, [r7, #8]
 8105662:	1ad3      	subs	r3, r2, r3
 8105664:	2b02      	cmp	r3, #2
 8105666:	d901      	bls.n	810566c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105668:	2303      	movs	r3, #3
 810566a:	e088      	b.n	810577e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810566c:	4b46      	ldr	r3, [pc, #280]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 810566e:	681b      	ldr	r3, [r3, #0]
 8105670:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105674:	2b00      	cmp	r3, #0
 8105676:	d1f0      	bne.n	810565a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105678:	4b43      	ldr	r3, [pc, #268]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 810567a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810567c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8105680:	687b      	ldr	r3, [r7, #4]
 8105682:	681b      	ldr	r3, [r3, #0]
 8105684:	031b      	lsls	r3, r3, #12
 8105686:	4940      	ldr	r1, [pc, #256]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105688:	4313      	orrs	r3, r2
 810568a:	628b      	str	r3, [r1, #40]	@ 0x28
 810568c:	687b      	ldr	r3, [r7, #4]
 810568e:	685b      	ldr	r3, [r3, #4]
 8105690:	3b01      	subs	r3, #1
 8105692:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105696:	687b      	ldr	r3, [r7, #4]
 8105698:	689b      	ldr	r3, [r3, #8]
 810569a:	3b01      	subs	r3, #1
 810569c:	025b      	lsls	r3, r3, #9
 810569e:	b29b      	uxth	r3, r3
 81056a0:	431a      	orrs	r2, r3
 81056a2:	687b      	ldr	r3, [r7, #4]
 81056a4:	68db      	ldr	r3, [r3, #12]
 81056a6:	3b01      	subs	r3, #1
 81056a8:	041b      	lsls	r3, r3, #16
 81056aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81056ae:	431a      	orrs	r2, r3
 81056b0:	687b      	ldr	r3, [r7, #4]
 81056b2:	691b      	ldr	r3, [r3, #16]
 81056b4:	3b01      	subs	r3, #1
 81056b6:	061b      	lsls	r3, r3, #24
 81056b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81056bc:	4932      	ldr	r1, [pc, #200]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056be:	4313      	orrs	r3, r2
 81056c0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81056c2:	4b31      	ldr	r3, [pc, #196]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 81056ca:	687b      	ldr	r3, [r7, #4]
 81056cc:	695b      	ldr	r3, [r3, #20]
 81056ce:	492e      	ldr	r1, [pc, #184]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056d0:	4313      	orrs	r3, r2
 81056d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81056d4:	4b2c      	ldr	r3, [pc, #176]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056d8:	f023 0220 	bic.w	r2, r3, #32
 81056dc:	687b      	ldr	r3, [r7, #4]
 81056de:	699b      	ldr	r3, [r3, #24]
 81056e0:	4929      	ldr	r1, [pc, #164]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056e2:	4313      	orrs	r3, r2
 81056e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81056e6:	4b28      	ldr	r3, [pc, #160]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056ea:	4a27      	ldr	r2, [pc, #156]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056ec:	f023 0310 	bic.w	r3, r3, #16
 81056f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81056f2:	4b25      	ldr	r3, [pc, #148]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 81056f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81056f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81056fa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81056fe:	687a      	ldr	r2, [r7, #4]
 8105700:	69d2      	ldr	r2, [r2, #28]
 8105702:	00d2      	lsls	r2, r2, #3
 8105704:	4920      	ldr	r1, [pc, #128]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105706:	4313      	orrs	r3, r2
 8105708:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810570a:	4b1f      	ldr	r3, [pc, #124]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 810570c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810570e:	4a1e      	ldr	r2, [pc, #120]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105710:	f043 0310 	orr.w	r3, r3, #16
 8105714:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105716:	683b      	ldr	r3, [r7, #0]
 8105718:	2b00      	cmp	r3, #0
 810571a:	d106      	bne.n	810572a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810571c:	4b1a      	ldr	r3, [pc, #104]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 810571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105720:	4a19      	ldr	r2, [pc, #100]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105722:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8105726:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8105728:	e00f      	b.n	810574a <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810572a:	683b      	ldr	r3, [r7, #0]
 810572c:	2b01      	cmp	r3, #1
 810572e:	d106      	bne.n	810573e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8105730:	4b15      	ldr	r3, [pc, #84]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105734:	4a14      	ldr	r2, [pc, #80]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105736:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810573a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810573c:	e005      	b.n	810574a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810573e:	4b12      	ldr	r3, [pc, #72]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105742:	4a11      	ldr	r2, [pc, #68]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105744:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8105748:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810574a:	4b0f      	ldr	r3, [pc, #60]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 810574c:	681b      	ldr	r3, [r3, #0]
 810574e:	4a0e      	ldr	r2, [pc, #56]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105750:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8105754:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105756:	f7fb fced 	bl	8101134 <HAL_GetTick>
 810575a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810575c:	e008      	b.n	8105770 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810575e:	f7fb fce9 	bl	8101134 <HAL_GetTick>
 8105762:	4602      	mov	r2, r0
 8105764:	68bb      	ldr	r3, [r7, #8]
 8105766:	1ad3      	subs	r3, r2, r3
 8105768:	2b02      	cmp	r3, #2
 810576a:	d901      	bls.n	8105770 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810576c:	2303      	movs	r3, #3
 810576e:	e006      	b.n	810577e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105770:	4b05      	ldr	r3, [pc, #20]	@ (8105788 <RCCEx_PLL2_Config+0x160>)
 8105772:	681b      	ldr	r3, [r3, #0]
 8105774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105778:	2b00      	cmp	r3, #0
 810577a:	d0f0      	beq.n	810575e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810577c:	7bfb      	ldrb	r3, [r7, #15]
}
 810577e:	4618      	mov	r0, r3
 8105780:	3710      	adds	r7, #16
 8105782:	46bd      	mov	sp, r7
 8105784:	bd80      	pop	{r7, pc}
 8105786:	bf00      	nop
 8105788:	58024400 	.word	0x58024400

0810578c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810578c:	b580      	push	{r7, lr}
 810578e:	b084      	sub	sp, #16
 8105790:	af00      	add	r7, sp, #0
 8105792:	6078      	str	r0, [r7, #4]
 8105794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105796:	2300      	movs	r3, #0
 8105798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810579a:	4b54      	ldr	r3, [pc, #336]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 810579c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810579e:	f003 0303 	and.w	r3, r3, #3
 81057a2:	2b03      	cmp	r3, #3
 81057a4:	d101      	bne.n	81057aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81057a6:	2301      	movs	r3, #1
 81057a8:	e09b      	b.n	81058e2 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81057aa:	4b50      	ldr	r3, [pc, #320]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81057ac:	681b      	ldr	r3, [r3, #0]
 81057ae:	4a4f      	ldr	r2, [pc, #316]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81057b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81057b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81057b6:	f7fb fcbd 	bl	8101134 <HAL_GetTick>
 81057ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81057bc:	e008      	b.n	81057d0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81057be:	f7fb fcb9 	bl	8101134 <HAL_GetTick>
 81057c2:	4602      	mov	r2, r0
 81057c4:	68bb      	ldr	r3, [r7, #8]
 81057c6:	1ad3      	subs	r3, r2, r3
 81057c8:	2b02      	cmp	r3, #2
 81057ca:	d901      	bls.n	81057d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81057cc:	2303      	movs	r3, #3
 81057ce:	e088      	b.n	81058e2 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81057d0:	4b46      	ldr	r3, [pc, #280]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81057d2:	681b      	ldr	r3, [r3, #0]
 81057d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81057d8:	2b00      	cmp	r3, #0
 81057da:	d1f0      	bne.n	81057be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81057dc:	4b43      	ldr	r3, [pc, #268]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81057de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81057e0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81057e4:	687b      	ldr	r3, [r7, #4]
 81057e6:	681b      	ldr	r3, [r3, #0]
 81057e8:	051b      	lsls	r3, r3, #20
 81057ea:	4940      	ldr	r1, [pc, #256]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81057ec:	4313      	orrs	r3, r2
 81057ee:	628b      	str	r3, [r1, #40]	@ 0x28
 81057f0:	687b      	ldr	r3, [r7, #4]
 81057f2:	685b      	ldr	r3, [r3, #4]
 81057f4:	3b01      	subs	r3, #1
 81057f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81057fa:	687b      	ldr	r3, [r7, #4]
 81057fc:	689b      	ldr	r3, [r3, #8]
 81057fe:	3b01      	subs	r3, #1
 8105800:	025b      	lsls	r3, r3, #9
 8105802:	b29b      	uxth	r3, r3
 8105804:	431a      	orrs	r2, r3
 8105806:	687b      	ldr	r3, [r7, #4]
 8105808:	68db      	ldr	r3, [r3, #12]
 810580a:	3b01      	subs	r3, #1
 810580c:	041b      	lsls	r3, r3, #16
 810580e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8105812:	431a      	orrs	r2, r3
 8105814:	687b      	ldr	r3, [r7, #4]
 8105816:	691b      	ldr	r3, [r3, #16]
 8105818:	3b01      	subs	r3, #1
 810581a:	061b      	lsls	r3, r3, #24
 810581c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8105820:	4932      	ldr	r1, [pc, #200]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105822:	4313      	orrs	r3, r2
 8105824:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8105826:	4b31      	ldr	r3, [pc, #196]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810582a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 810582e:	687b      	ldr	r3, [r7, #4]
 8105830:	695b      	ldr	r3, [r3, #20]
 8105832:	492e      	ldr	r1, [pc, #184]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105834:	4313      	orrs	r3, r2
 8105836:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8105838:	4b2c      	ldr	r3, [pc, #176]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 810583a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810583c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8105840:	687b      	ldr	r3, [r7, #4]
 8105842:	699b      	ldr	r3, [r3, #24]
 8105844:	4929      	ldr	r1, [pc, #164]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105846:	4313      	orrs	r3, r2
 8105848:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810584a:	4b28      	ldr	r3, [pc, #160]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 810584c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810584e:	4a27      	ldr	r2, [pc, #156]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8105854:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8105856:	4b25      	ldr	r3, [pc, #148]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810585a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810585e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8105862:	687a      	ldr	r2, [r7, #4]
 8105864:	69d2      	ldr	r2, [r2, #28]
 8105866:	00d2      	lsls	r2, r2, #3
 8105868:	4920      	ldr	r1, [pc, #128]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 810586a:	4313      	orrs	r3, r2
 810586c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810586e:	4b1f      	ldr	r3, [pc, #124]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105872:	4a1e      	ldr	r2, [pc, #120]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8105878:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810587a:	683b      	ldr	r3, [r7, #0]
 810587c:	2b00      	cmp	r3, #0
 810587e:	d106      	bne.n	810588e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8105880:	4b1a      	ldr	r3, [pc, #104]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105884:	4a19      	ldr	r2, [pc, #100]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105886:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 810588a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810588c:	e00f      	b.n	81058ae <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810588e:	683b      	ldr	r3, [r7, #0]
 8105890:	2b01      	cmp	r3, #1
 8105892:	d106      	bne.n	81058a2 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8105894:	4b15      	ldr	r3, [pc, #84]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 8105896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105898:	4a14      	ldr	r2, [pc, #80]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 810589a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810589e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81058a0:	e005      	b.n	81058ae <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81058a2:	4b12      	ldr	r3, [pc, #72]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81058a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81058a6:	4a11      	ldr	r2, [pc, #68]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81058a8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 81058ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81058ae:	4b0f      	ldr	r3, [pc, #60]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81058b0:	681b      	ldr	r3, [r3, #0]
 81058b2:	4a0e      	ldr	r2, [pc, #56]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81058b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81058b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81058ba:	f7fb fc3b 	bl	8101134 <HAL_GetTick>
 81058be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81058c0:	e008      	b.n	81058d4 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81058c2:	f7fb fc37 	bl	8101134 <HAL_GetTick>
 81058c6:	4602      	mov	r2, r0
 81058c8:	68bb      	ldr	r3, [r7, #8]
 81058ca:	1ad3      	subs	r3, r2, r3
 81058cc:	2b02      	cmp	r3, #2
 81058ce:	d901      	bls.n	81058d4 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81058d0:	2303      	movs	r3, #3
 81058d2:	e006      	b.n	81058e2 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81058d4:	4b05      	ldr	r3, [pc, #20]	@ (81058ec <RCCEx_PLL3_Config+0x160>)
 81058d6:	681b      	ldr	r3, [r3, #0]
 81058d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81058dc:	2b00      	cmp	r3, #0
 81058de:	d0f0      	beq.n	81058c2 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81058e0:	7bfb      	ldrb	r3, [r7, #15]
}
 81058e2:	4618      	mov	r0, r3
 81058e4:	3710      	adds	r7, #16
 81058e6:	46bd      	mov	sp, r7
 81058e8:	bd80      	pop	{r7, pc}
 81058ea:	bf00      	nop
 81058ec:	58024400 	.word	0x58024400

081058f0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81058f0:	b580      	push	{r7, lr}
 81058f2:	b084      	sub	sp, #16
 81058f4:	af00      	add	r7, sp, #0
 81058f6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81058f8:	687b      	ldr	r3, [r7, #4]
 81058fa:	2b00      	cmp	r3, #0
 81058fc:	d101      	bne.n	8105902 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81058fe:	2301      	movs	r3, #1
 8105900:	e10f      	b.n	8105b22 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8105902:	687b      	ldr	r3, [r7, #4]
 8105904:	2200      	movs	r2, #0
 8105906:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8105908:	687b      	ldr	r3, [r7, #4]
 810590a:	681b      	ldr	r3, [r3, #0]
 810590c:	4a87      	ldr	r2, [pc, #540]	@ (8105b2c <HAL_SPI_Init+0x23c>)
 810590e:	4293      	cmp	r3, r2
 8105910:	d00f      	beq.n	8105932 <HAL_SPI_Init+0x42>
 8105912:	687b      	ldr	r3, [r7, #4]
 8105914:	681b      	ldr	r3, [r3, #0]
 8105916:	4a86      	ldr	r2, [pc, #536]	@ (8105b30 <HAL_SPI_Init+0x240>)
 8105918:	4293      	cmp	r3, r2
 810591a:	d00a      	beq.n	8105932 <HAL_SPI_Init+0x42>
 810591c:	687b      	ldr	r3, [r7, #4]
 810591e:	681b      	ldr	r3, [r3, #0]
 8105920:	4a84      	ldr	r2, [pc, #528]	@ (8105b34 <HAL_SPI_Init+0x244>)
 8105922:	4293      	cmp	r3, r2
 8105924:	d005      	beq.n	8105932 <HAL_SPI_Init+0x42>
 8105926:	687b      	ldr	r3, [r7, #4]
 8105928:	68db      	ldr	r3, [r3, #12]
 810592a:	2b0f      	cmp	r3, #15
 810592c:	d901      	bls.n	8105932 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 810592e:	2301      	movs	r3, #1
 8105930:	e0f7      	b.n	8105b22 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8105932:	6878      	ldr	r0, [r7, #4]
 8105934:	f000 f900 	bl	8105b38 <SPI_GetPacketSize>
 8105938:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810593a:	687b      	ldr	r3, [r7, #4]
 810593c:	681b      	ldr	r3, [r3, #0]
 810593e:	4a7b      	ldr	r2, [pc, #492]	@ (8105b2c <HAL_SPI_Init+0x23c>)
 8105940:	4293      	cmp	r3, r2
 8105942:	d00c      	beq.n	810595e <HAL_SPI_Init+0x6e>
 8105944:	687b      	ldr	r3, [r7, #4]
 8105946:	681b      	ldr	r3, [r3, #0]
 8105948:	4a79      	ldr	r2, [pc, #484]	@ (8105b30 <HAL_SPI_Init+0x240>)
 810594a:	4293      	cmp	r3, r2
 810594c:	d007      	beq.n	810595e <HAL_SPI_Init+0x6e>
 810594e:	687b      	ldr	r3, [r7, #4]
 8105950:	681b      	ldr	r3, [r3, #0]
 8105952:	4a78      	ldr	r2, [pc, #480]	@ (8105b34 <HAL_SPI_Init+0x244>)
 8105954:	4293      	cmp	r3, r2
 8105956:	d002      	beq.n	810595e <HAL_SPI_Init+0x6e>
 8105958:	68fb      	ldr	r3, [r7, #12]
 810595a:	2b08      	cmp	r3, #8
 810595c:	d811      	bhi.n	8105982 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810595e:	687b      	ldr	r3, [r7, #4]
 8105960:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8105962:	4a72      	ldr	r2, [pc, #456]	@ (8105b2c <HAL_SPI_Init+0x23c>)
 8105964:	4293      	cmp	r3, r2
 8105966:	d009      	beq.n	810597c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8105968:	687b      	ldr	r3, [r7, #4]
 810596a:	681b      	ldr	r3, [r3, #0]
 810596c:	4a70      	ldr	r2, [pc, #448]	@ (8105b30 <HAL_SPI_Init+0x240>)
 810596e:	4293      	cmp	r3, r2
 8105970:	d004      	beq.n	810597c <HAL_SPI_Init+0x8c>
 8105972:	687b      	ldr	r3, [r7, #4]
 8105974:	681b      	ldr	r3, [r3, #0]
 8105976:	4a6f      	ldr	r2, [pc, #444]	@ (8105b34 <HAL_SPI_Init+0x244>)
 8105978:	4293      	cmp	r3, r2
 810597a:	d104      	bne.n	8105986 <HAL_SPI_Init+0x96>
 810597c:	68fb      	ldr	r3, [r7, #12]
 810597e:	2b10      	cmp	r3, #16
 8105980:	d901      	bls.n	8105986 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8105982:	2301      	movs	r3, #1
 8105984:	e0cd      	b.n	8105b22 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8105986:	687b      	ldr	r3, [r7, #4]
 8105988:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810598c:	b2db      	uxtb	r3, r3
 810598e:	2b00      	cmp	r3, #0
 8105990:	d106      	bne.n	81059a0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8105992:	687b      	ldr	r3, [r7, #4]
 8105994:	2200      	movs	r2, #0
 8105996:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810599a:	6878      	ldr	r0, [r7, #4]
 810599c:	f7fb f994 	bl	8100cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81059a0:	687b      	ldr	r3, [r7, #4]
 81059a2:	2202      	movs	r2, #2
 81059a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81059a8:	687b      	ldr	r3, [r7, #4]
 81059aa:	681b      	ldr	r3, [r3, #0]
 81059ac:	681a      	ldr	r2, [r3, #0]
 81059ae:	687b      	ldr	r3, [r7, #4]
 81059b0:	681b      	ldr	r3, [r3, #0]
 81059b2:	f022 0201 	bic.w	r2, r2, #1
 81059b6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 81059b8:	687b      	ldr	r3, [r7, #4]
 81059ba:	681b      	ldr	r3, [r3, #0]
 81059bc:	689b      	ldr	r3, [r3, #8]
 81059be:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 81059c2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81059c4:	687b      	ldr	r3, [r7, #4]
 81059c6:	699b      	ldr	r3, [r3, #24]
 81059c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81059cc:	d119      	bne.n	8105a02 <HAL_SPI_Init+0x112>
 81059ce:	687b      	ldr	r3, [r7, #4]
 81059d0:	685b      	ldr	r3, [r3, #4]
 81059d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81059d6:	d103      	bne.n	81059e0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81059d8:	687b      	ldr	r3, [r7, #4]
 81059da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81059dc:	2b00      	cmp	r3, #0
 81059de:	d008      	beq.n	81059f2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81059e0:	687b      	ldr	r3, [r7, #4]
 81059e2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81059e4:	2b00      	cmp	r3, #0
 81059e6:	d10c      	bne.n	8105a02 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 81059e8:	687b      	ldr	r3, [r7, #4]
 81059ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81059ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81059f0:	d107      	bne.n	8105a02 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81059f2:	687b      	ldr	r3, [r7, #4]
 81059f4:	681b      	ldr	r3, [r3, #0]
 81059f6:	681a      	ldr	r2, [r3, #0]
 81059f8:	687b      	ldr	r3, [r7, #4]
 81059fa:	681b      	ldr	r3, [r3, #0]
 81059fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8105a00:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8105a02:	687b      	ldr	r3, [r7, #4]
 8105a04:	685b      	ldr	r3, [r3, #4]
 8105a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8105a0a:	2b00      	cmp	r3, #0
 8105a0c:	d00f      	beq.n	8105a2e <HAL_SPI_Init+0x13e>
 8105a0e:	687b      	ldr	r3, [r7, #4]
 8105a10:	68db      	ldr	r3, [r3, #12]
 8105a12:	2b06      	cmp	r3, #6
 8105a14:	d90b      	bls.n	8105a2e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8105a16:	687b      	ldr	r3, [r7, #4]
 8105a18:	681b      	ldr	r3, [r3, #0]
 8105a1a:	681b      	ldr	r3, [r3, #0]
 8105a1c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8105a20:	687b      	ldr	r3, [r7, #4]
 8105a22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8105a24:	687b      	ldr	r3, [r7, #4]
 8105a26:	681b      	ldr	r3, [r3, #0]
 8105a28:	430a      	orrs	r2, r1
 8105a2a:	601a      	str	r2, [r3, #0]
 8105a2c:	e007      	b.n	8105a3e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8105a2e:	687b      	ldr	r3, [r7, #4]
 8105a30:	681b      	ldr	r3, [r3, #0]
 8105a32:	681a      	ldr	r2, [r3, #0]
 8105a34:	687b      	ldr	r3, [r7, #4]
 8105a36:	681b      	ldr	r3, [r3, #0]
 8105a38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8105a3c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8105a3e:	687b      	ldr	r3, [r7, #4]
 8105a40:	69da      	ldr	r2, [r3, #28]
 8105a42:	687b      	ldr	r3, [r7, #4]
 8105a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105a46:	431a      	orrs	r2, r3
 8105a48:	68bb      	ldr	r3, [r7, #8]
 8105a4a:	431a      	orrs	r2, r3
 8105a4c:	687b      	ldr	r3, [r7, #4]
 8105a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105a50:	ea42 0103 	orr.w	r1, r2, r3
 8105a54:	687b      	ldr	r3, [r7, #4]
 8105a56:	68da      	ldr	r2, [r3, #12]
 8105a58:	687b      	ldr	r3, [r7, #4]
 8105a5a:	681b      	ldr	r3, [r3, #0]
 8105a5c:	430a      	orrs	r2, r1
 8105a5e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8105a60:	687b      	ldr	r3, [r7, #4]
 8105a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8105a64:	687b      	ldr	r3, [r7, #4]
 8105a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8105a68:	431a      	orrs	r2, r3
 8105a6a:	687b      	ldr	r3, [r7, #4]
 8105a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105a6e:	431a      	orrs	r2, r3
 8105a70:	687b      	ldr	r3, [r7, #4]
 8105a72:	699b      	ldr	r3, [r3, #24]
 8105a74:	431a      	orrs	r2, r3
 8105a76:	687b      	ldr	r3, [r7, #4]
 8105a78:	691b      	ldr	r3, [r3, #16]
 8105a7a:	431a      	orrs	r2, r3
 8105a7c:	687b      	ldr	r3, [r7, #4]
 8105a7e:	695b      	ldr	r3, [r3, #20]
 8105a80:	431a      	orrs	r2, r3
 8105a82:	687b      	ldr	r3, [r7, #4]
 8105a84:	6a1b      	ldr	r3, [r3, #32]
 8105a86:	431a      	orrs	r2, r3
 8105a88:	687b      	ldr	r3, [r7, #4]
 8105a8a:	685b      	ldr	r3, [r3, #4]
 8105a8c:	431a      	orrs	r2, r3
 8105a8e:	687b      	ldr	r3, [r7, #4]
 8105a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105a92:	431a      	orrs	r2, r3
 8105a94:	687b      	ldr	r3, [r7, #4]
 8105a96:	689b      	ldr	r3, [r3, #8]
 8105a98:	431a      	orrs	r2, r3
 8105a9a:	687b      	ldr	r3, [r7, #4]
 8105a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105a9e:	ea42 0103 	orr.w	r1, r2, r3
 8105aa2:	687b      	ldr	r3, [r7, #4]
 8105aa4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8105aa6:	687b      	ldr	r3, [r7, #4]
 8105aa8:	681b      	ldr	r3, [r3, #0]
 8105aaa:	430a      	orrs	r2, r1
 8105aac:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8105aae:	687b      	ldr	r3, [r7, #4]
 8105ab0:	685b      	ldr	r3, [r3, #4]
 8105ab2:	2b00      	cmp	r3, #0
 8105ab4:	d113      	bne.n	8105ade <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8105ab6:	687b      	ldr	r3, [r7, #4]
 8105ab8:	681b      	ldr	r3, [r3, #0]
 8105aba:	689b      	ldr	r3, [r3, #8]
 8105abc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8105ac0:	687b      	ldr	r3, [r7, #4]
 8105ac2:	681b      	ldr	r3, [r3, #0]
 8105ac4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8105ac8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8105aca:	687b      	ldr	r3, [r7, #4]
 8105acc:	681b      	ldr	r3, [r3, #0]
 8105ace:	689b      	ldr	r3, [r3, #8]
 8105ad0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8105ad4:	687b      	ldr	r3, [r7, #4]
 8105ad6:	681b      	ldr	r3, [r3, #0]
 8105ad8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8105adc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8105ade:	687b      	ldr	r3, [r7, #4]
 8105ae0:	681b      	ldr	r3, [r3, #0]
 8105ae2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8105ae4:	687b      	ldr	r3, [r7, #4]
 8105ae6:	681b      	ldr	r3, [r3, #0]
 8105ae8:	f022 0201 	bic.w	r2, r2, #1
 8105aec:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8105aee:	687b      	ldr	r3, [r7, #4]
 8105af0:	685b      	ldr	r3, [r3, #4]
 8105af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8105af6:	2b00      	cmp	r3, #0
 8105af8:	d00a      	beq.n	8105b10 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8105afa:	687b      	ldr	r3, [r7, #4]
 8105afc:	681b      	ldr	r3, [r3, #0]
 8105afe:	68db      	ldr	r3, [r3, #12]
 8105b00:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8105b04:	687b      	ldr	r3, [r7, #4]
 8105b06:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8105b08:	687b      	ldr	r3, [r7, #4]
 8105b0a:	681b      	ldr	r3, [r3, #0]
 8105b0c:	430a      	orrs	r2, r1
 8105b0e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8105b10:	687b      	ldr	r3, [r7, #4]
 8105b12:	2200      	movs	r2, #0
 8105b14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8105b18:	687b      	ldr	r3, [r7, #4]
 8105b1a:	2201      	movs	r2, #1
 8105b1c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8105b20:	2300      	movs	r3, #0
}
 8105b22:	4618      	mov	r0, r3
 8105b24:	3710      	adds	r7, #16
 8105b26:	46bd      	mov	sp, r7
 8105b28:	bd80      	pop	{r7, pc}
 8105b2a:	bf00      	nop
 8105b2c:	40013000 	.word	0x40013000
 8105b30:	40003800 	.word	0x40003800
 8105b34:	40003c00 	.word	0x40003c00

08105b38 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8105b38:	b480      	push	{r7}
 8105b3a:	b085      	sub	sp, #20
 8105b3c:	af00      	add	r7, sp, #0
 8105b3e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8105b40:	687b      	ldr	r3, [r7, #4]
 8105b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105b44:	095b      	lsrs	r3, r3, #5
 8105b46:	3301      	adds	r3, #1
 8105b48:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8105b4a:	687b      	ldr	r3, [r7, #4]
 8105b4c:	68db      	ldr	r3, [r3, #12]
 8105b4e:	3301      	adds	r3, #1
 8105b50:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8105b52:	68bb      	ldr	r3, [r7, #8]
 8105b54:	3307      	adds	r3, #7
 8105b56:	08db      	lsrs	r3, r3, #3
 8105b58:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8105b5a:	68bb      	ldr	r3, [r7, #8]
 8105b5c:	68fa      	ldr	r2, [r7, #12]
 8105b5e:	fb02 f303 	mul.w	r3, r2, r3
}
 8105b62:	4618      	mov	r0, r3
 8105b64:	3714      	adds	r7, #20
 8105b66:	46bd      	mov	sp, r7
 8105b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b6c:	4770      	bx	lr

08105b6e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8105b6e:	b580      	push	{r7, lr}
 8105b70:	b082      	sub	sp, #8
 8105b72:	af00      	add	r7, sp, #0
 8105b74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8105b76:	687b      	ldr	r3, [r7, #4]
 8105b78:	2b00      	cmp	r3, #0
 8105b7a:	d101      	bne.n	8105b80 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8105b7c:	2301      	movs	r3, #1
 8105b7e:	e049      	b.n	8105c14 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105b80:	687b      	ldr	r3, [r7, #4]
 8105b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8105b86:	b2db      	uxtb	r3, r3
 8105b88:	2b00      	cmp	r3, #0
 8105b8a:	d106      	bne.n	8105b9a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105b8c:	687b      	ldr	r3, [r7, #4]
 8105b8e:	2200      	movs	r2, #0
 8105b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8105b94:	6878      	ldr	r0, [r7, #4]
 8105b96:	f7fb f903 	bl	8100da0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105b9a:	687b      	ldr	r3, [r7, #4]
 8105b9c:	2202      	movs	r2, #2
 8105b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105ba2:	687b      	ldr	r3, [r7, #4]
 8105ba4:	681a      	ldr	r2, [r3, #0]
 8105ba6:	687b      	ldr	r3, [r7, #4]
 8105ba8:	3304      	adds	r3, #4
 8105baa:	4619      	mov	r1, r3
 8105bac:	4610      	mov	r0, r2
 8105bae:	f000 fa99 	bl	81060e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105bb2:	687b      	ldr	r3, [r7, #4]
 8105bb4:	2201      	movs	r2, #1
 8105bb6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105bba:	687b      	ldr	r3, [r7, #4]
 8105bbc:	2201      	movs	r2, #1
 8105bbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8105bc2:	687b      	ldr	r3, [r7, #4]
 8105bc4:	2201      	movs	r2, #1
 8105bc6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8105bca:	687b      	ldr	r3, [r7, #4]
 8105bcc:	2201      	movs	r2, #1
 8105bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8105bd2:	687b      	ldr	r3, [r7, #4]
 8105bd4:	2201      	movs	r2, #1
 8105bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8105bda:	687b      	ldr	r3, [r7, #4]
 8105bdc:	2201      	movs	r2, #1
 8105bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8105be2:	687b      	ldr	r3, [r7, #4]
 8105be4:	2201      	movs	r2, #1
 8105be6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105bea:	687b      	ldr	r3, [r7, #4]
 8105bec:	2201      	movs	r2, #1
 8105bee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8105bf2:	687b      	ldr	r3, [r7, #4]
 8105bf4:	2201      	movs	r2, #1
 8105bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8105bfa:	687b      	ldr	r3, [r7, #4]
 8105bfc:	2201      	movs	r2, #1
 8105bfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8105c02:	687b      	ldr	r3, [r7, #4]
 8105c04:	2201      	movs	r2, #1
 8105c06:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105c0a:	687b      	ldr	r3, [r7, #4]
 8105c0c:	2201      	movs	r2, #1
 8105c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8105c12:	2300      	movs	r3, #0
}
 8105c14:	4618      	mov	r0, r3
 8105c16:	3708      	adds	r7, #8
 8105c18:	46bd      	mov	sp, r7
 8105c1a:	bd80      	pop	{r7, pc}

08105c1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8105c1c:	b580      	push	{r7, lr}
 8105c1e:	b082      	sub	sp, #8
 8105c20:	af00      	add	r7, sp, #0
 8105c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8105c24:	687b      	ldr	r3, [r7, #4]
 8105c26:	2b00      	cmp	r3, #0
 8105c28:	d101      	bne.n	8105c2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8105c2a:	2301      	movs	r3, #1
 8105c2c:	e049      	b.n	8105cc2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8105c2e:	687b      	ldr	r3, [r7, #4]
 8105c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8105c34:	b2db      	uxtb	r3, r3
 8105c36:	2b00      	cmp	r3, #0
 8105c38:	d106      	bne.n	8105c48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8105c3a:	687b      	ldr	r3, [r7, #4]
 8105c3c:	2200      	movs	r2, #0
 8105c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8105c42:	6878      	ldr	r0, [r7, #4]
 8105c44:	f7fb f88a 	bl	8100d5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105c48:	687b      	ldr	r3, [r7, #4]
 8105c4a:	2202      	movs	r2, #2
 8105c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105c50:	687b      	ldr	r3, [r7, #4]
 8105c52:	681a      	ldr	r2, [r3, #0]
 8105c54:	687b      	ldr	r3, [r7, #4]
 8105c56:	3304      	adds	r3, #4
 8105c58:	4619      	mov	r1, r3
 8105c5a:	4610      	mov	r0, r2
 8105c5c:	f000 fa42 	bl	81060e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105c60:	687b      	ldr	r3, [r7, #4]
 8105c62:	2201      	movs	r2, #1
 8105c64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105c68:	687b      	ldr	r3, [r7, #4]
 8105c6a:	2201      	movs	r2, #1
 8105c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8105c70:	687b      	ldr	r3, [r7, #4]
 8105c72:	2201      	movs	r2, #1
 8105c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8105c78:	687b      	ldr	r3, [r7, #4]
 8105c7a:	2201      	movs	r2, #1
 8105c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8105c80:	687b      	ldr	r3, [r7, #4]
 8105c82:	2201      	movs	r2, #1
 8105c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8105c88:	687b      	ldr	r3, [r7, #4]
 8105c8a:	2201      	movs	r2, #1
 8105c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8105c90:	687b      	ldr	r3, [r7, #4]
 8105c92:	2201      	movs	r2, #1
 8105c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105c98:	687b      	ldr	r3, [r7, #4]
 8105c9a:	2201      	movs	r2, #1
 8105c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8105ca0:	687b      	ldr	r3, [r7, #4]
 8105ca2:	2201      	movs	r2, #1
 8105ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8105ca8:	687b      	ldr	r3, [r7, #4]
 8105caa:	2201      	movs	r2, #1
 8105cac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8105cb0:	687b      	ldr	r3, [r7, #4]
 8105cb2:	2201      	movs	r2, #1
 8105cb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8105cb8:	687b      	ldr	r3, [r7, #4]
 8105cba:	2201      	movs	r2, #1
 8105cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8105cc0:	2300      	movs	r3, #0
}
 8105cc2:	4618      	mov	r0, r3
 8105cc4:	3708      	adds	r7, #8
 8105cc6:	46bd      	mov	sp, r7
 8105cc8:	bd80      	pop	{r7, pc}
	...

08105ccc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8105ccc:	b580      	push	{r7, lr}
 8105cce:	b086      	sub	sp, #24
 8105cd0:	af00      	add	r7, sp, #0
 8105cd2:	60f8      	str	r0, [r7, #12]
 8105cd4:	60b9      	str	r1, [r7, #8]
 8105cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8105cd8:	2300      	movs	r3, #0
 8105cda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8105cdc:	68fb      	ldr	r3, [r7, #12]
 8105cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8105ce2:	2b01      	cmp	r3, #1
 8105ce4:	d101      	bne.n	8105cea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8105ce6:	2302      	movs	r3, #2
 8105ce8:	e0ff      	b.n	8105eea <HAL_TIM_PWM_ConfigChannel+0x21e>
 8105cea:	68fb      	ldr	r3, [r7, #12]
 8105cec:	2201      	movs	r2, #1
 8105cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8105cf2:	687b      	ldr	r3, [r7, #4]
 8105cf4:	2b14      	cmp	r3, #20
 8105cf6:	f200 80f0 	bhi.w	8105eda <HAL_TIM_PWM_ConfigChannel+0x20e>
 8105cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8105d00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8105cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d00:	08105d55 	.word	0x08105d55
 8105d04:	08105edb 	.word	0x08105edb
 8105d08:	08105edb 	.word	0x08105edb
 8105d0c:	08105edb 	.word	0x08105edb
 8105d10:	08105d95 	.word	0x08105d95
 8105d14:	08105edb 	.word	0x08105edb
 8105d18:	08105edb 	.word	0x08105edb
 8105d1c:	08105edb 	.word	0x08105edb
 8105d20:	08105dd7 	.word	0x08105dd7
 8105d24:	08105edb 	.word	0x08105edb
 8105d28:	08105edb 	.word	0x08105edb
 8105d2c:	08105edb 	.word	0x08105edb
 8105d30:	08105e17 	.word	0x08105e17
 8105d34:	08105edb 	.word	0x08105edb
 8105d38:	08105edb 	.word	0x08105edb
 8105d3c:	08105edb 	.word	0x08105edb
 8105d40:	08105e59 	.word	0x08105e59
 8105d44:	08105edb 	.word	0x08105edb
 8105d48:	08105edb 	.word	0x08105edb
 8105d4c:	08105edb 	.word	0x08105edb
 8105d50:	08105e99 	.word	0x08105e99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8105d54:	68fb      	ldr	r3, [r7, #12]
 8105d56:	681b      	ldr	r3, [r3, #0]
 8105d58:	68b9      	ldr	r1, [r7, #8]
 8105d5a:	4618      	mov	r0, r3
 8105d5c:	f000 fa62 	bl	8106224 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8105d60:	68fb      	ldr	r3, [r7, #12]
 8105d62:	681b      	ldr	r3, [r3, #0]
 8105d64:	699a      	ldr	r2, [r3, #24]
 8105d66:	68fb      	ldr	r3, [r7, #12]
 8105d68:	681b      	ldr	r3, [r3, #0]
 8105d6a:	f042 0208 	orr.w	r2, r2, #8
 8105d6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8105d70:	68fb      	ldr	r3, [r7, #12]
 8105d72:	681b      	ldr	r3, [r3, #0]
 8105d74:	699a      	ldr	r2, [r3, #24]
 8105d76:	68fb      	ldr	r3, [r7, #12]
 8105d78:	681b      	ldr	r3, [r3, #0]
 8105d7a:	f022 0204 	bic.w	r2, r2, #4
 8105d7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8105d80:	68fb      	ldr	r3, [r7, #12]
 8105d82:	681b      	ldr	r3, [r3, #0]
 8105d84:	6999      	ldr	r1, [r3, #24]
 8105d86:	68bb      	ldr	r3, [r7, #8]
 8105d88:	691a      	ldr	r2, [r3, #16]
 8105d8a:	68fb      	ldr	r3, [r7, #12]
 8105d8c:	681b      	ldr	r3, [r3, #0]
 8105d8e:	430a      	orrs	r2, r1
 8105d90:	619a      	str	r2, [r3, #24]
      break;
 8105d92:	e0a5      	b.n	8105ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8105d94:	68fb      	ldr	r3, [r7, #12]
 8105d96:	681b      	ldr	r3, [r3, #0]
 8105d98:	68b9      	ldr	r1, [r7, #8]
 8105d9a:	4618      	mov	r0, r3
 8105d9c:	f000 fad2 	bl	8106344 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8105da0:	68fb      	ldr	r3, [r7, #12]
 8105da2:	681b      	ldr	r3, [r3, #0]
 8105da4:	699a      	ldr	r2, [r3, #24]
 8105da6:	68fb      	ldr	r3, [r7, #12]
 8105da8:	681b      	ldr	r3, [r3, #0]
 8105daa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8105dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8105db0:	68fb      	ldr	r3, [r7, #12]
 8105db2:	681b      	ldr	r3, [r3, #0]
 8105db4:	699a      	ldr	r2, [r3, #24]
 8105db6:	68fb      	ldr	r3, [r7, #12]
 8105db8:	681b      	ldr	r3, [r3, #0]
 8105dba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8105dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105dc0:	68fb      	ldr	r3, [r7, #12]
 8105dc2:	681b      	ldr	r3, [r3, #0]
 8105dc4:	6999      	ldr	r1, [r3, #24]
 8105dc6:	68bb      	ldr	r3, [r7, #8]
 8105dc8:	691b      	ldr	r3, [r3, #16]
 8105dca:	021a      	lsls	r2, r3, #8
 8105dcc:	68fb      	ldr	r3, [r7, #12]
 8105dce:	681b      	ldr	r3, [r3, #0]
 8105dd0:	430a      	orrs	r2, r1
 8105dd2:	619a      	str	r2, [r3, #24]
      break;
 8105dd4:	e084      	b.n	8105ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8105dd6:	68fb      	ldr	r3, [r7, #12]
 8105dd8:	681b      	ldr	r3, [r3, #0]
 8105dda:	68b9      	ldr	r1, [r7, #8]
 8105ddc:	4618      	mov	r0, r3
 8105dde:	f000 fb3b 	bl	8106458 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8105de2:	68fb      	ldr	r3, [r7, #12]
 8105de4:	681b      	ldr	r3, [r3, #0]
 8105de6:	69da      	ldr	r2, [r3, #28]
 8105de8:	68fb      	ldr	r3, [r7, #12]
 8105dea:	681b      	ldr	r3, [r3, #0]
 8105dec:	f042 0208 	orr.w	r2, r2, #8
 8105df0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8105df2:	68fb      	ldr	r3, [r7, #12]
 8105df4:	681b      	ldr	r3, [r3, #0]
 8105df6:	69da      	ldr	r2, [r3, #28]
 8105df8:	68fb      	ldr	r3, [r7, #12]
 8105dfa:	681b      	ldr	r3, [r3, #0]
 8105dfc:	f022 0204 	bic.w	r2, r2, #4
 8105e00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8105e02:	68fb      	ldr	r3, [r7, #12]
 8105e04:	681b      	ldr	r3, [r3, #0]
 8105e06:	69d9      	ldr	r1, [r3, #28]
 8105e08:	68bb      	ldr	r3, [r7, #8]
 8105e0a:	691a      	ldr	r2, [r3, #16]
 8105e0c:	68fb      	ldr	r3, [r7, #12]
 8105e0e:	681b      	ldr	r3, [r3, #0]
 8105e10:	430a      	orrs	r2, r1
 8105e12:	61da      	str	r2, [r3, #28]
      break;
 8105e14:	e064      	b.n	8105ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8105e16:	68fb      	ldr	r3, [r7, #12]
 8105e18:	681b      	ldr	r3, [r3, #0]
 8105e1a:	68b9      	ldr	r1, [r7, #8]
 8105e1c:	4618      	mov	r0, r3
 8105e1e:	f000 fba3 	bl	8106568 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8105e22:	68fb      	ldr	r3, [r7, #12]
 8105e24:	681b      	ldr	r3, [r3, #0]
 8105e26:	69da      	ldr	r2, [r3, #28]
 8105e28:	68fb      	ldr	r3, [r7, #12]
 8105e2a:	681b      	ldr	r3, [r3, #0]
 8105e2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8105e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8105e32:	68fb      	ldr	r3, [r7, #12]
 8105e34:	681b      	ldr	r3, [r3, #0]
 8105e36:	69da      	ldr	r2, [r3, #28]
 8105e38:	68fb      	ldr	r3, [r7, #12]
 8105e3a:	681b      	ldr	r3, [r3, #0]
 8105e3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8105e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8105e42:	68fb      	ldr	r3, [r7, #12]
 8105e44:	681b      	ldr	r3, [r3, #0]
 8105e46:	69d9      	ldr	r1, [r3, #28]
 8105e48:	68bb      	ldr	r3, [r7, #8]
 8105e4a:	691b      	ldr	r3, [r3, #16]
 8105e4c:	021a      	lsls	r2, r3, #8
 8105e4e:	68fb      	ldr	r3, [r7, #12]
 8105e50:	681b      	ldr	r3, [r3, #0]
 8105e52:	430a      	orrs	r2, r1
 8105e54:	61da      	str	r2, [r3, #28]
      break;
 8105e56:	e043      	b.n	8105ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8105e58:	68fb      	ldr	r3, [r7, #12]
 8105e5a:	681b      	ldr	r3, [r3, #0]
 8105e5c:	68b9      	ldr	r1, [r7, #8]
 8105e5e:	4618      	mov	r0, r3
 8105e60:	f000 fbec 	bl	810663c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8105e64:	68fb      	ldr	r3, [r7, #12]
 8105e66:	681b      	ldr	r3, [r3, #0]
 8105e68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8105e6a:	68fb      	ldr	r3, [r7, #12]
 8105e6c:	681b      	ldr	r3, [r3, #0]
 8105e6e:	f042 0208 	orr.w	r2, r2, #8
 8105e72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8105e74:	68fb      	ldr	r3, [r7, #12]
 8105e76:	681b      	ldr	r3, [r3, #0]
 8105e78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8105e7a:	68fb      	ldr	r3, [r7, #12]
 8105e7c:	681b      	ldr	r3, [r3, #0]
 8105e7e:	f022 0204 	bic.w	r2, r2, #4
 8105e82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8105e84:	68fb      	ldr	r3, [r7, #12]
 8105e86:	681b      	ldr	r3, [r3, #0]
 8105e88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8105e8a:	68bb      	ldr	r3, [r7, #8]
 8105e8c:	691a      	ldr	r2, [r3, #16]
 8105e8e:	68fb      	ldr	r3, [r7, #12]
 8105e90:	681b      	ldr	r3, [r3, #0]
 8105e92:	430a      	orrs	r2, r1
 8105e94:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8105e96:	e023      	b.n	8105ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8105e98:	68fb      	ldr	r3, [r7, #12]
 8105e9a:	681b      	ldr	r3, [r3, #0]
 8105e9c:	68b9      	ldr	r1, [r7, #8]
 8105e9e:	4618      	mov	r0, r3
 8105ea0:	f000 fc30 	bl	8106704 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8105ea4:	68fb      	ldr	r3, [r7, #12]
 8105ea6:	681b      	ldr	r3, [r3, #0]
 8105ea8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8105eaa:	68fb      	ldr	r3, [r7, #12]
 8105eac:	681b      	ldr	r3, [r3, #0]
 8105eae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8105eb2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8105eb4:	68fb      	ldr	r3, [r7, #12]
 8105eb6:	681b      	ldr	r3, [r3, #0]
 8105eb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8105eba:	68fb      	ldr	r3, [r7, #12]
 8105ebc:	681b      	ldr	r3, [r3, #0]
 8105ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8105ec2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8105ec4:	68fb      	ldr	r3, [r7, #12]
 8105ec6:	681b      	ldr	r3, [r3, #0]
 8105ec8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8105eca:	68bb      	ldr	r3, [r7, #8]
 8105ecc:	691b      	ldr	r3, [r3, #16]
 8105ece:	021a      	lsls	r2, r3, #8
 8105ed0:	68fb      	ldr	r3, [r7, #12]
 8105ed2:	681b      	ldr	r3, [r3, #0]
 8105ed4:	430a      	orrs	r2, r1
 8105ed6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8105ed8:	e002      	b.n	8105ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8105eda:	2301      	movs	r3, #1
 8105edc:	75fb      	strb	r3, [r7, #23]
      break;
 8105ede:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8105ee0:	68fb      	ldr	r3, [r7, #12]
 8105ee2:	2200      	movs	r2, #0
 8105ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8105ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8105eea:	4618      	mov	r0, r3
 8105eec:	3718      	adds	r7, #24
 8105eee:	46bd      	mov	sp, r7
 8105ef0:	bd80      	pop	{r7, pc}
 8105ef2:	bf00      	nop

08105ef4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8105ef4:	b580      	push	{r7, lr}
 8105ef6:	b084      	sub	sp, #16
 8105ef8:	af00      	add	r7, sp, #0
 8105efa:	6078      	str	r0, [r7, #4]
 8105efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8105efe:	2300      	movs	r3, #0
 8105f00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8105f02:	687b      	ldr	r3, [r7, #4]
 8105f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8105f08:	2b01      	cmp	r3, #1
 8105f0a:	d101      	bne.n	8105f10 <HAL_TIM_ConfigClockSource+0x1c>
 8105f0c:	2302      	movs	r3, #2
 8105f0e:	e0de      	b.n	81060ce <HAL_TIM_ConfigClockSource+0x1da>
 8105f10:	687b      	ldr	r3, [r7, #4]
 8105f12:	2201      	movs	r2, #1
 8105f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8105f18:	687b      	ldr	r3, [r7, #4]
 8105f1a:	2202      	movs	r2, #2
 8105f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8105f20:	687b      	ldr	r3, [r7, #4]
 8105f22:	681b      	ldr	r3, [r3, #0]
 8105f24:	689b      	ldr	r3, [r3, #8]
 8105f26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8105f28:	68bb      	ldr	r3, [r7, #8]
 8105f2a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8105f2e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8105f32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8105f34:	68bb      	ldr	r3, [r7, #8]
 8105f36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8105f3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8105f3c:	687b      	ldr	r3, [r7, #4]
 8105f3e:	681b      	ldr	r3, [r3, #0]
 8105f40:	68ba      	ldr	r2, [r7, #8]
 8105f42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8105f44:	683b      	ldr	r3, [r7, #0]
 8105f46:	681b      	ldr	r3, [r3, #0]
 8105f48:	4a63      	ldr	r2, [pc, #396]	@ (81060d8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8105f4a:	4293      	cmp	r3, r2
 8105f4c:	f000 80a9 	beq.w	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105f50:	4a61      	ldr	r2, [pc, #388]	@ (81060d8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8105f52:	4293      	cmp	r3, r2
 8105f54:	f200 80ae 	bhi.w	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105f58:	4a60      	ldr	r2, [pc, #384]	@ (81060dc <HAL_TIM_ConfigClockSource+0x1e8>)
 8105f5a:	4293      	cmp	r3, r2
 8105f5c:	f000 80a1 	beq.w	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105f60:	4a5e      	ldr	r2, [pc, #376]	@ (81060dc <HAL_TIM_ConfigClockSource+0x1e8>)
 8105f62:	4293      	cmp	r3, r2
 8105f64:	f200 80a6 	bhi.w	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105f68:	4a5d      	ldr	r2, [pc, #372]	@ (81060e0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8105f6a:	4293      	cmp	r3, r2
 8105f6c:	f000 8099 	beq.w	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105f70:	4a5b      	ldr	r2, [pc, #364]	@ (81060e0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8105f72:	4293      	cmp	r3, r2
 8105f74:	f200 809e 	bhi.w	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105f78:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8105f7c:	f000 8091 	beq.w	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105f80:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8105f84:	f200 8096 	bhi.w	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105f88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105f8c:	f000 8089 	beq.w	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105f90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105f94:	f200 808e 	bhi.w	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105f98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105f9c:	d03e      	beq.n	810601c <HAL_TIM_ConfigClockSource+0x128>
 8105f9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105fa2:	f200 8087 	bhi.w	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105faa:	f000 8086 	beq.w	81060ba <HAL_TIM_ConfigClockSource+0x1c6>
 8105fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105fb2:	d87f      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fb4:	2b70      	cmp	r3, #112	@ 0x70
 8105fb6:	d01a      	beq.n	8105fee <HAL_TIM_ConfigClockSource+0xfa>
 8105fb8:	2b70      	cmp	r3, #112	@ 0x70
 8105fba:	d87b      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fbc:	2b60      	cmp	r3, #96	@ 0x60
 8105fbe:	d050      	beq.n	8106062 <HAL_TIM_ConfigClockSource+0x16e>
 8105fc0:	2b60      	cmp	r3, #96	@ 0x60
 8105fc2:	d877      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fc4:	2b50      	cmp	r3, #80	@ 0x50
 8105fc6:	d03c      	beq.n	8106042 <HAL_TIM_ConfigClockSource+0x14e>
 8105fc8:	2b50      	cmp	r3, #80	@ 0x50
 8105fca:	d873      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fcc:	2b40      	cmp	r3, #64	@ 0x40
 8105fce:	d058      	beq.n	8106082 <HAL_TIM_ConfigClockSource+0x18e>
 8105fd0:	2b40      	cmp	r3, #64	@ 0x40
 8105fd2:	d86f      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fd4:	2b30      	cmp	r3, #48	@ 0x30
 8105fd6:	d064      	beq.n	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105fd8:	2b30      	cmp	r3, #48	@ 0x30
 8105fda:	d86b      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fdc:	2b20      	cmp	r3, #32
 8105fde:	d060      	beq.n	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105fe0:	2b20      	cmp	r3, #32
 8105fe2:	d867      	bhi.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
 8105fe4:	2b00      	cmp	r3, #0
 8105fe6:	d05c      	beq.n	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105fe8:	2b10      	cmp	r3, #16
 8105fea:	d05a      	beq.n	81060a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8105fec:	e062      	b.n	81060b4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8105fee:	687b      	ldr	r3, [r7, #4]
 8105ff0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8105ff2:	683b      	ldr	r3, [r7, #0]
 8105ff4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8105ff6:	683b      	ldr	r3, [r7, #0]
 8105ff8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8105ffa:	683b      	ldr	r3, [r7, #0]
 8105ffc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8105ffe:	f000 fc63 	bl	81068c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8106002:	687b      	ldr	r3, [r7, #4]
 8106004:	681b      	ldr	r3, [r3, #0]
 8106006:	689b      	ldr	r3, [r3, #8]
 8106008:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 810600a:	68bb      	ldr	r3, [r7, #8]
 810600c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8106010:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8106012:	687b      	ldr	r3, [r7, #4]
 8106014:	681b      	ldr	r3, [r3, #0]
 8106016:	68ba      	ldr	r2, [r7, #8]
 8106018:	609a      	str	r2, [r3, #8]
      break;
 810601a:	e04f      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810601c:	687b      	ldr	r3, [r7, #4]
 810601e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8106020:	683b      	ldr	r3, [r7, #0]
 8106022:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8106024:	683b      	ldr	r3, [r7, #0]
 8106026:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8106028:	683b      	ldr	r3, [r7, #0]
 810602a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 810602c:	f000 fc4c 	bl	81068c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8106030:	687b      	ldr	r3, [r7, #4]
 8106032:	681b      	ldr	r3, [r3, #0]
 8106034:	689a      	ldr	r2, [r3, #8]
 8106036:	687b      	ldr	r3, [r7, #4]
 8106038:	681b      	ldr	r3, [r3, #0]
 810603a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 810603e:	609a      	str	r2, [r3, #8]
      break;
 8106040:	e03c      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8106042:	687b      	ldr	r3, [r7, #4]
 8106044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8106046:	683b      	ldr	r3, [r7, #0]
 8106048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810604a:	683b      	ldr	r3, [r7, #0]
 810604c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810604e:	461a      	mov	r2, r3
 8106050:	f000 fbbe 	bl	81067d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8106054:	687b      	ldr	r3, [r7, #4]
 8106056:	681b      	ldr	r3, [r3, #0]
 8106058:	2150      	movs	r1, #80	@ 0x50
 810605a:	4618      	mov	r0, r3
 810605c:	f000 fc17 	bl	810688e <TIM_ITRx_SetConfig>
      break;
 8106060:	e02c      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8106062:	687b      	ldr	r3, [r7, #4]
 8106064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8106066:	683b      	ldr	r3, [r7, #0]
 8106068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810606a:	683b      	ldr	r3, [r7, #0]
 810606c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 810606e:	461a      	mov	r2, r3
 8106070:	f000 fbdd 	bl	810682e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8106074:	687b      	ldr	r3, [r7, #4]
 8106076:	681b      	ldr	r3, [r3, #0]
 8106078:	2160      	movs	r1, #96	@ 0x60
 810607a:	4618      	mov	r0, r3
 810607c:	f000 fc07 	bl	810688e <TIM_ITRx_SetConfig>
      break;
 8106080:	e01c      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8106082:	687b      	ldr	r3, [r7, #4]
 8106084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8106086:	683b      	ldr	r3, [r7, #0]
 8106088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810608a:	683b      	ldr	r3, [r7, #0]
 810608c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810608e:	461a      	mov	r2, r3
 8106090:	f000 fb9e 	bl	81067d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8106094:	687b      	ldr	r3, [r7, #4]
 8106096:	681b      	ldr	r3, [r3, #0]
 8106098:	2140      	movs	r1, #64	@ 0x40
 810609a:	4618      	mov	r0, r3
 810609c:	f000 fbf7 	bl	810688e <TIM_ITRx_SetConfig>
      break;
 81060a0:	e00c      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 81060a2:	687b      	ldr	r3, [r7, #4]
 81060a4:	681a      	ldr	r2, [r3, #0]
 81060a6:	683b      	ldr	r3, [r7, #0]
 81060a8:	681b      	ldr	r3, [r3, #0]
 81060aa:	4619      	mov	r1, r3
 81060ac:	4610      	mov	r0, r2
 81060ae:	f000 fbee 	bl	810688e <TIM_ITRx_SetConfig>
      break;
 81060b2:	e003      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 81060b4:	2301      	movs	r3, #1
 81060b6:	73fb      	strb	r3, [r7, #15]
      break;
 81060b8:	e000      	b.n	81060bc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 81060ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 81060bc:	687b      	ldr	r3, [r7, #4]
 81060be:	2201      	movs	r2, #1
 81060c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 81060c4:	687b      	ldr	r3, [r7, #4]
 81060c6:	2200      	movs	r2, #0
 81060c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 81060cc:	7bfb      	ldrb	r3, [r7, #15]
}
 81060ce:	4618      	mov	r0, r3
 81060d0:	3710      	adds	r7, #16
 81060d2:	46bd      	mov	sp, r7
 81060d4:	bd80      	pop	{r7, pc}
 81060d6:	bf00      	nop
 81060d8:	00100040 	.word	0x00100040
 81060dc:	00100030 	.word	0x00100030
 81060e0:	00100020 	.word	0x00100020

081060e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81060e4:	b480      	push	{r7}
 81060e6:	b085      	sub	sp, #20
 81060e8:	af00      	add	r7, sp, #0
 81060ea:	6078      	str	r0, [r7, #4]
 81060ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81060ee:	687b      	ldr	r3, [r7, #4]
 81060f0:	681b      	ldr	r3, [r3, #0]
 81060f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81060f4:	687b      	ldr	r3, [r7, #4]
 81060f6:	4a43      	ldr	r2, [pc, #268]	@ (8106204 <TIM_Base_SetConfig+0x120>)
 81060f8:	4293      	cmp	r3, r2
 81060fa:	d013      	beq.n	8106124 <TIM_Base_SetConfig+0x40>
 81060fc:	687b      	ldr	r3, [r7, #4]
 81060fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106102:	d00f      	beq.n	8106124 <TIM_Base_SetConfig+0x40>
 8106104:	687b      	ldr	r3, [r7, #4]
 8106106:	4a40      	ldr	r2, [pc, #256]	@ (8106208 <TIM_Base_SetConfig+0x124>)
 8106108:	4293      	cmp	r3, r2
 810610a:	d00b      	beq.n	8106124 <TIM_Base_SetConfig+0x40>
 810610c:	687b      	ldr	r3, [r7, #4]
 810610e:	4a3f      	ldr	r2, [pc, #252]	@ (810620c <TIM_Base_SetConfig+0x128>)
 8106110:	4293      	cmp	r3, r2
 8106112:	d007      	beq.n	8106124 <TIM_Base_SetConfig+0x40>
 8106114:	687b      	ldr	r3, [r7, #4]
 8106116:	4a3e      	ldr	r2, [pc, #248]	@ (8106210 <TIM_Base_SetConfig+0x12c>)
 8106118:	4293      	cmp	r3, r2
 810611a:	d003      	beq.n	8106124 <TIM_Base_SetConfig+0x40>
 810611c:	687b      	ldr	r3, [r7, #4]
 810611e:	4a3d      	ldr	r2, [pc, #244]	@ (8106214 <TIM_Base_SetConfig+0x130>)
 8106120:	4293      	cmp	r3, r2
 8106122:	d108      	bne.n	8106136 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8106124:	68fb      	ldr	r3, [r7, #12]
 8106126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810612a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 810612c:	683b      	ldr	r3, [r7, #0]
 810612e:	685b      	ldr	r3, [r3, #4]
 8106130:	68fa      	ldr	r2, [r7, #12]
 8106132:	4313      	orrs	r3, r2
 8106134:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8106136:	687b      	ldr	r3, [r7, #4]
 8106138:	4a32      	ldr	r2, [pc, #200]	@ (8106204 <TIM_Base_SetConfig+0x120>)
 810613a:	4293      	cmp	r3, r2
 810613c:	d01f      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 810613e:	687b      	ldr	r3, [r7, #4]
 8106140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106144:	d01b      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 8106146:	687b      	ldr	r3, [r7, #4]
 8106148:	4a2f      	ldr	r2, [pc, #188]	@ (8106208 <TIM_Base_SetConfig+0x124>)
 810614a:	4293      	cmp	r3, r2
 810614c:	d017      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 810614e:	687b      	ldr	r3, [r7, #4]
 8106150:	4a2e      	ldr	r2, [pc, #184]	@ (810620c <TIM_Base_SetConfig+0x128>)
 8106152:	4293      	cmp	r3, r2
 8106154:	d013      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 8106156:	687b      	ldr	r3, [r7, #4]
 8106158:	4a2d      	ldr	r2, [pc, #180]	@ (8106210 <TIM_Base_SetConfig+0x12c>)
 810615a:	4293      	cmp	r3, r2
 810615c:	d00f      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 810615e:	687b      	ldr	r3, [r7, #4]
 8106160:	4a2c      	ldr	r2, [pc, #176]	@ (8106214 <TIM_Base_SetConfig+0x130>)
 8106162:	4293      	cmp	r3, r2
 8106164:	d00b      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 8106166:	687b      	ldr	r3, [r7, #4]
 8106168:	4a2b      	ldr	r2, [pc, #172]	@ (8106218 <TIM_Base_SetConfig+0x134>)
 810616a:	4293      	cmp	r3, r2
 810616c:	d007      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 810616e:	687b      	ldr	r3, [r7, #4]
 8106170:	4a2a      	ldr	r2, [pc, #168]	@ (810621c <TIM_Base_SetConfig+0x138>)
 8106172:	4293      	cmp	r3, r2
 8106174:	d003      	beq.n	810617e <TIM_Base_SetConfig+0x9a>
 8106176:	687b      	ldr	r3, [r7, #4]
 8106178:	4a29      	ldr	r2, [pc, #164]	@ (8106220 <TIM_Base_SetConfig+0x13c>)
 810617a:	4293      	cmp	r3, r2
 810617c:	d108      	bne.n	8106190 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810617e:	68fb      	ldr	r3, [r7, #12]
 8106180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8106184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8106186:	683b      	ldr	r3, [r7, #0]
 8106188:	68db      	ldr	r3, [r3, #12]
 810618a:	68fa      	ldr	r2, [r7, #12]
 810618c:	4313      	orrs	r3, r2
 810618e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8106190:	68fb      	ldr	r3, [r7, #12]
 8106192:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8106196:	683b      	ldr	r3, [r7, #0]
 8106198:	695b      	ldr	r3, [r3, #20]
 810619a:	4313      	orrs	r3, r2
 810619c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810619e:	683b      	ldr	r3, [r7, #0]
 81061a0:	689a      	ldr	r2, [r3, #8]
 81061a2:	687b      	ldr	r3, [r7, #4]
 81061a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81061a6:	683b      	ldr	r3, [r7, #0]
 81061a8:	681a      	ldr	r2, [r3, #0]
 81061aa:	687b      	ldr	r3, [r7, #4]
 81061ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81061ae:	687b      	ldr	r3, [r7, #4]
 81061b0:	4a14      	ldr	r2, [pc, #80]	@ (8106204 <TIM_Base_SetConfig+0x120>)
 81061b2:	4293      	cmp	r3, r2
 81061b4:	d00f      	beq.n	81061d6 <TIM_Base_SetConfig+0xf2>
 81061b6:	687b      	ldr	r3, [r7, #4]
 81061b8:	4a16      	ldr	r2, [pc, #88]	@ (8106214 <TIM_Base_SetConfig+0x130>)
 81061ba:	4293      	cmp	r3, r2
 81061bc:	d00b      	beq.n	81061d6 <TIM_Base_SetConfig+0xf2>
 81061be:	687b      	ldr	r3, [r7, #4]
 81061c0:	4a15      	ldr	r2, [pc, #84]	@ (8106218 <TIM_Base_SetConfig+0x134>)
 81061c2:	4293      	cmp	r3, r2
 81061c4:	d007      	beq.n	81061d6 <TIM_Base_SetConfig+0xf2>
 81061c6:	687b      	ldr	r3, [r7, #4]
 81061c8:	4a14      	ldr	r2, [pc, #80]	@ (810621c <TIM_Base_SetConfig+0x138>)
 81061ca:	4293      	cmp	r3, r2
 81061cc:	d003      	beq.n	81061d6 <TIM_Base_SetConfig+0xf2>
 81061ce:	687b      	ldr	r3, [r7, #4]
 81061d0:	4a13      	ldr	r2, [pc, #76]	@ (8106220 <TIM_Base_SetConfig+0x13c>)
 81061d2:	4293      	cmp	r3, r2
 81061d4:	d103      	bne.n	81061de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81061d6:	683b      	ldr	r3, [r7, #0]
 81061d8:	691a      	ldr	r2, [r3, #16]
 81061da:	687b      	ldr	r3, [r7, #4]
 81061dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 81061de:	687b      	ldr	r3, [r7, #4]
 81061e0:	681b      	ldr	r3, [r3, #0]
 81061e2:	f043 0204 	orr.w	r2, r3, #4
 81061e6:	687b      	ldr	r3, [r7, #4]
 81061e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81061ea:	687b      	ldr	r3, [r7, #4]
 81061ec:	2201      	movs	r2, #1
 81061ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 81061f0:	687b      	ldr	r3, [r7, #4]
 81061f2:	68fa      	ldr	r2, [r7, #12]
 81061f4:	601a      	str	r2, [r3, #0]
}
 81061f6:	bf00      	nop
 81061f8:	3714      	adds	r7, #20
 81061fa:	46bd      	mov	sp, r7
 81061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106200:	4770      	bx	lr
 8106202:	bf00      	nop
 8106204:	40010000 	.word	0x40010000
 8106208:	40000400 	.word	0x40000400
 810620c:	40000800 	.word	0x40000800
 8106210:	40000c00 	.word	0x40000c00
 8106214:	40010400 	.word	0x40010400
 8106218:	40014000 	.word	0x40014000
 810621c:	40014400 	.word	0x40014400
 8106220:	40014800 	.word	0x40014800

08106224 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106224:	b480      	push	{r7}
 8106226:	b087      	sub	sp, #28
 8106228:	af00      	add	r7, sp, #0
 810622a:	6078      	str	r0, [r7, #4]
 810622c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810622e:	687b      	ldr	r3, [r7, #4]
 8106230:	6a1b      	ldr	r3, [r3, #32]
 8106232:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8106234:	687b      	ldr	r3, [r7, #4]
 8106236:	6a1b      	ldr	r3, [r3, #32]
 8106238:	f023 0201 	bic.w	r2, r3, #1
 810623c:	687b      	ldr	r3, [r7, #4]
 810623e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106240:	687b      	ldr	r3, [r7, #4]
 8106242:	685b      	ldr	r3, [r3, #4]
 8106244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106246:	687b      	ldr	r3, [r7, #4]
 8106248:	699b      	ldr	r3, [r3, #24]
 810624a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 810624c:	68fb      	ldr	r3, [r7, #12]
 810624e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8106252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8106256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8106258:	68fb      	ldr	r3, [r7, #12]
 810625a:	f023 0303 	bic.w	r3, r3, #3
 810625e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106260:	683b      	ldr	r3, [r7, #0]
 8106262:	681b      	ldr	r3, [r3, #0]
 8106264:	68fa      	ldr	r2, [r7, #12]
 8106266:	4313      	orrs	r3, r2
 8106268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 810626a:	697b      	ldr	r3, [r7, #20]
 810626c:	f023 0302 	bic.w	r3, r3, #2
 8106270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8106272:	683b      	ldr	r3, [r7, #0]
 8106274:	689b      	ldr	r3, [r3, #8]
 8106276:	697a      	ldr	r2, [r7, #20]
 8106278:	4313      	orrs	r3, r2
 810627a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 810627c:	687b      	ldr	r3, [r7, #4]
 810627e:	4a2c      	ldr	r2, [pc, #176]	@ (8106330 <TIM_OC1_SetConfig+0x10c>)
 8106280:	4293      	cmp	r3, r2
 8106282:	d00f      	beq.n	81062a4 <TIM_OC1_SetConfig+0x80>
 8106284:	687b      	ldr	r3, [r7, #4]
 8106286:	4a2b      	ldr	r2, [pc, #172]	@ (8106334 <TIM_OC1_SetConfig+0x110>)
 8106288:	4293      	cmp	r3, r2
 810628a:	d00b      	beq.n	81062a4 <TIM_OC1_SetConfig+0x80>
 810628c:	687b      	ldr	r3, [r7, #4]
 810628e:	4a2a      	ldr	r2, [pc, #168]	@ (8106338 <TIM_OC1_SetConfig+0x114>)
 8106290:	4293      	cmp	r3, r2
 8106292:	d007      	beq.n	81062a4 <TIM_OC1_SetConfig+0x80>
 8106294:	687b      	ldr	r3, [r7, #4]
 8106296:	4a29      	ldr	r2, [pc, #164]	@ (810633c <TIM_OC1_SetConfig+0x118>)
 8106298:	4293      	cmp	r3, r2
 810629a:	d003      	beq.n	81062a4 <TIM_OC1_SetConfig+0x80>
 810629c:	687b      	ldr	r3, [r7, #4]
 810629e:	4a28      	ldr	r2, [pc, #160]	@ (8106340 <TIM_OC1_SetConfig+0x11c>)
 81062a0:	4293      	cmp	r3, r2
 81062a2:	d10c      	bne.n	81062be <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 81062a4:	697b      	ldr	r3, [r7, #20]
 81062a6:	f023 0308 	bic.w	r3, r3, #8
 81062aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 81062ac:	683b      	ldr	r3, [r7, #0]
 81062ae:	68db      	ldr	r3, [r3, #12]
 81062b0:	697a      	ldr	r2, [r7, #20]
 81062b2:	4313      	orrs	r3, r2
 81062b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 81062b6:	697b      	ldr	r3, [r7, #20]
 81062b8:	f023 0304 	bic.w	r3, r3, #4
 81062bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81062be:	687b      	ldr	r3, [r7, #4]
 81062c0:	4a1b      	ldr	r2, [pc, #108]	@ (8106330 <TIM_OC1_SetConfig+0x10c>)
 81062c2:	4293      	cmp	r3, r2
 81062c4:	d00f      	beq.n	81062e6 <TIM_OC1_SetConfig+0xc2>
 81062c6:	687b      	ldr	r3, [r7, #4]
 81062c8:	4a1a      	ldr	r2, [pc, #104]	@ (8106334 <TIM_OC1_SetConfig+0x110>)
 81062ca:	4293      	cmp	r3, r2
 81062cc:	d00b      	beq.n	81062e6 <TIM_OC1_SetConfig+0xc2>
 81062ce:	687b      	ldr	r3, [r7, #4]
 81062d0:	4a19      	ldr	r2, [pc, #100]	@ (8106338 <TIM_OC1_SetConfig+0x114>)
 81062d2:	4293      	cmp	r3, r2
 81062d4:	d007      	beq.n	81062e6 <TIM_OC1_SetConfig+0xc2>
 81062d6:	687b      	ldr	r3, [r7, #4]
 81062d8:	4a18      	ldr	r2, [pc, #96]	@ (810633c <TIM_OC1_SetConfig+0x118>)
 81062da:	4293      	cmp	r3, r2
 81062dc:	d003      	beq.n	81062e6 <TIM_OC1_SetConfig+0xc2>
 81062de:	687b      	ldr	r3, [r7, #4]
 81062e0:	4a17      	ldr	r2, [pc, #92]	@ (8106340 <TIM_OC1_SetConfig+0x11c>)
 81062e2:	4293      	cmp	r3, r2
 81062e4:	d111      	bne.n	810630a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 81062e6:	693b      	ldr	r3, [r7, #16]
 81062e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81062ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 81062ee:	693b      	ldr	r3, [r7, #16]
 81062f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 81062f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 81062f6:	683b      	ldr	r3, [r7, #0]
 81062f8:	695b      	ldr	r3, [r3, #20]
 81062fa:	693a      	ldr	r2, [r7, #16]
 81062fc:	4313      	orrs	r3, r2
 81062fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8106300:	683b      	ldr	r3, [r7, #0]
 8106302:	699b      	ldr	r3, [r3, #24]
 8106304:	693a      	ldr	r2, [r7, #16]
 8106306:	4313      	orrs	r3, r2
 8106308:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810630a:	687b      	ldr	r3, [r7, #4]
 810630c:	693a      	ldr	r2, [r7, #16]
 810630e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106310:	687b      	ldr	r3, [r7, #4]
 8106312:	68fa      	ldr	r2, [r7, #12]
 8106314:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8106316:	683b      	ldr	r3, [r7, #0]
 8106318:	685a      	ldr	r2, [r3, #4]
 810631a:	687b      	ldr	r3, [r7, #4]
 810631c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810631e:	687b      	ldr	r3, [r7, #4]
 8106320:	697a      	ldr	r2, [r7, #20]
 8106322:	621a      	str	r2, [r3, #32]
}
 8106324:	bf00      	nop
 8106326:	371c      	adds	r7, #28
 8106328:	46bd      	mov	sp, r7
 810632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810632e:	4770      	bx	lr
 8106330:	40010000 	.word	0x40010000
 8106334:	40010400 	.word	0x40010400
 8106338:	40014000 	.word	0x40014000
 810633c:	40014400 	.word	0x40014400
 8106340:	40014800 	.word	0x40014800

08106344 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106344:	b480      	push	{r7}
 8106346:	b087      	sub	sp, #28
 8106348:	af00      	add	r7, sp, #0
 810634a:	6078      	str	r0, [r7, #4]
 810634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810634e:	687b      	ldr	r3, [r7, #4]
 8106350:	6a1b      	ldr	r3, [r3, #32]
 8106352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106354:	687b      	ldr	r3, [r7, #4]
 8106356:	6a1b      	ldr	r3, [r3, #32]
 8106358:	f023 0210 	bic.w	r2, r3, #16
 810635c:	687b      	ldr	r3, [r7, #4]
 810635e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106360:	687b      	ldr	r3, [r7, #4]
 8106362:	685b      	ldr	r3, [r3, #4]
 8106364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106366:	687b      	ldr	r3, [r7, #4]
 8106368:	699b      	ldr	r3, [r3, #24]
 810636a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 810636c:	68fb      	ldr	r3, [r7, #12]
 810636e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8106372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8106376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8106378:	68fb      	ldr	r3, [r7, #12]
 810637a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810637e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106380:	683b      	ldr	r3, [r7, #0]
 8106382:	681b      	ldr	r3, [r3, #0]
 8106384:	021b      	lsls	r3, r3, #8
 8106386:	68fa      	ldr	r2, [r7, #12]
 8106388:	4313      	orrs	r3, r2
 810638a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 810638c:	697b      	ldr	r3, [r7, #20]
 810638e:	f023 0320 	bic.w	r3, r3, #32
 8106392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8106394:	683b      	ldr	r3, [r7, #0]
 8106396:	689b      	ldr	r3, [r3, #8]
 8106398:	011b      	lsls	r3, r3, #4
 810639a:	697a      	ldr	r2, [r7, #20]
 810639c:	4313      	orrs	r3, r2
 810639e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 81063a0:	687b      	ldr	r3, [r7, #4]
 81063a2:	4a28      	ldr	r2, [pc, #160]	@ (8106444 <TIM_OC2_SetConfig+0x100>)
 81063a4:	4293      	cmp	r3, r2
 81063a6:	d003      	beq.n	81063b0 <TIM_OC2_SetConfig+0x6c>
 81063a8:	687b      	ldr	r3, [r7, #4]
 81063aa:	4a27      	ldr	r2, [pc, #156]	@ (8106448 <TIM_OC2_SetConfig+0x104>)
 81063ac:	4293      	cmp	r3, r2
 81063ae:	d10d      	bne.n	81063cc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 81063b0:	697b      	ldr	r3, [r7, #20]
 81063b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 81063b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 81063b8:	683b      	ldr	r3, [r7, #0]
 81063ba:	68db      	ldr	r3, [r3, #12]
 81063bc:	011b      	lsls	r3, r3, #4
 81063be:	697a      	ldr	r2, [r7, #20]
 81063c0:	4313      	orrs	r3, r2
 81063c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 81063c4:	697b      	ldr	r3, [r7, #20]
 81063c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 81063ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81063cc:	687b      	ldr	r3, [r7, #4]
 81063ce:	4a1d      	ldr	r2, [pc, #116]	@ (8106444 <TIM_OC2_SetConfig+0x100>)
 81063d0:	4293      	cmp	r3, r2
 81063d2:	d00f      	beq.n	81063f4 <TIM_OC2_SetConfig+0xb0>
 81063d4:	687b      	ldr	r3, [r7, #4]
 81063d6:	4a1c      	ldr	r2, [pc, #112]	@ (8106448 <TIM_OC2_SetConfig+0x104>)
 81063d8:	4293      	cmp	r3, r2
 81063da:	d00b      	beq.n	81063f4 <TIM_OC2_SetConfig+0xb0>
 81063dc:	687b      	ldr	r3, [r7, #4]
 81063de:	4a1b      	ldr	r2, [pc, #108]	@ (810644c <TIM_OC2_SetConfig+0x108>)
 81063e0:	4293      	cmp	r3, r2
 81063e2:	d007      	beq.n	81063f4 <TIM_OC2_SetConfig+0xb0>
 81063e4:	687b      	ldr	r3, [r7, #4]
 81063e6:	4a1a      	ldr	r2, [pc, #104]	@ (8106450 <TIM_OC2_SetConfig+0x10c>)
 81063e8:	4293      	cmp	r3, r2
 81063ea:	d003      	beq.n	81063f4 <TIM_OC2_SetConfig+0xb0>
 81063ec:	687b      	ldr	r3, [r7, #4]
 81063ee:	4a19      	ldr	r2, [pc, #100]	@ (8106454 <TIM_OC2_SetConfig+0x110>)
 81063f0:	4293      	cmp	r3, r2
 81063f2:	d113      	bne.n	810641c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 81063f4:	693b      	ldr	r3, [r7, #16]
 81063f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 81063fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 81063fc:	693b      	ldr	r3, [r7, #16]
 81063fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8106402:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8106404:	683b      	ldr	r3, [r7, #0]
 8106406:	695b      	ldr	r3, [r3, #20]
 8106408:	009b      	lsls	r3, r3, #2
 810640a:	693a      	ldr	r2, [r7, #16]
 810640c:	4313      	orrs	r3, r2
 810640e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8106410:	683b      	ldr	r3, [r7, #0]
 8106412:	699b      	ldr	r3, [r3, #24]
 8106414:	009b      	lsls	r3, r3, #2
 8106416:	693a      	ldr	r2, [r7, #16]
 8106418:	4313      	orrs	r3, r2
 810641a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810641c:	687b      	ldr	r3, [r7, #4]
 810641e:	693a      	ldr	r2, [r7, #16]
 8106420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106422:	687b      	ldr	r3, [r7, #4]
 8106424:	68fa      	ldr	r2, [r7, #12]
 8106426:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8106428:	683b      	ldr	r3, [r7, #0]
 810642a:	685a      	ldr	r2, [r3, #4]
 810642c:	687b      	ldr	r3, [r7, #4]
 810642e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106430:	687b      	ldr	r3, [r7, #4]
 8106432:	697a      	ldr	r2, [r7, #20]
 8106434:	621a      	str	r2, [r3, #32]
}
 8106436:	bf00      	nop
 8106438:	371c      	adds	r7, #28
 810643a:	46bd      	mov	sp, r7
 810643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106440:	4770      	bx	lr
 8106442:	bf00      	nop
 8106444:	40010000 	.word	0x40010000
 8106448:	40010400 	.word	0x40010400
 810644c:	40014000 	.word	0x40014000
 8106450:	40014400 	.word	0x40014400
 8106454:	40014800 	.word	0x40014800

08106458 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106458:	b480      	push	{r7}
 810645a:	b087      	sub	sp, #28
 810645c:	af00      	add	r7, sp, #0
 810645e:	6078      	str	r0, [r7, #4]
 8106460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106462:	687b      	ldr	r3, [r7, #4]
 8106464:	6a1b      	ldr	r3, [r3, #32]
 8106466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8106468:	687b      	ldr	r3, [r7, #4]
 810646a:	6a1b      	ldr	r3, [r3, #32]
 810646c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8106470:	687b      	ldr	r3, [r7, #4]
 8106472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106474:	687b      	ldr	r3, [r7, #4]
 8106476:	685b      	ldr	r3, [r3, #4]
 8106478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810647a:	687b      	ldr	r3, [r7, #4]
 810647c:	69db      	ldr	r3, [r3, #28]
 810647e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8106480:	68fb      	ldr	r3, [r7, #12]
 8106482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8106486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810648a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 810648c:	68fb      	ldr	r3, [r7, #12]
 810648e:	f023 0303 	bic.w	r3, r3, #3
 8106492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106494:	683b      	ldr	r3, [r7, #0]
 8106496:	681b      	ldr	r3, [r3, #0]
 8106498:	68fa      	ldr	r2, [r7, #12]
 810649a:	4313      	orrs	r3, r2
 810649c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 810649e:	697b      	ldr	r3, [r7, #20]
 81064a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 81064a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 81064a6:	683b      	ldr	r3, [r7, #0]
 81064a8:	689b      	ldr	r3, [r3, #8]
 81064aa:	021b      	lsls	r3, r3, #8
 81064ac:	697a      	ldr	r2, [r7, #20]
 81064ae:	4313      	orrs	r3, r2
 81064b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 81064b2:	687b      	ldr	r3, [r7, #4]
 81064b4:	4a27      	ldr	r2, [pc, #156]	@ (8106554 <TIM_OC3_SetConfig+0xfc>)
 81064b6:	4293      	cmp	r3, r2
 81064b8:	d003      	beq.n	81064c2 <TIM_OC3_SetConfig+0x6a>
 81064ba:	687b      	ldr	r3, [r7, #4]
 81064bc:	4a26      	ldr	r2, [pc, #152]	@ (8106558 <TIM_OC3_SetConfig+0x100>)
 81064be:	4293      	cmp	r3, r2
 81064c0:	d10d      	bne.n	81064de <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 81064c2:	697b      	ldr	r3, [r7, #20]
 81064c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 81064c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 81064ca:	683b      	ldr	r3, [r7, #0]
 81064cc:	68db      	ldr	r3, [r3, #12]
 81064ce:	021b      	lsls	r3, r3, #8
 81064d0:	697a      	ldr	r2, [r7, #20]
 81064d2:	4313      	orrs	r3, r2
 81064d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 81064d6:	697b      	ldr	r3, [r7, #20]
 81064d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 81064dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81064de:	687b      	ldr	r3, [r7, #4]
 81064e0:	4a1c      	ldr	r2, [pc, #112]	@ (8106554 <TIM_OC3_SetConfig+0xfc>)
 81064e2:	4293      	cmp	r3, r2
 81064e4:	d00f      	beq.n	8106506 <TIM_OC3_SetConfig+0xae>
 81064e6:	687b      	ldr	r3, [r7, #4]
 81064e8:	4a1b      	ldr	r2, [pc, #108]	@ (8106558 <TIM_OC3_SetConfig+0x100>)
 81064ea:	4293      	cmp	r3, r2
 81064ec:	d00b      	beq.n	8106506 <TIM_OC3_SetConfig+0xae>
 81064ee:	687b      	ldr	r3, [r7, #4]
 81064f0:	4a1a      	ldr	r2, [pc, #104]	@ (810655c <TIM_OC3_SetConfig+0x104>)
 81064f2:	4293      	cmp	r3, r2
 81064f4:	d007      	beq.n	8106506 <TIM_OC3_SetConfig+0xae>
 81064f6:	687b      	ldr	r3, [r7, #4]
 81064f8:	4a19      	ldr	r2, [pc, #100]	@ (8106560 <TIM_OC3_SetConfig+0x108>)
 81064fa:	4293      	cmp	r3, r2
 81064fc:	d003      	beq.n	8106506 <TIM_OC3_SetConfig+0xae>
 81064fe:	687b      	ldr	r3, [r7, #4]
 8106500:	4a18      	ldr	r2, [pc, #96]	@ (8106564 <TIM_OC3_SetConfig+0x10c>)
 8106502:	4293      	cmp	r3, r2
 8106504:	d113      	bne.n	810652e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8106506:	693b      	ldr	r3, [r7, #16]
 8106508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810650c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 810650e:	693b      	ldr	r3, [r7, #16]
 8106510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8106514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8106516:	683b      	ldr	r3, [r7, #0]
 8106518:	695b      	ldr	r3, [r3, #20]
 810651a:	011b      	lsls	r3, r3, #4
 810651c:	693a      	ldr	r2, [r7, #16]
 810651e:	4313      	orrs	r3, r2
 8106520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8106522:	683b      	ldr	r3, [r7, #0]
 8106524:	699b      	ldr	r3, [r3, #24]
 8106526:	011b      	lsls	r3, r3, #4
 8106528:	693a      	ldr	r2, [r7, #16]
 810652a:	4313      	orrs	r3, r2
 810652c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810652e:	687b      	ldr	r3, [r7, #4]
 8106530:	693a      	ldr	r2, [r7, #16]
 8106532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106534:	687b      	ldr	r3, [r7, #4]
 8106536:	68fa      	ldr	r2, [r7, #12]
 8106538:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 810653a:	683b      	ldr	r3, [r7, #0]
 810653c:	685a      	ldr	r2, [r3, #4]
 810653e:	687b      	ldr	r3, [r7, #4]
 8106540:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106542:	687b      	ldr	r3, [r7, #4]
 8106544:	697a      	ldr	r2, [r7, #20]
 8106546:	621a      	str	r2, [r3, #32]
}
 8106548:	bf00      	nop
 810654a:	371c      	adds	r7, #28
 810654c:	46bd      	mov	sp, r7
 810654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106552:	4770      	bx	lr
 8106554:	40010000 	.word	0x40010000
 8106558:	40010400 	.word	0x40010400
 810655c:	40014000 	.word	0x40014000
 8106560:	40014400 	.word	0x40014400
 8106564:	40014800 	.word	0x40014800

08106568 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8106568:	b480      	push	{r7}
 810656a:	b087      	sub	sp, #28
 810656c:	af00      	add	r7, sp, #0
 810656e:	6078      	str	r0, [r7, #4]
 8106570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106572:	687b      	ldr	r3, [r7, #4]
 8106574:	6a1b      	ldr	r3, [r3, #32]
 8106576:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8106578:	687b      	ldr	r3, [r7, #4]
 810657a:	6a1b      	ldr	r3, [r3, #32]
 810657c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8106580:	687b      	ldr	r3, [r7, #4]
 8106582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106584:	687b      	ldr	r3, [r7, #4]
 8106586:	685b      	ldr	r3, [r3, #4]
 8106588:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810658a:	687b      	ldr	r3, [r7, #4]
 810658c:	69db      	ldr	r3, [r3, #28]
 810658e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8106590:	68fb      	ldr	r3, [r7, #12]
 8106592:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8106596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 810659a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 810659c:	68fb      	ldr	r3, [r7, #12]
 810659e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81065a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 81065a4:	683b      	ldr	r3, [r7, #0]
 81065a6:	681b      	ldr	r3, [r3, #0]
 81065a8:	021b      	lsls	r3, r3, #8
 81065aa:	68fa      	ldr	r2, [r7, #12]
 81065ac:	4313      	orrs	r3, r2
 81065ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 81065b0:	693b      	ldr	r3, [r7, #16]
 81065b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 81065b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 81065b8:	683b      	ldr	r3, [r7, #0]
 81065ba:	689b      	ldr	r3, [r3, #8]
 81065bc:	031b      	lsls	r3, r3, #12
 81065be:	693a      	ldr	r2, [r7, #16]
 81065c0:	4313      	orrs	r3, r2
 81065c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81065c4:	687b      	ldr	r3, [r7, #4]
 81065c6:	4a18      	ldr	r2, [pc, #96]	@ (8106628 <TIM_OC4_SetConfig+0xc0>)
 81065c8:	4293      	cmp	r3, r2
 81065ca:	d00f      	beq.n	81065ec <TIM_OC4_SetConfig+0x84>
 81065cc:	687b      	ldr	r3, [r7, #4]
 81065ce:	4a17      	ldr	r2, [pc, #92]	@ (810662c <TIM_OC4_SetConfig+0xc4>)
 81065d0:	4293      	cmp	r3, r2
 81065d2:	d00b      	beq.n	81065ec <TIM_OC4_SetConfig+0x84>
 81065d4:	687b      	ldr	r3, [r7, #4]
 81065d6:	4a16      	ldr	r2, [pc, #88]	@ (8106630 <TIM_OC4_SetConfig+0xc8>)
 81065d8:	4293      	cmp	r3, r2
 81065da:	d007      	beq.n	81065ec <TIM_OC4_SetConfig+0x84>
 81065dc:	687b      	ldr	r3, [r7, #4]
 81065de:	4a15      	ldr	r2, [pc, #84]	@ (8106634 <TIM_OC4_SetConfig+0xcc>)
 81065e0:	4293      	cmp	r3, r2
 81065e2:	d003      	beq.n	81065ec <TIM_OC4_SetConfig+0x84>
 81065e4:	687b      	ldr	r3, [r7, #4]
 81065e6:	4a14      	ldr	r2, [pc, #80]	@ (8106638 <TIM_OC4_SetConfig+0xd0>)
 81065e8:	4293      	cmp	r3, r2
 81065ea:	d109      	bne.n	8106600 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 81065ec:	697b      	ldr	r3, [r7, #20]
 81065ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 81065f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81065f4:	683b      	ldr	r3, [r7, #0]
 81065f6:	695b      	ldr	r3, [r3, #20]
 81065f8:	019b      	lsls	r3, r3, #6
 81065fa:	697a      	ldr	r2, [r7, #20]
 81065fc:	4313      	orrs	r3, r2
 81065fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106600:	687b      	ldr	r3, [r7, #4]
 8106602:	697a      	ldr	r2, [r7, #20]
 8106604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106606:	687b      	ldr	r3, [r7, #4]
 8106608:	68fa      	ldr	r2, [r7, #12]
 810660a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 810660c:	683b      	ldr	r3, [r7, #0]
 810660e:	685a      	ldr	r2, [r3, #4]
 8106610:	687b      	ldr	r3, [r7, #4]
 8106612:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106614:	687b      	ldr	r3, [r7, #4]
 8106616:	693a      	ldr	r2, [r7, #16]
 8106618:	621a      	str	r2, [r3, #32]
}
 810661a:	bf00      	nop
 810661c:	371c      	adds	r7, #28
 810661e:	46bd      	mov	sp, r7
 8106620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106624:	4770      	bx	lr
 8106626:	bf00      	nop
 8106628:	40010000 	.word	0x40010000
 810662c:	40010400 	.word	0x40010400
 8106630:	40014000 	.word	0x40014000
 8106634:	40014400 	.word	0x40014400
 8106638:	40014800 	.word	0x40014800

0810663c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 810663c:	b480      	push	{r7}
 810663e:	b087      	sub	sp, #28
 8106640:	af00      	add	r7, sp, #0
 8106642:	6078      	str	r0, [r7, #4]
 8106644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106646:	687b      	ldr	r3, [r7, #4]
 8106648:	6a1b      	ldr	r3, [r3, #32]
 810664a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810664c:	687b      	ldr	r3, [r7, #4]
 810664e:	6a1b      	ldr	r3, [r3, #32]
 8106650:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8106654:	687b      	ldr	r3, [r7, #4]
 8106656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106658:	687b      	ldr	r3, [r7, #4]
 810665a:	685b      	ldr	r3, [r3, #4]
 810665c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810665e:	687b      	ldr	r3, [r7, #4]
 8106660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8106664:	68fb      	ldr	r3, [r7, #12]
 8106666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810666a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810666e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106670:	683b      	ldr	r3, [r7, #0]
 8106672:	681b      	ldr	r3, [r3, #0]
 8106674:	68fa      	ldr	r2, [r7, #12]
 8106676:	4313      	orrs	r3, r2
 8106678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 810667a:	693b      	ldr	r3, [r7, #16]
 810667c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8106680:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8106682:	683b      	ldr	r3, [r7, #0]
 8106684:	689b      	ldr	r3, [r3, #8]
 8106686:	041b      	lsls	r3, r3, #16
 8106688:	693a      	ldr	r2, [r7, #16]
 810668a:	4313      	orrs	r3, r2
 810668c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810668e:	687b      	ldr	r3, [r7, #4]
 8106690:	4a17      	ldr	r2, [pc, #92]	@ (81066f0 <TIM_OC5_SetConfig+0xb4>)
 8106692:	4293      	cmp	r3, r2
 8106694:	d00f      	beq.n	81066b6 <TIM_OC5_SetConfig+0x7a>
 8106696:	687b      	ldr	r3, [r7, #4]
 8106698:	4a16      	ldr	r2, [pc, #88]	@ (81066f4 <TIM_OC5_SetConfig+0xb8>)
 810669a:	4293      	cmp	r3, r2
 810669c:	d00b      	beq.n	81066b6 <TIM_OC5_SetConfig+0x7a>
 810669e:	687b      	ldr	r3, [r7, #4]
 81066a0:	4a15      	ldr	r2, [pc, #84]	@ (81066f8 <TIM_OC5_SetConfig+0xbc>)
 81066a2:	4293      	cmp	r3, r2
 81066a4:	d007      	beq.n	81066b6 <TIM_OC5_SetConfig+0x7a>
 81066a6:	687b      	ldr	r3, [r7, #4]
 81066a8:	4a14      	ldr	r2, [pc, #80]	@ (81066fc <TIM_OC5_SetConfig+0xc0>)
 81066aa:	4293      	cmp	r3, r2
 81066ac:	d003      	beq.n	81066b6 <TIM_OC5_SetConfig+0x7a>
 81066ae:	687b      	ldr	r3, [r7, #4]
 81066b0:	4a13      	ldr	r2, [pc, #76]	@ (8106700 <TIM_OC5_SetConfig+0xc4>)
 81066b2:	4293      	cmp	r3, r2
 81066b4:	d109      	bne.n	81066ca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 81066b6:	697b      	ldr	r3, [r7, #20]
 81066b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81066bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 81066be:	683b      	ldr	r3, [r7, #0]
 81066c0:	695b      	ldr	r3, [r3, #20]
 81066c2:	021b      	lsls	r3, r3, #8
 81066c4:	697a      	ldr	r2, [r7, #20]
 81066c6:	4313      	orrs	r3, r2
 81066c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 81066ca:	687b      	ldr	r3, [r7, #4]
 81066cc:	697a      	ldr	r2, [r7, #20]
 81066ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 81066d0:	687b      	ldr	r3, [r7, #4]
 81066d2:	68fa      	ldr	r2, [r7, #12]
 81066d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 81066d6:	683b      	ldr	r3, [r7, #0]
 81066d8:	685a      	ldr	r2, [r3, #4]
 81066da:	687b      	ldr	r3, [r7, #4]
 81066dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81066de:	687b      	ldr	r3, [r7, #4]
 81066e0:	693a      	ldr	r2, [r7, #16]
 81066e2:	621a      	str	r2, [r3, #32]
}
 81066e4:	bf00      	nop
 81066e6:	371c      	adds	r7, #28
 81066e8:	46bd      	mov	sp, r7
 81066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81066ee:	4770      	bx	lr
 81066f0:	40010000 	.word	0x40010000
 81066f4:	40010400 	.word	0x40010400
 81066f8:	40014000 	.word	0x40014000
 81066fc:	40014400 	.word	0x40014400
 8106700:	40014800 	.word	0x40014800

08106704 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8106704:	b480      	push	{r7}
 8106706:	b087      	sub	sp, #28
 8106708:	af00      	add	r7, sp, #0
 810670a:	6078      	str	r0, [r7, #4]
 810670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810670e:	687b      	ldr	r3, [r7, #4]
 8106710:	6a1b      	ldr	r3, [r3, #32]
 8106712:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8106714:	687b      	ldr	r3, [r7, #4]
 8106716:	6a1b      	ldr	r3, [r3, #32]
 8106718:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 810671c:	687b      	ldr	r3, [r7, #4]
 810671e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106720:	687b      	ldr	r3, [r7, #4]
 8106722:	685b      	ldr	r3, [r3, #4]
 8106724:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106726:	687b      	ldr	r3, [r7, #4]
 8106728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810672a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810672c:	68fb      	ldr	r3, [r7, #12]
 810672e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8106732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8106736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106738:	683b      	ldr	r3, [r7, #0]
 810673a:	681b      	ldr	r3, [r3, #0]
 810673c:	021b      	lsls	r3, r3, #8
 810673e:	68fa      	ldr	r2, [r7, #12]
 8106740:	4313      	orrs	r3, r2
 8106742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8106744:	693b      	ldr	r3, [r7, #16]
 8106746:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 810674a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810674c:	683b      	ldr	r3, [r7, #0]
 810674e:	689b      	ldr	r3, [r3, #8]
 8106750:	051b      	lsls	r3, r3, #20
 8106752:	693a      	ldr	r2, [r7, #16]
 8106754:	4313      	orrs	r3, r2
 8106756:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106758:	687b      	ldr	r3, [r7, #4]
 810675a:	4a18      	ldr	r2, [pc, #96]	@ (81067bc <TIM_OC6_SetConfig+0xb8>)
 810675c:	4293      	cmp	r3, r2
 810675e:	d00f      	beq.n	8106780 <TIM_OC6_SetConfig+0x7c>
 8106760:	687b      	ldr	r3, [r7, #4]
 8106762:	4a17      	ldr	r2, [pc, #92]	@ (81067c0 <TIM_OC6_SetConfig+0xbc>)
 8106764:	4293      	cmp	r3, r2
 8106766:	d00b      	beq.n	8106780 <TIM_OC6_SetConfig+0x7c>
 8106768:	687b      	ldr	r3, [r7, #4]
 810676a:	4a16      	ldr	r2, [pc, #88]	@ (81067c4 <TIM_OC6_SetConfig+0xc0>)
 810676c:	4293      	cmp	r3, r2
 810676e:	d007      	beq.n	8106780 <TIM_OC6_SetConfig+0x7c>
 8106770:	687b      	ldr	r3, [r7, #4]
 8106772:	4a15      	ldr	r2, [pc, #84]	@ (81067c8 <TIM_OC6_SetConfig+0xc4>)
 8106774:	4293      	cmp	r3, r2
 8106776:	d003      	beq.n	8106780 <TIM_OC6_SetConfig+0x7c>
 8106778:	687b      	ldr	r3, [r7, #4]
 810677a:	4a14      	ldr	r2, [pc, #80]	@ (81067cc <TIM_OC6_SetConfig+0xc8>)
 810677c:	4293      	cmp	r3, r2
 810677e:	d109      	bne.n	8106794 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8106780:	697b      	ldr	r3, [r7, #20]
 8106782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8106786:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8106788:	683b      	ldr	r3, [r7, #0]
 810678a:	695b      	ldr	r3, [r3, #20]
 810678c:	029b      	lsls	r3, r3, #10
 810678e:	697a      	ldr	r2, [r7, #20]
 8106790:	4313      	orrs	r3, r2
 8106792:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106794:	687b      	ldr	r3, [r7, #4]
 8106796:	697a      	ldr	r2, [r7, #20]
 8106798:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810679a:	687b      	ldr	r3, [r7, #4]
 810679c:	68fa      	ldr	r2, [r7, #12]
 810679e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 81067a0:	683b      	ldr	r3, [r7, #0]
 81067a2:	685a      	ldr	r2, [r3, #4]
 81067a4:	687b      	ldr	r3, [r7, #4]
 81067a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 81067a8:	687b      	ldr	r3, [r7, #4]
 81067aa:	693a      	ldr	r2, [r7, #16]
 81067ac:	621a      	str	r2, [r3, #32]
}
 81067ae:	bf00      	nop
 81067b0:	371c      	adds	r7, #28
 81067b2:	46bd      	mov	sp, r7
 81067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067b8:	4770      	bx	lr
 81067ba:	bf00      	nop
 81067bc:	40010000 	.word	0x40010000
 81067c0:	40010400 	.word	0x40010400
 81067c4:	40014000 	.word	0x40014000
 81067c8:	40014400 	.word	0x40014400
 81067cc:	40014800 	.word	0x40014800

081067d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 81067d0:	b480      	push	{r7}
 81067d2:	b087      	sub	sp, #28
 81067d4:	af00      	add	r7, sp, #0
 81067d6:	60f8      	str	r0, [r7, #12]
 81067d8:	60b9      	str	r1, [r7, #8]
 81067da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 81067dc:	68fb      	ldr	r3, [r7, #12]
 81067de:	6a1b      	ldr	r3, [r3, #32]
 81067e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81067e2:	68fb      	ldr	r3, [r7, #12]
 81067e4:	6a1b      	ldr	r3, [r3, #32]
 81067e6:	f023 0201 	bic.w	r2, r3, #1
 81067ea:	68fb      	ldr	r3, [r7, #12]
 81067ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 81067ee:	68fb      	ldr	r3, [r7, #12]
 81067f0:	699b      	ldr	r3, [r3, #24]
 81067f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81067f4:	693b      	ldr	r3, [r7, #16]
 81067f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 81067fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 81067fc:	687b      	ldr	r3, [r7, #4]
 81067fe:	011b      	lsls	r3, r3, #4
 8106800:	693a      	ldr	r2, [r7, #16]
 8106802:	4313      	orrs	r3, r2
 8106804:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8106806:	697b      	ldr	r3, [r7, #20]
 8106808:	f023 030a 	bic.w	r3, r3, #10
 810680c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 810680e:	697a      	ldr	r2, [r7, #20]
 8106810:	68bb      	ldr	r3, [r7, #8]
 8106812:	4313      	orrs	r3, r2
 8106814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8106816:	68fb      	ldr	r3, [r7, #12]
 8106818:	693a      	ldr	r2, [r7, #16]
 810681a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810681c:	68fb      	ldr	r3, [r7, #12]
 810681e:	697a      	ldr	r2, [r7, #20]
 8106820:	621a      	str	r2, [r3, #32]
}
 8106822:	bf00      	nop
 8106824:	371c      	adds	r7, #28
 8106826:	46bd      	mov	sp, r7
 8106828:	f85d 7b04 	ldr.w	r7, [sp], #4
 810682c:	4770      	bx	lr

0810682e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810682e:	b480      	push	{r7}
 8106830:	b087      	sub	sp, #28
 8106832:	af00      	add	r7, sp, #0
 8106834:	60f8      	str	r0, [r7, #12]
 8106836:	60b9      	str	r1, [r7, #8]
 8106838:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 810683a:	68fb      	ldr	r3, [r7, #12]
 810683c:	6a1b      	ldr	r3, [r3, #32]
 810683e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106840:	68fb      	ldr	r3, [r7, #12]
 8106842:	6a1b      	ldr	r3, [r3, #32]
 8106844:	f023 0210 	bic.w	r2, r3, #16
 8106848:	68fb      	ldr	r3, [r7, #12]
 810684a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810684c:	68fb      	ldr	r3, [r7, #12]
 810684e:	699b      	ldr	r3, [r3, #24]
 8106850:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8106852:	693b      	ldr	r3, [r7, #16]
 8106854:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8106858:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 810685a:	687b      	ldr	r3, [r7, #4]
 810685c:	031b      	lsls	r3, r3, #12
 810685e:	693a      	ldr	r2, [r7, #16]
 8106860:	4313      	orrs	r3, r2
 8106862:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8106864:	697b      	ldr	r3, [r7, #20]
 8106866:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 810686a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 810686c:	68bb      	ldr	r3, [r7, #8]
 810686e:	011b      	lsls	r3, r3, #4
 8106870:	697a      	ldr	r2, [r7, #20]
 8106872:	4313      	orrs	r3, r2
 8106874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8106876:	68fb      	ldr	r3, [r7, #12]
 8106878:	693a      	ldr	r2, [r7, #16]
 810687a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810687c:	68fb      	ldr	r3, [r7, #12]
 810687e:	697a      	ldr	r2, [r7, #20]
 8106880:	621a      	str	r2, [r3, #32]
}
 8106882:	bf00      	nop
 8106884:	371c      	adds	r7, #28
 8106886:	46bd      	mov	sp, r7
 8106888:	f85d 7b04 	ldr.w	r7, [sp], #4
 810688c:	4770      	bx	lr

0810688e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810688e:	b480      	push	{r7}
 8106890:	b085      	sub	sp, #20
 8106892:	af00      	add	r7, sp, #0
 8106894:	6078      	str	r0, [r7, #4]
 8106896:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8106898:	687b      	ldr	r3, [r7, #4]
 810689a:	689b      	ldr	r3, [r3, #8]
 810689c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810689e:	68fb      	ldr	r3, [r7, #12]
 81068a0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 81068a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 81068a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 81068aa:	683a      	ldr	r2, [r7, #0]
 81068ac:	68fb      	ldr	r3, [r7, #12]
 81068ae:	4313      	orrs	r3, r2
 81068b0:	f043 0307 	orr.w	r3, r3, #7
 81068b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81068b6:	687b      	ldr	r3, [r7, #4]
 81068b8:	68fa      	ldr	r2, [r7, #12]
 81068ba:	609a      	str	r2, [r3, #8]
}
 81068bc:	bf00      	nop
 81068be:	3714      	adds	r7, #20
 81068c0:	46bd      	mov	sp, r7
 81068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81068c6:	4770      	bx	lr

081068c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 81068c8:	b480      	push	{r7}
 81068ca:	b087      	sub	sp, #28
 81068cc:	af00      	add	r7, sp, #0
 81068ce:	60f8      	str	r0, [r7, #12]
 81068d0:	60b9      	str	r1, [r7, #8]
 81068d2:	607a      	str	r2, [r7, #4]
 81068d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 81068d6:	68fb      	ldr	r3, [r7, #12]
 81068d8:	689b      	ldr	r3, [r3, #8]
 81068da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81068dc:	697b      	ldr	r3, [r7, #20]
 81068de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81068e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 81068e4:	683b      	ldr	r3, [r7, #0]
 81068e6:	021a      	lsls	r2, r3, #8
 81068e8:	687b      	ldr	r3, [r7, #4]
 81068ea:	431a      	orrs	r2, r3
 81068ec:	68bb      	ldr	r3, [r7, #8]
 81068ee:	4313      	orrs	r3, r2
 81068f0:	697a      	ldr	r2, [r7, #20]
 81068f2:	4313      	orrs	r3, r2
 81068f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81068f6:	68fb      	ldr	r3, [r7, #12]
 81068f8:	697a      	ldr	r2, [r7, #20]
 81068fa:	609a      	str	r2, [r3, #8]
}
 81068fc:	bf00      	nop
 81068fe:	371c      	adds	r7, #28
 8106900:	46bd      	mov	sp, r7
 8106902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106906:	4770      	bx	lr

08106908 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8106908:	b480      	push	{r7}
 810690a:	b085      	sub	sp, #20
 810690c:	af00      	add	r7, sp, #0
 810690e:	6078      	str	r0, [r7, #4]
 8106910:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8106912:	687b      	ldr	r3, [r7, #4]
 8106914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8106918:	2b01      	cmp	r3, #1
 810691a:	d101      	bne.n	8106920 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810691c:	2302      	movs	r3, #2
 810691e:	e06d      	b.n	81069fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8106920:	687b      	ldr	r3, [r7, #4]
 8106922:	2201      	movs	r2, #1
 8106924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106928:	687b      	ldr	r3, [r7, #4]
 810692a:	2202      	movs	r2, #2
 810692c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8106930:	687b      	ldr	r3, [r7, #4]
 8106932:	681b      	ldr	r3, [r3, #0]
 8106934:	685b      	ldr	r3, [r3, #4]
 8106936:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8106938:	687b      	ldr	r3, [r7, #4]
 810693a:	681b      	ldr	r3, [r3, #0]
 810693c:	689b      	ldr	r3, [r3, #8]
 810693e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8106940:	687b      	ldr	r3, [r7, #4]
 8106942:	681b      	ldr	r3, [r3, #0]
 8106944:	4a30      	ldr	r2, [pc, #192]	@ (8106a08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8106946:	4293      	cmp	r3, r2
 8106948:	d004      	beq.n	8106954 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810694a:	687b      	ldr	r3, [r7, #4]
 810694c:	681b      	ldr	r3, [r3, #0]
 810694e:	4a2f      	ldr	r2, [pc, #188]	@ (8106a0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8106950:	4293      	cmp	r3, r2
 8106952:	d108      	bne.n	8106966 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8106954:	68fb      	ldr	r3, [r7, #12]
 8106956:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 810695a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810695c:	683b      	ldr	r3, [r7, #0]
 810695e:	685b      	ldr	r3, [r3, #4]
 8106960:	68fa      	ldr	r2, [r7, #12]
 8106962:	4313      	orrs	r3, r2
 8106964:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8106966:	68fb      	ldr	r3, [r7, #12]
 8106968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810696c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810696e:	683b      	ldr	r3, [r7, #0]
 8106970:	681b      	ldr	r3, [r3, #0]
 8106972:	68fa      	ldr	r2, [r7, #12]
 8106974:	4313      	orrs	r3, r2
 8106976:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8106978:	687b      	ldr	r3, [r7, #4]
 810697a:	681b      	ldr	r3, [r3, #0]
 810697c:	68fa      	ldr	r2, [r7, #12]
 810697e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8106980:	687b      	ldr	r3, [r7, #4]
 8106982:	681b      	ldr	r3, [r3, #0]
 8106984:	4a20      	ldr	r2, [pc, #128]	@ (8106a08 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8106986:	4293      	cmp	r3, r2
 8106988:	d022      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810698a:	687b      	ldr	r3, [r7, #4]
 810698c:	681b      	ldr	r3, [r3, #0]
 810698e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106992:	d01d      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8106994:	687b      	ldr	r3, [r7, #4]
 8106996:	681b      	ldr	r3, [r3, #0]
 8106998:	4a1d      	ldr	r2, [pc, #116]	@ (8106a10 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810699a:	4293      	cmp	r3, r2
 810699c:	d018      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810699e:	687b      	ldr	r3, [r7, #4]
 81069a0:	681b      	ldr	r3, [r3, #0]
 81069a2:	4a1c      	ldr	r2, [pc, #112]	@ (8106a14 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 81069a4:	4293      	cmp	r3, r2
 81069a6:	d013      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81069a8:	687b      	ldr	r3, [r7, #4]
 81069aa:	681b      	ldr	r3, [r3, #0]
 81069ac:	4a1a      	ldr	r2, [pc, #104]	@ (8106a18 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 81069ae:	4293      	cmp	r3, r2
 81069b0:	d00e      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81069b2:	687b      	ldr	r3, [r7, #4]
 81069b4:	681b      	ldr	r3, [r3, #0]
 81069b6:	4a15      	ldr	r2, [pc, #84]	@ (8106a0c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81069b8:	4293      	cmp	r3, r2
 81069ba:	d009      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81069bc:	687b      	ldr	r3, [r7, #4]
 81069be:	681b      	ldr	r3, [r3, #0]
 81069c0:	4a16      	ldr	r2, [pc, #88]	@ (8106a1c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 81069c2:	4293      	cmp	r3, r2
 81069c4:	d004      	beq.n	81069d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81069c6:	687b      	ldr	r3, [r7, #4]
 81069c8:	681b      	ldr	r3, [r3, #0]
 81069ca:	4a15      	ldr	r2, [pc, #84]	@ (8106a20 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 81069cc:	4293      	cmp	r3, r2
 81069ce:	d10c      	bne.n	81069ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 81069d0:	68bb      	ldr	r3, [r7, #8]
 81069d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 81069d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 81069d8:	683b      	ldr	r3, [r7, #0]
 81069da:	689b      	ldr	r3, [r3, #8]
 81069dc:	68ba      	ldr	r2, [r7, #8]
 81069de:	4313      	orrs	r3, r2
 81069e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 81069e2:	687b      	ldr	r3, [r7, #4]
 81069e4:	681b      	ldr	r3, [r3, #0]
 81069e6:	68ba      	ldr	r2, [r7, #8]
 81069e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 81069ea:	687b      	ldr	r3, [r7, #4]
 81069ec:	2201      	movs	r2, #1
 81069ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 81069f2:	687b      	ldr	r3, [r7, #4]
 81069f4:	2200      	movs	r2, #0
 81069f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 81069fa:	2300      	movs	r3, #0
}
 81069fc:	4618      	mov	r0, r3
 81069fe:	3714      	adds	r7, #20
 8106a00:	46bd      	mov	sp, r7
 8106a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a06:	4770      	bx	lr
 8106a08:	40010000 	.word	0x40010000
 8106a0c:	40010400 	.word	0x40010400
 8106a10:	40000400 	.word	0x40000400
 8106a14:	40000800 	.word	0x40000800
 8106a18:	40000c00 	.word	0x40000c00
 8106a1c:	40001800 	.word	0x40001800
 8106a20:	40014000 	.word	0x40014000

08106a24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8106a24:	b580      	push	{r7, lr}
 8106a26:	b082      	sub	sp, #8
 8106a28:	af00      	add	r7, sp, #0
 8106a2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8106a2c:	687b      	ldr	r3, [r7, #4]
 8106a2e:	2b00      	cmp	r3, #0
 8106a30:	d101      	bne.n	8106a36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8106a32:	2301      	movs	r3, #1
 8106a34:	e042      	b.n	8106abc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8106a36:	687b      	ldr	r3, [r7, #4]
 8106a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8106a3c:	2b00      	cmp	r3, #0
 8106a3e:	d106      	bne.n	8106a4e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8106a40:	687b      	ldr	r3, [r7, #4]
 8106a42:	2200      	movs	r2, #0
 8106a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8106a48:	6878      	ldr	r0, [r7, #4]
 8106a4a:	f7fa fa05 	bl	8100e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8106a4e:	687b      	ldr	r3, [r7, #4]
 8106a50:	2224      	movs	r2, #36	@ 0x24
 8106a52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8106a56:	687b      	ldr	r3, [r7, #4]
 8106a58:	681b      	ldr	r3, [r3, #0]
 8106a5a:	681a      	ldr	r2, [r3, #0]
 8106a5c:	687b      	ldr	r3, [r7, #4]
 8106a5e:	681b      	ldr	r3, [r3, #0]
 8106a60:	f022 0201 	bic.w	r2, r2, #1
 8106a64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8106a66:	687b      	ldr	r3, [r7, #4]
 8106a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106a6a:	2b00      	cmp	r3, #0
 8106a6c:	d002      	beq.n	8106a74 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8106a6e:	6878      	ldr	r0, [r7, #4]
 8106a70:	f000 fd90 	bl	8107594 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8106a74:	6878      	ldr	r0, [r7, #4]
 8106a76:	f000 f825 	bl	8106ac4 <UART_SetConfig>
 8106a7a:	4603      	mov	r3, r0
 8106a7c:	2b01      	cmp	r3, #1
 8106a7e:	d101      	bne.n	8106a84 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8106a80:	2301      	movs	r3, #1
 8106a82:	e01b      	b.n	8106abc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8106a84:	687b      	ldr	r3, [r7, #4]
 8106a86:	681b      	ldr	r3, [r3, #0]
 8106a88:	685a      	ldr	r2, [r3, #4]
 8106a8a:	687b      	ldr	r3, [r7, #4]
 8106a8c:	681b      	ldr	r3, [r3, #0]
 8106a8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8106a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8106a94:	687b      	ldr	r3, [r7, #4]
 8106a96:	681b      	ldr	r3, [r3, #0]
 8106a98:	689a      	ldr	r2, [r3, #8]
 8106a9a:	687b      	ldr	r3, [r7, #4]
 8106a9c:	681b      	ldr	r3, [r3, #0]
 8106a9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8106aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8106aa4:	687b      	ldr	r3, [r7, #4]
 8106aa6:	681b      	ldr	r3, [r3, #0]
 8106aa8:	681a      	ldr	r2, [r3, #0]
 8106aaa:	687b      	ldr	r3, [r7, #4]
 8106aac:	681b      	ldr	r3, [r3, #0]
 8106aae:	f042 0201 	orr.w	r2, r2, #1
 8106ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8106ab4:	6878      	ldr	r0, [r7, #4]
 8106ab6:	f000 fe0f 	bl	81076d8 <UART_CheckIdleState>
 8106aba:	4603      	mov	r3, r0
}
 8106abc:	4618      	mov	r0, r3
 8106abe:	3708      	adds	r7, #8
 8106ac0:	46bd      	mov	sp, r7
 8106ac2:	bd80      	pop	{r7, pc}

08106ac4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8106ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8106ac8:	b092      	sub	sp, #72	@ 0x48
 8106aca:	af00      	add	r7, sp, #0
 8106acc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8106ace:	2300      	movs	r3, #0
 8106ad0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106ad4:	697b      	ldr	r3, [r7, #20]
 8106ad6:	689a      	ldr	r2, [r3, #8]
 8106ad8:	697b      	ldr	r3, [r7, #20]
 8106ada:	691b      	ldr	r3, [r3, #16]
 8106adc:	431a      	orrs	r2, r3
 8106ade:	697b      	ldr	r3, [r7, #20]
 8106ae0:	695b      	ldr	r3, [r3, #20]
 8106ae2:	431a      	orrs	r2, r3
 8106ae4:	697b      	ldr	r3, [r7, #20]
 8106ae6:	69db      	ldr	r3, [r3, #28]
 8106ae8:	4313      	orrs	r3, r2
 8106aea:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106aec:	697b      	ldr	r3, [r7, #20]
 8106aee:	681b      	ldr	r3, [r3, #0]
 8106af0:	681a      	ldr	r2, [r3, #0]
 8106af2:	4bbd      	ldr	r3, [pc, #756]	@ (8106de8 <UART_SetConfig+0x324>)
 8106af4:	4013      	ands	r3, r2
 8106af6:	697a      	ldr	r2, [r7, #20]
 8106af8:	6812      	ldr	r2, [r2, #0]
 8106afa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8106afc:	430b      	orrs	r3, r1
 8106afe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8106b00:	697b      	ldr	r3, [r7, #20]
 8106b02:	681b      	ldr	r3, [r3, #0]
 8106b04:	685b      	ldr	r3, [r3, #4]
 8106b06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8106b0a:	697b      	ldr	r3, [r7, #20]
 8106b0c:	68da      	ldr	r2, [r3, #12]
 8106b0e:	697b      	ldr	r3, [r7, #20]
 8106b10:	681b      	ldr	r3, [r3, #0]
 8106b12:	430a      	orrs	r2, r1
 8106b14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8106b16:	697b      	ldr	r3, [r7, #20]
 8106b18:	699b      	ldr	r3, [r3, #24]
 8106b1a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8106b1c:	697b      	ldr	r3, [r7, #20]
 8106b1e:	681b      	ldr	r3, [r3, #0]
 8106b20:	4ab2      	ldr	r2, [pc, #712]	@ (8106dec <UART_SetConfig+0x328>)
 8106b22:	4293      	cmp	r3, r2
 8106b24:	d004      	beq.n	8106b30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8106b26:	697b      	ldr	r3, [r7, #20]
 8106b28:	6a1b      	ldr	r3, [r3, #32]
 8106b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8106b2c:	4313      	orrs	r3, r2
 8106b2e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8106b30:	697b      	ldr	r3, [r7, #20]
 8106b32:	681b      	ldr	r3, [r3, #0]
 8106b34:	689b      	ldr	r3, [r3, #8]
 8106b36:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8106b3a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8106b3e:	697a      	ldr	r2, [r7, #20]
 8106b40:	6812      	ldr	r2, [r2, #0]
 8106b42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8106b44:	430b      	orrs	r3, r1
 8106b46:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8106b48:	697b      	ldr	r3, [r7, #20]
 8106b4a:	681b      	ldr	r3, [r3, #0]
 8106b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106b4e:	f023 010f 	bic.w	r1, r3, #15
 8106b52:	697b      	ldr	r3, [r7, #20]
 8106b54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8106b56:	697b      	ldr	r3, [r7, #20]
 8106b58:	681b      	ldr	r3, [r3, #0]
 8106b5a:	430a      	orrs	r2, r1
 8106b5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106b5e:	697b      	ldr	r3, [r7, #20]
 8106b60:	681b      	ldr	r3, [r3, #0]
 8106b62:	4aa3      	ldr	r2, [pc, #652]	@ (8106df0 <UART_SetConfig+0x32c>)
 8106b64:	4293      	cmp	r3, r2
 8106b66:	d177      	bne.n	8106c58 <UART_SetConfig+0x194>
 8106b68:	4ba2      	ldr	r3, [pc, #648]	@ (8106df4 <UART_SetConfig+0x330>)
 8106b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106b6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8106b70:	2b28      	cmp	r3, #40	@ 0x28
 8106b72:	d86d      	bhi.n	8106c50 <UART_SetConfig+0x18c>
 8106b74:	a201      	add	r2, pc, #4	@ (adr r2, 8106b7c <UART_SetConfig+0xb8>)
 8106b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106b7a:	bf00      	nop
 8106b7c:	08106c21 	.word	0x08106c21
 8106b80:	08106c51 	.word	0x08106c51
 8106b84:	08106c51 	.word	0x08106c51
 8106b88:	08106c51 	.word	0x08106c51
 8106b8c:	08106c51 	.word	0x08106c51
 8106b90:	08106c51 	.word	0x08106c51
 8106b94:	08106c51 	.word	0x08106c51
 8106b98:	08106c51 	.word	0x08106c51
 8106b9c:	08106c29 	.word	0x08106c29
 8106ba0:	08106c51 	.word	0x08106c51
 8106ba4:	08106c51 	.word	0x08106c51
 8106ba8:	08106c51 	.word	0x08106c51
 8106bac:	08106c51 	.word	0x08106c51
 8106bb0:	08106c51 	.word	0x08106c51
 8106bb4:	08106c51 	.word	0x08106c51
 8106bb8:	08106c51 	.word	0x08106c51
 8106bbc:	08106c31 	.word	0x08106c31
 8106bc0:	08106c51 	.word	0x08106c51
 8106bc4:	08106c51 	.word	0x08106c51
 8106bc8:	08106c51 	.word	0x08106c51
 8106bcc:	08106c51 	.word	0x08106c51
 8106bd0:	08106c51 	.word	0x08106c51
 8106bd4:	08106c51 	.word	0x08106c51
 8106bd8:	08106c51 	.word	0x08106c51
 8106bdc:	08106c39 	.word	0x08106c39
 8106be0:	08106c51 	.word	0x08106c51
 8106be4:	08106c51 	.word	0x08106c51
 8106be8:	08106c51 	.word	0x08106c51
 8106bec:	08106c51 	.word	0x08106c51
 8106bf0:	08106c51 	.word	0x08106c51
 8106bf4:	08106c51 	.word	0x08106c51
 8106bf8:	08106c51 	.word	0x08106c51
 8106bfc:	08106c41 	.word	0x08106c41
 8106c00:	08106c51 	.word	0x08106c51
 8106c04:	08106c51 	.word	0x08106c51
 8106c08:	08106c51 	.word	0x08106c51
 8106c0c:	08106c51 	.word	0x08106c51
 8106c10:	08106c51 	.word	0x08106c51
 8106c14:	08106c51 	.word	0x08106c51
 8106c18:	08106c51 	.word	0x08106c51
 8106c1c:	08106c49 	.word	0x08106c49
 8106c20:	2301      	movs	r3, #1
 8106c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c26:	e220      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c28:	2304      	movs	r3, #4
 8106c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c2e:	e21c      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c30:	2308      	movs	r3, #8
 8106c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c36:	e218      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c38:	2310      	movs	r3, #16
 8106c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c3e:	e214      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c40:	2320      	movs	r3, #32
 8106c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c46:	e210      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c48:	2340      	movs	r3, #64	@ 0x40
 8106c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c4e:	e20c      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c50:	2380      	movs	r3, #128	@ 0x80
 8106c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c56:	e208      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c58:	697b      	ldr	r3, [r7, #20]
 8106c5a:	681b      	ldr	r3, [r3, #0]
 8106c5c:	4a66      	ldr	r2, [pc, #408]	@ (8106df8 <UART_SetConfig+0x334>)
 8106c5e:	4293      	cmp	r3, r2
 8106c60:	d130      	bne.n	8106cc4 <UART_SetConfig+0x200>
 8106c62:	4b64      	ldr	r3, [pc, #400]	@ (8106df4 <UART_SetConfig+0x330>)
 8106c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106c66:	f003 0307 	and.w	r3, r3, #7
 8106c6a:	2b05      	cmp	r3, #5
 8106c6c:	d826      	bhi.n	8106cbc <UART_SetConfig+0x1f8>
 8106c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8106c74 <UART_SetConfig+0x1b0>)
 8106c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106c74:	08106c8d 	.word	0x08106c8d
 8106c78:	08106c95 	.word	0x08106c95
 8106c7c:	08106c9d 	.word	0x08106c9d
 8106c80:	08106ca5 	.word	0x08106ca5
 8106c84:	08106cad 	.word	0x08106cad
 8106c88:	08106cb5 	.word	0x08106cb5
 8106c8c:	2300      	movs	r3, #0
 8106c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c92:	e1ea      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c94:	2304      	movs	r3, #4
 8106c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106c9a:	e1e6      	b.n	810706a <UART_SetConfig+0x5a6>
 8106c9c:	2308      	movs	r3, #8
 8106c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106ca2:	e1e2      	b.n	810706a <UART_SetConfig+0x5a6>
 8106ca4:	2310      	movs	r3, #16
 8106ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106caa:	e1de      	b.n	810706a <UART_SetConfig+0x5a6>
 8106cac:	2320      	movs	r3, #32
 8106cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106cb2:	e1da      	b.n	810706a <UART_SetConfig+0x5a6>
 8106cb4:	2340      	movs	r3, #64	@ 0x40
 8106cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106cba:	e1d6      	b.n	810706a <UART_SetConfig+0x5a6>
 8106cbc:	2380      	movs	r3, #128	@ 0x80
 8106cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106cc2:	e1d2      	b.n	810706a <UART_SetConfig+0x5a6>
 8106cc4:	697b      	ldr	r3, [r7, #20]
 8106cc6:	681b      	ldr	r3, [r3, #0]
 8106cc8:	4a4c      	ldr	r2, [pc, #304]	@ (8106dfc <UART_SetConfig+0x338>)
 8106cca:	4293      	cmp	r3, r2
 8106ccc:	d130      	bne.n	8106d30 <UART_SetConfig+0x26c>
 8106cce:	4b49      	ldr	r3, [pc, #292]	@ (8106df4 <UART_SetConfig+0x330>)
 8106cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106cd2:	f003 0307 	and.w	r3, r3, #7
 8106cd6:	2b05      	cmp	r3, #5
 8106cd8:	d826      	bhi.n	8106d28 <UART_SetConfig+0x264>
 8106cda:	a201      	add	r2, pc, #4	@ (adr r2, 8106ce0 <UART_SetConfig+0x21c>)
 8106cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106ce0:	08106cf9 	.word	0x08106cf9
 8106ce4:	08106d01 	.word	0x08106d01
 8106ce8:	08106d09 	.word	0x08106d09
 8106cec:	08106d11 	.word	0x08106d11
 8106cf0:	08106d19 	.word	0x08106d19
 8106cf4:	08106d21 	.word	0x08106d21
 8106cf8:	2300      	movs	r3, #0
 8106cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106cfe:	e1b4      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d00:	2304      	movs	r3, #4
 8106d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d06:	e1b0      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d08:	2308      	movs	r3, #8
 8106d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d0e:	e1ac      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d10:	2310      	movs	r3, #16
 8106d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d16:	e1a8      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d18:	2320      	movs	r3, #32
 8106d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d1e:	e1a4      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d20:	2340      	movs	r3, #64	@ 0x40
 8106d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d26:	e1a0      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d28:	2380      	movs	r3, #128	@ 0x80
 8106d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d2e:	e19c      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d30:	697b      	ldr	r3, [r7, #20]
 8106d32:	681b      	ldr	r3, [r3, #0]
 8106d34:	4a32      	ldr	r2, [pc, #200]	@ (8106e00 <UART_SetConfig+0x33c>)
 8106d36:	4293      	cmp	r3, r2
 8106d38:	d130      	bne.n	8106d9c <UART_SetConfig+0x2d8>
 8106d3a:	4b2e      	ldr	r3, [pc, #184]	@ (8106df4 <UART_SetConfig+0x330>)
 8106d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106d3e:	f003 0307 	and.w	r3, r3, #7
 8106d42:	2b05      	cmp	r3, #5
 8106d44:	d826      	bhi.n	8106d94 <UART_SetConfig+0x2d0>
 8106d46:	a201      	add	r2, pc, #4	@ (adr r2, 8106d4c <UART_SetConfig+0x288>)
 8106d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106d4c:	08106d65 	.word	0x08106d65
 8106d50:	08106d6d 	.word	0x08106d6d
 8106d54:	08106d75 	.word	0x08106d75
 8106d58:	08106d7d 	.word	0x08106d7d
 8106d5c:	08106d85 	.word	0x08106d85
 8106d60:	08106d8d 	.word	0x08106d8d
 8106d64:	2300      	movs	r3, #0
 8106d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d6a:	e17e      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d6c:	2304      	movs	r3, #4
 8106d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d72:	e17a      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d74:	2308      	movs	r3, #8
 8106d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d7a:	e176      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d7c:	2310      	movs	r3, #16
 8106d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d82:	e172      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d84:	2320      	movs	r3, #32
 8106d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d8a:	e16e      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d8c:	2340      	movs	r3, #64	@ 0x40
 8106d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d92:	e16a      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d94:	2380      	movs	r3, #128	@ 0x80
 8106d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106d9a:	e166      	b.n	810706a <UART_SetConfig+0x5a6>
 8106d9c:	697b      	ldr	r3, [r7, #20]
 8106d9e:	681b      	ldr	r3, [r3, #0]
 8106da0:	4a18      	ldr	r2, [pc, #96]	@ (8106e04 <UART_SetConfig+0x340>)
 8106da2:	4293      	cmp	r3, r2
 8106da4:	d140      	bne.n	8106e28 <UART_SetConfig+0x364>
 8106da6:	4b13      	ldr	r3, [pc, #76]	@ (8106df4 <UART_SetConfig+0x330>)
 8106da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106daa:	f003 0307 	and.w	r3, r3, #7
 8106dae:	2b05      	cmp	r3, #5
 8106db0:	d836      	bhi.n	8106e20 <UART_SetConfig+0x35c>
 8106db2:	a201      	add	r2, pc, #4	@ (adr r2, 8106db8 <UART_SetConfig+0x2f4>)
 8106db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106db8:	08106dd1 	.word	0x08106dd1
 8106dbc:	08106dd9 	.word	0x08106dd9
 8106dc0:	08106de1 	.word	0x08106de1
 8106dc4:	08106e09 	.word	0x08106e09
 8106dc8:	08106e11 	.word	0x08106e11
 8106dcc:	08106e19 	.word	0x08106e19
 8106dd0:	2300      	movs	r3, #0
 8106dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106dd6:	e148      	b.n	810706a <UART_SetConfig+0x5a6>
 8106dd8:	2304      	movs	r3, #4
 8106dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106dde:	e144      	b.n	810706a <UART_SetConfig+0x5a6>
 8106de0:	2308      	movs	r3, #8
 8106de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106de6:	e140      	b.n	810706a <UART_SetConfig+0x5a6>
 8106de8:	cfff69f3 	.word	0xcfff69f3
 8106dec:	58000c00 	.word	0x58000c00
 8106df0:	40011000 	.word	0x40011000
 8106df4:	58024400 	.word	0x58024400
 8106df8:	40004400 	.word	0x40004400
 8106dfc:	40004800 	.word	0x40004800
 8106e00:	40004c00 	.word	0x40004c00
 8106e04:	40005000 	.word	0x40005000
 8106e08:	2310      	movs	r3, #16
 8106e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106e0e:	e12c      	b.n	810706a <UART_SetConfig+0x5a6>
 8106e10:	2320      	movs	r3, #32
 8106e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106e16:	e128      	b.n	810706a <UART_SetConfig+0x5a6>
 8106e18:	2340      	movs	r3, #64	@ 0x40
 8106e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106e1e:	e124      	b.n	810706a <UART_SetConfig+0x5a6>
 8106e20:	2380      	movs	r3, #128	@ 0x80
 8106e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106e26:	e120      	b.n	810706a <UART_SetConfig+0x5a6>
 8106e28:	697b      	ldr	r3, [r7, #20]
 8106e2a:	681b      	ldr	r3, [r3, #0]
 8106e2c:	4acb      	ldr	r2, [pc, #812]	@ (810715c <UART_SetConfig+0x698>)
 8106e2e:	4293      	cmp	r3, r2
 8106e30:	d176      	bne.n	8106f20 <UART_SetConfig+0x45c>
 8106e32:	4bcb      	ldr	r3, [pc, #812]	@ (8107160 <UART_SetConfig+0x69c>)
 8106e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106e36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8106e3a:	2b28      	cmp	r3, #40	@ 0x28
 8106e3c:	d86c      	bhi.n	8106f18 <UART_SetConfig+0x454>
 8106e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8106e44 <UART_SetConfig+0x380>)
 8106e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106e44:	08106ee9 	.word	0x08106ee9
 8106e48:	08106f19 	.word	0x08106f19
 8106e4c:	08106f19 	.word	0x08106f19
 8106e50:	08106f19 	.word	0x08106f19
 8106e54:	08106f19 	.word	0x08106f19
 8106e58:	08106f19 	.word	0x08106f19
 8106e5c:	08106f19 	.word	0x08106f19
 8106e60:	08106f19 	.word	0x08106f19
 8106e64:	08106ef1 	.word	0x08106ef1
 8106e68:	08106f19 	.word	0x08106f19
 8106e6c:	08106f19 	.word	0x08106f19
 8106e70:	08106f19 	.word	0x08106f19
 8106e74:	08106f19 	.word	0x08106f19
 8106e78:	08106f19 	.word	0x08106f19
 8106e7c:	08106f19 	.word	0x08106f19
 8106e80:	08106f19 	.word	0x08106f19
 8106e84:	08106ef9 	.word	0x08106ef9
 8106e88:	08106f19 	.word	0x08106f19
 8106e8c:	08106f19 	.word	0x08106f19
 8106e90:	08106f19 	.word	0x08106f19
 8106e94:	08106f19 	.word	0x08106f19
 8106e98:	08106f19 	.word	0x08106f19
 8106e9c:	08106f19 	.word	0x08106f19
 8106ea0:	08106f19 	.word	0x08106f19
 8106ea4:	08106f01 	.word	0x08106f01
 8106ea8:	08106f19 	.word	0x08106f19
 8106eac:	08106f19 	.word	0x08106f19
 8106eb0:	08106f19 	.word	0x08106f19
 8106eb4:	08106f19 	.word	0x08106f19
 8106eb8:	08106f19 	.word	0x08106f19
 8106ebc:	08106f19 	.word	0x08106f19
 8106ec0:	08106f19 	.word	0x08106f19
 8106ec4:	08106f09 	.word	0x08106f09
 8106ec8:	08106f19 	.word	0x08106f19
 8106ecc:	08106f19 	.word	0x08106f19
 8106ed0:	08106f19 	.word	0x08106f19
 8106ed4:	08106f19 	.word	0x08106f19
 8106ed8:	08106f19 	.word	0x08106f19
 8106edc:	08106f19 	.word	0x08106f19
 8106ee0:	08106f19 	.word	0x08106f19
 8106ee4:	08106f11 	.word	0x08106f11
 8106ee8:	2301      	movs	r3, #1
 8106eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106eee:	e0bc      	b.n	810706a <UART_SetConfig+0x5a6>
 8106ef0:	2304      	movs	r3, #4
 8106ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106ef6:	e0b8      	b.n	810706a <UART_SetConfig+0x5a6>
 8106ef8:	2308      	movs	r3, #8
 8106efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106efe:	e0b4      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f00:	2310      	movs	r3, #16
 8106f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f06:	e0b0      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f08:	2320      	movs	r3, #32
 8106f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f0e:	e0ac      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f10:	2340      	movs	r3, #64	@ 0x40
 8106f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f16:	e0a8      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f18:	2380      	movs	r3, #128	@ 0x80
 8106f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f1e:	e0a4      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f20:	697b      	ldr	r3, [r7, #20]
 8106f22:	681b      	ldr	r3, [r3, #0]
 8106f24:	4a8f      	ldr	r2, [pc, #572]	@ (8107164 <UART_SetConfig+0x6a0>)
 8106f26:	4293      	cmp	r3, r2
 8106f28:	d130      	bne.n	8106f8c <UART_SetConfig+0x4c8>
 8106f2a:	4b8d      	ldr	r3, [pc, #564]	@ (8107160 <UART_SetConfig+0x69c>)
 8106f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106f2e:	f003 0307 	and.w	r3, r3, #7
 8106f32:	2b05      	cmp	r3, #5
 8106f34:	d826      	bhi.n	8106f84 <UART_SetConfig+0x4c0>
 8106f36:	a201      	add	r2, pc, #4	@ (adr r2, 8106f3c <UART_SetConfig+0x478>)
 8106f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106f3c:	08106f55 	.word	0x08106f55
 8106f40:	08106f5d 	.word	0x08106f5d
 8106f44:	08106f65 	.word	0x08106f65
 8106f48:	08106f6d 	.word	0x08106f6d
 8106f4c:	08106f75 	.word	0x08106f75
 8106f50:	08106f7d 	.word	0x08106f7d
 8106f54:	2300      	movs	r3, #0
 8106f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f5a:	e086      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f5c:	2304      	movs	r3, #4
 8106f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f62:	e082      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f64:	2308      	movs	r3, #8
 8106f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f6a:	e07e      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f6c:	2310      	movs	r3, #16
 8106f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f72:	e07a      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f74:	2320      	movs	r3, #32
 8106f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f7a:	e076      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f7c:	2340      	movs	r3, #64	@ 0x40
 8106f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f82:	e072      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f84:	2380      	movs	r3, #128	@ 0x80
 8106f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106f8a:	e06e      	b.n	810706a <UART_SetConfig+0x5a6>
 8106f8c:	697b      	ldr	r3, [r7, #20]
 8106f8e:	681b      	ldr	r3, [r3, #0]
 8106f90:	4a75      	ldr	r2, [pc, #468]	@ (8107168 <UART_SetConfig+0x6a4>)
 8106f92:	4293      	cmp	r3, r2
 8106f94:	d130      	bne.n	8106ff8 <UART_SetConfig+0x534>
 8106f96:	4b72      	ldr	r3, [pc, #456]	@ (8107160 <UART_SetConfig+0x69c>)
 8106f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106f9a:	f003 0307 	and.w	r3, r3, #7
 8106f9e:	2b05      	cmp	r3, #5
 8106fa0:	d826      	bhi.n	8106ff0 <UART_SetConfig+0x52c>
 8106fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8106fa8 <UART_SetConfig+0x4e4>)
 8106fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106fa8:	08106fc1 	.word	0x08106fc1
 8106fac:	08106fc9 	.word	0x08106fc9
 8106fb0:	08106fd1 	.word	0x08106fd1
 8106fb4:	08106fd9 	.word	0x08106fd9
 8106fb8:	08106fe1 	.word	0x08106fe1
 8106fbc:	08106fe9 	.word	0x08106fe9
 8106fc0:	2300      	movs	r3, #0
 8106fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106fc6:	e050      	b.n	810706a <UART_SetConfig+0x5a6>
 8106fc8:	2304      	movs	r3, #4
 8106fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106fce:	e04c      	b.n	810706a <UART_SetConfig+0x5a6>
 8106fd0:	2308      	movs	r3, #8
 8106fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106fd6:	e048      	b.n	810706a <UART_SetConfig+0x5a6>
 8106fd8:	2310      	movs	r3, #16
 8106fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106fde:	e044      	b.n	810706a <UART_SetConfig+0x5a6>
 8106fe0:	2320      	movs	r3, #32
 8106fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106fe6:	e040      	b.n	810706a <UART_SetConfig+0x5a6>
 8106fe8:	2340      	movs	r3, #64	@ 0x40
 8106fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106fee:	e03c      	b.n	810706a <UART_SetConfig+0x5a6>
 8106ff0:	2380      	movs	r3, #128	@ 0x80
 8106ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8106ff6:	e038      	b.n	810706a <UART_SetConfig+0x5a6>
 8106ff8:	697b      	ldr	r3, [r7, #20]
 8106ffa:	681b      	ldr	r3, [r3, #0]
 8106ffc:	4a5b      	ldr	r2, [pc, #364]	@ (810716c <UART_SetConfig+0x6a8>)
 8106ffe:	4293      	cmp	r3, r2
 8107000:	d130      	bne.n	8107064 <UART_SetConfig+0x5a0>
 8107002:	4b57      	ldr	r3, [pc, #348]	@ (8107160 <UART_SetConfig+0x69c>)
 8107004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107006:	f003 0307 	and.w	r3, r3, #7
 810700a:	2b05      	cmp	r3, #5
 810700c:	d826      	bhi.n	810705c <UART_SetConfig+0x598>
 810700e:	a201      	add	r2, pc, #4	@ (adr r2, 8107014 <UART_SetConfig+0x550>)
 8107010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107014:	0810702d 	.word	0x0810702d
 8107018:	08107035 	.word	0x08107035
 810701c:	0810703d 	.word	0x0810703d
 8107020:	08107045 	.word	0x08107045
 8107024:	0810704d 	.word	0x0810704d
 8107028:	08107055 	.word	0x08107055
 810702c:	2302      	movs	r3, #2
 810702e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8107032:	e01a      	b.n	810706a <UART_SetConfig+0x5a6>
 8107034:	2304      	movs	r3, #4
 8107036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810703a:	e016      	b.n	810706a <UART_SetConfig+0x5a6>
 810703c:	2308      	movs	r3, #8
 810703e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8107042:	e012      	b.n	810706a <UART_SetConfig+0x5a6>
 8107044:	2310      	movs	r3, #16
 8107046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810704a:	e00e      	b.n	810706a <UART_SetConfig+0x5a6>
 810704c:	2320      	movs	r3, #32
 810704e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8107052:	e00a      	b.n	810706a <UART_SetConfig+0x5a6>
 8107054:	2340      	movs	r3, #64	@ 0x40
 8107056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810705a:	e006      	b.n	810706a <UART_SetConfig+0x5a6>
 810705c:	2380      	movs	r3, #128	@ 0x80
 810705e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8107062:	e002      	b.n	810706a <UART_SetConfig+0x5a6>
 8107064:	2380      	movs	r3, #128	@ 0x80
 8107066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810706a:	697b      	ldr	r3, [r7, #20]
 810706c:	681b      	ldr	r3, [r3, #0]
 810706e:	4a3f      	ldr	r2, [pc, #252]	@ (810716c <UART_SetConfig+0x6a8>)
 8107070:	4293      	cmp	r3, r2
 8107072:	f040 80f8 	bne.w	8107266 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8107076:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810707a:	2b20      	cmp	r3, #32
 810707c:	dc46      	bgt.n	810710c <UART_SetConfig+0x648>
 810707e:	2b02      	cmp	r3, #2
 8107080:	f2c0 8082 	blt.w	8107188 <UART_SetConfig+0x6c4>
 8107084:	3b02      	subs	r3, #2
 8107086:	2b1e      	cmp	r3, #30
 8107088:	d87e      	bhi.n	8107188 <UART_SetConfig+0x6c4>
 810708a:	a201      	add	r2, pc, #4	@ (adr r2, 8107090 <UART_SetConfig+0x5cc>)
 810708c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107090:	08107113 	.word	0x08107113
 8107094:	08107189 	.word	0x08107189
 8107098:	0810711b 	.word	0x0810711b
 810709c:	08107189 	.word	0x08107189
 81070a0:	08107189 	.word	0x08107189
 81070a4:	08107189 	.word	0x08107189
 81070a8:	0810712b 	.word	0x0810712b
 81070ac:	08107189 	.word	0x08107189
 81070b0:	08107189 	.word	0x08107189
 81070b4:	08107189 	.word	0x08107189
 81070b8:	08107189 	.word	0x08107189
 81070bc:	08107189 	.word	0x08107189
 81070c0:	08107189 	.word	0x08107189
 81070c4:	08107189 	.word	0x08107189
 81070c8:	0810713b 	.word	0x0810713b
 81070cc:	08107189 	.word	0x08107189
 81070d0:	08107189 	.word	0x08107189
 81070d4:	08107189 	.word	0x08107189
 81070d8:	08107189 	.word	0x08107189
 81070dc:	08107189 	.word	0x08107189
 81070e0:	08107189 	.word	0x08107189
 81070e4:	08107189 	.word	0x08107189
 81070e8:	08107189 	.word	0x08107189
 81070ec:	08107189 	.word	0x08107189
 81070f0:	08107189 	.word	0x08107189
 81070f4:	08107189 	.word	0x08107189
 81070f8:	08107189 	.word	0x08107189
 81070fc:	08107189 	.word	0x08107189
 8107100:	08107189 	.word	0x08107189
 8107104:	08107189 	.word	0x08107189
 8107108:	0810717b 	.word	0x0810717b
 810710c:	2b40      	cmp	r3, #64	@ 0x40
 810710e:	d037      	beq.n	8107180 <UART_SetConfig+0x6bc>
 8107110:	e03a      	b.n	8107188 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8107112:	f7fd fe79 	bl	8104e08 <HAL_RCCEx_GetD3PCLK1Freq>
 8107116:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8107118:	e03c      	b.n	8107194 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810711a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810711e:	4618      	mov	r0, r3
 8107120:	f7fd fe88 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107128:	e034      	b.n	8107194 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810712a:	f107 0318 	add.w	r3, r7, #24
 810712e:	4618      	mov	r0, r3
 8107130:	f7fd ffd4 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107134:	69fb      	ldr	r3, [r7, #28]
 8107136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107138:	e02c      	b.n	8107194 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810713a:	4b09      	ldr	r3, [pc, #36]	@ (8107160 <UART_SetConfig+0x69c>)
 810713c:	681b      	ldr	r3, [r3, #0]
 810713e:	f003 0320 	and.w	r3, r3, #32
 8107142:	2b00      	cmp	r3, #0
 8107144:	d016      	beq.n	8107174 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107146:	4b06      	ldr	r3, [pc, #24]	@ (8107160 <UART_SetConfig+0x69c>)
 8107148:	681b      	ldr	r3, [r3, #0]
 810714a:	08db      	lsrs	r3, r3, #3
 810714c:	f003 0303 	and.w	r3, r3, #3
 8107150:	4a07      	ldr	r2, [pc, #28]	@ (8107170 <UART_SetConfig+0x6ac>)
 8107152:	fa22 f303 	lsr.w	r3, r2, r3
 8107156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107158:	e01c      	b.n	8107194 <UART_SetConfig+0x6d0>
 810715a:	bf00      	nop
 810715c:	40011400 	.word	0x40011400
 8107160:	58024400 	.word	0x58024400
 8107164:	40007800 	.word	0x40007800
 8107168:	40007c00 	.word	0x40007c00
 810716c:	58000c00 	.word	0x58000c00
 8107170:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8107174:	4b9d      	ldr	r3, [pc, #628]	@ (81073ec <UART_SetConfig+0x928>)
 8107176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107178:	e00c      	b.n	8107194 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810717a:	4b9d      	ldr	r3, [pc, #628]	@ (81073f0 <UART_SetConfig+0x92c>)
 810717c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810717e:	e009      	b.n	8107194 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107180:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8107184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107186:	e005      	b.n	8107194 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8107188:	2300      	movs	r3, #0
 810718a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810718c:	2301      	movs	r3, #1
 810718e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8107192:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8107194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107196:	2b00      	cmp	r3, #0
 8107198:	f000 81de 	beq.w	8107558 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810719c:	697b      	ldr	r3, [r7, #20]
 810719e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81071a0:	4a94      	ldr	r2, [pc, #592]	@ (81073f4 <UART_SetConfig+0x930>)
 81071a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81071a6:	461a      	mov	r2, r3
 81071a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81071aa:	fbb3 f3f2 	udiv	r3, r3, r2
 81071ae:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81071b0:	697b      	ldr	r3, [r7, #20]
 81071b2:	685a      	ldr	r2, [r3, #4]
 81071b4:	4613      	mov	r3, r2
 81071b6:	005b      	lsls	r3, r3, #1
 81071b8:	4413      	add	r3, r2
 81071ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81071bc:	429a      	cmp	r2, r3
 81071be:	d305      	bcc.n	81071cc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81071c0:	697b      	ldr	r3, [r7, #20]
 81071c2:	685b      	ldr	r3, [r3, #4]
 81071c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81071c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81071c8:	429a      	cmp	r2, r3
 81071ca:	d903      	bls.n	81071d4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 81071cc:	2301      	movs	r3, #1
 81071ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 81071d2:	e1c1      	b.n	8107558 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81071d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81071d6:	2200      	movs	r2, #0
 81071d8:	60bb      	str	r3, [r7, #8]
 81071da:	60fa      	str	r2, [r7, #12]
 81071dc:	697b      	ldr	r3, [r7, #20]
 81071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81071e0:	4a84      	ldr	r2, [pc, #528]	@ (81073f4 <UART_SetConfig+0x930>)
 81071e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81071e6:	b29b      	uxth	r3, r3
 81071e8:	2200      	movs	r2, #0
 81071ea:	603b      	str	r3, [r7, #0]
 81071ec:	607a      	str	r2, [r7, #4]
 81071ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 81071f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81071f6:	f7f9 f86f 	bl	81002d8 <__aeabi_uldivmod>
 81071fa:	4602      	mov	r2, r0
 81071fc:	460b      	mov	r3, r1
 81071fe:	4610      	mov	r0, r2
 8107200:	4619      	mov	r1, r3
 8107202:	f04f 0200 	mov.w	r2, #0
 8107206:	f04f 0300 	mov.w	r3, #0
 810720a:	020b      	lsls	r3, r1, #8
 810720c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8107210:	0202      	lsls	r2, r0, #8
 8107212:	6979      	ldr	r1, [r7, #20]
 8107214:	6849      	ldr	r1, [r1, #4]
 8107216:	0849      	lsrs	r1, r1, #1
 8107218:	2000      	movs	r0, #0
 810721a:	460c      	mov	r4, r1
 810721c:	4605      	mov	r5, r0
 810721e:	eb12 0804 	adds.w	r8, r2, r4
 8107222:	eb43 0905 	adc.w	r9, r3, r5
 8107226:	697b      	ldr	r3, [r7, #20]
 8107228:	685b      	ldr	r3, [r3, #4]
 810722a:	2200      	movs	r2, #0
 810722c:	469a      	mov	sl, r3
 810722e:	4693      	mov	fp, r2
 8107230:	4652      	mov	r2, sl
 8107232:	465b      	mov	r3, fp
 8107234:	4640      	mov	r0, r8
 8107236:	4649      	mov	r1, r9
 8107238:	f7f9 f84e 	bl	81002d8 <__aeabi_uldivmod>
 810723c:	4602      	mov	r2, r0
 810723e:	460b      	mov	r3, r1
 8107240:	4613      	mov	r3, r2
 8107242:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8107244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107246:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810724a:	d308      	bcc.n	810725e <UART_SetConfig+0x79a>
 810724c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810724e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107252:	d204      	bcs.n	810725e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8107254:	697b      	ldr	r3, [r7, #20]
 8107256:	681b      	ldr	r3, [r3, #0]
 8107258:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810725a:	60da      	str	r2, [r3, #12]
 810725c:	e17c      	b.n	8107558 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810725e:	2301      	movs	r3, #1
 8107260:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8107264:	e178      	b.n	8107558 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8107266:	697b      	ldr	r3, [r7, #20]
 8107268:	69db      	ldr	r3, [r3, #28]
 810726a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810726e:	f040 80c5 	bne.w	81073fc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8107272:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8107276:	2b20      	cmp	r3, #32
 8107278:	dc48      	bgt.n	810730c <UART_SetConfig+0x848>
 810727a:	2b00      	cmp	r3, #0
 810727c:	db7b      	blt.n	8107376 <UART_SetConfig+0x8b2>
 810727e:	2b20      	cmp	r3, #32
 8107280:	d879      	bhi.n	8107376 <UART_SetConfig+0x8b2>
 8107282:	a201      	add	r2, pc, #4	@ (adr r2, 8107288 <UART_SetConfig+0x7c4>)
 8107284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107288:	08107313 	.word	0x08107313
 810728c:	0810731b 	.word	0x0810731b
 8107290:	08107377 	.word	0x08107377
 8107294:	08107377 	.word	0x08107377
 8107298:	08107323 	.word	0x08107323
 810729c:	08107377 	.word	0x08107377
 81072a0:	08107377 	.word	0x08107377
 81072a4:	08107377 	.word	0x08107377
 81072a8:	08107333 	.word	0x08107333
 81072ac:	08107377 	.word	0x08107377
 81072b0:	08107377 	.word	0x08107377
 81072b4:	08107377 	.word	0x08107377
 81072b8:	08107377 	.word	0x08107377
 81072bc:	08107377 	.word	0x08107377
 81072c0:	08107377 	.word	0x08107377
 81072c4:	08107377 	.word	0x08107377
 81072c8:	08107343 	.word	0x08107343
 81072cc:	08107377 	.word	0x08107377
 81072d0:	08107377 	.word	0x08107377
 81072d4:	08107377 	.word	0x08107377
 81072d8:	08107377 	.word	0x08107377
 81072dc:	08107377 	.word	0x08107377
 81072e0:	08107377 	.word	0x08107377
 81072e4:	08107377 	.word	0x08107377
 81072e8:	08107377 	.word	0x08107377
 81072ec:	08107377 	.word	0x08107377
 81072f0:	08107377 	.word	0x08107377
 81072f4:	08107377 	.word	0x08107377
 81072f8:	08107377 	.word	0x08107377
 81072fc:	08107377 	.word	0x08107377
 8107300:	08107377 	.word	0x08107377
 8107304:	08107377 	.word	0x08107377
 8107308:	08107369 	.word	0x08107369
 810730c:	2b40      	cmp	r3, #64	@ 0x40
 810730e:	d02e      	beq.n	810736e <UART_SetConfig+0x8aa>
 8107310:	e031      	b.n	8107376 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107312:	f7fb fd83 	bl	8102e1c <HAL_RCC_GetPCLK1Freq>
 8107316:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8107318:	e033      	b.n	8107382 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810731a:	f7fb fd95 	bl	8102e48 <HAL_RCC_GetPCLK2Freq>
 810731e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8107320:	e02f      	b.n	8107382 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107322:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107326:	4618      	mov	r0, r3
 8107328:	f7fd fd84 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810732c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810732e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107330:	e027      	b.n	8107382 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107332:	f107 0318 	add.w	r3, r7, #24
 8107336:	4618      	mov	r0, r3
 8107338:	f7fd fed0 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810733c:	69fb      	ldr	r3, [r7, #28]
 810733e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107340:	e01f      	b.n	8107382 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107342:	4b2d      	ldr	r3, [pc, #180]	@ (81073f8 <UART_SetConfig+0x934>)
 8107344:	681b      	ldr	r3, [r3, #0]
 8107346:	f003 0320 	and.w	r3, r3, #32
 810734a:	2b00      	cmp	r3, #0
 810734c:	d009      	beq.n	8107362 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810734e:	4b2a      	ldr	r3, [pc, #168]	@ (81073f8 <UART_SetConfig+0x934>)
 8107350:	681b      	ldr	r3, [r3, #0]
 8107352:	08db      	lsrs	r3, r3, #3
 8107354:	f003 0303 	and.w	r3, r3, #3
 8107358:	4a24      	ldr	r2, [pc, #144]	@ (81073ec <UART_SetConfig+0x928>)
 810735a:	fa22 f303 	lsr.w	r3, r2, r3
 810735e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107360:	e00f      	b.n	8107382 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8107362:	4b22      	ldr	r3, [pc, #136]	@ (81073ec <UART_SetConfig+0x928>)
 8107364:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107366:	e00c      	b.n	8107382 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107368:	4b21      	ldr	r3, [pc, #132]	@ (81073f0 <UART_SetConfig+0x92c>)
 810736a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810736c:	e009      	b.n	8107382 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810736e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8107372:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107374:	e005      	b.n	8107382 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8107376:	2300      	movs	r3, #0
 8107378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810737a:	2301      	movs	r3, #1
 810737c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8107380:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8107382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107384:	2b00      	cmp	r3, #0
 8107386:	f000 80e7 	beq.w	8107558 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810738a:	697b      	ldr	r3, [r7, #20]
 810738c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810738e:	4a19      	ldr	r2, [pc, #100]	@ (81073f4 <UART_SetConfig+0x930>)
 8107390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107394:	461a      	mov	r2, r3
 8107396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107398:	fbb3 f3f2 	udiv	r3, r3, r2
 810739c:	005a      	lsls	r2, r3, #1
 810739e:	697b      	ldr	r3, [r7, #20]
 81073a0:	685b      	ldr	r3, [r3, #4]
 81073a2:	085b      	lsrs	r3, r3, #1
 81073a4:	441a      	add	r2, r3
 81073a6:	697b      	ldr	r3, [r7, #20]
 81073a8:	685b      	ldr	r3, [r3, #4]
 81073aa:	fbb2 f3f3 	udiv	r3, r2, r3
 81073ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81073b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073b2:	2b0f      	cmp	r3, #15
 81073b4:	d916      	bls.n	81073e4 <UART_SetConfig+0x920>
 81073b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81073bc:	d212      	bcs.n	81073e4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81073be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073c0:	b29b      	uxth	r3, r3
 81073c2:	f023 030f 	bic.w	r3, r3, #15
 81073c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81073c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81073ca:	085b      	lsrs	r3, r3, #1
 81073cc:	b29b      	uxth	r3, r3
 81073ce:	f003 0307 	and.w	r3, r3, #7
 81073d2:	b29a      	uxth	r2, r3
 81073d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 81073d6:	4313      	orrs	r3, r2
 81073d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 81073da:	697b      	ldr	r3, [r7, #20]
 81073dc:	681b      	ldr	r3, [r3, #0]
 81073de:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 81073e0:	60da      	str	r2, [r3, #12]
 81073e2:	e0b9      	b.n	8107558 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81073e4:	2301      	movs	r3, #1
 81073e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 81073ea:	e0b5      	b.n	8107558 <UART_SetConfig+0xa94>
 81073ec:	03d09000 	.word	0x03d09000
 81073f0:	003d0900 	.word	0x003d0900
 81073f4:	08107c58 	.word	0x08107c58
 81073f8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 81073fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8107400:	2b20      	cmp	r3, #32
 8107402:	dc49      	bgt.n	8107498 <UART_SetConfig+0x9d4>
 8107404:	2b00      	cmp	r3, #0
 8107406:	db7c      	blt.n	8107502 <UART_SetConfig+0xa3e>
 8107408:	2b20      	cmp	r3, #32
 810740a:	d87a      	bhi.n	8107502 <UART_SetConfig+0xa3e>
 810740c:	a201      	add	r2, pc, #4	@ (adr r2, 8107414 <UART_SetConfig+0x950>)
 810740e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107412:	bf00      	nop
 8107414:	0810749f 	.word	0x0810749f
 8107418:	081074a7 	.word	0x081074a7
 810741c:	08107503 	.word	0x08107503
 8107420:	08107503 	.word	0x08107503
 8107424:	081074af 	.word	0x081074af
 8107428:	08107503 	.word	0x08107503
 810742c:	08107503 	.word	0x08107503
 8107430:	08107503 	.word	0x08107503
 8107434:	081074bf 	.word	0x081074bf
 8107438:	08107503 	.word	0x08107503
 810743c:	08107503 	.word	0x08107503
 8107440:	08107503 	.word	0x08107503
 8107444:	08107503 	.word	0x08107503
 8107448:	08107503 	.word	0x08107503
 810744c:	08107503 	.word	0x08107503
 8107450:	08107503 	.word	0x08107503
 8107454:	081074cf 	.word	0x081074cf
 8107458:	08107503 	.word	0x08107503
 810745c:	08107503 	.word	0x08107503
 8107460:	08107503 	.word	0x08107503
 8107464:	08107503 	.word	0x08107503
 8107468:	08107503 	.word	0x08107503
 810746c:	08107503 	.word	0x08107503
 8107470:	08107503 	.word	0x08107503
 8107474:	08107503 	.word	0x08107503
 8107478:	08107503 	.word	0x08107503
 810747c:	08107503 	.word	0x08107503
 8107480:	08107503 	.word	0x08107503
 8107484:	08107503 	.word	0x08107503
 8107488:	08107503 	.word	0x08107503
 810748c:	08107503 	.word	0x08107503
 8107490:	08107503 	.word	0x08107503
 8107494:	081074f5 	.word	0x081074f5
 8107498:	2b40      	cmp	r3, #64	@ 0x40
 810749a:	d02e      	beq.n	81074fa <UART_SetConfig+0xa36>
 810749c:	e031      	b.n	8107502 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810749e:	f7fb fcbd 	bl	8102e1c <HAL_RCC_GetPCLK1Freq>
 81074a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81074a4:	e033      	b.n	810750e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81074a6:	f7fb fccf 	bl	8102e48 <HAL_RCC_GetPCLK2Freq>
 81074aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81074ac:	e02f      	b.n	810750e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81074ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81074b2:	4618      	mov	r0, r3
 81074b4:	f7fd fcbe 	bl	8104e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81074b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81074ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81074bc:	e027      	b.n	810750e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81074be:	f107 0318 	add.w	r3, r7, #24
 81074c2:	4618      	mov	r0, r3
 81074c4:	f7fd fe0a 	bl	81050dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81074c8:	69fb      	ldr	r3, [r7, #28]
 81074ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81074cc:	e01f      	b.n	810750e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81074ce:	4b2d      	ldr	r3, [pc, #180]	@ (8107584 <UART_SetConfig+0xac0>)
 81074d0:	681b      	ldr	r3, [r3, #0]
 81074d2:	f003 0320 	and.w	r3, r3, #32
 81074d6:	2b00      	cmp	r3, #0
 81074d8:	d009      	beq.n	81074ee <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81074da:	4b2a      	ldr	r3, [pc, #168]	@ (8107584 <UART_SetConfig+0xac0>)
 81074dc:	681b      	ldr	r3, [r3, #0]
 81074de:	08db      	lsrs	r3, r3, #3
 81074e0:	f003 0303 	and.w	r3, r3, #3
 81074e4:	4a28      	ldr	r2, [pc, #160]	@ (8107588 <UART_SetConfig+0xac4>)
 81074e6:	fa22 f303 	lsr.w	r3, r2, r3
 81074ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81074ec:	e00f      	b.n	810750e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 81074ee:	4b26      	ldr	r3, [pc, #152]	@ (8107588 <UART_SetConfig+0xac4>)
 81074f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81074f2:	e00c      	b.n	810750e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81074f4:	4b25      	ldr	r3, [pc, #148]	@ (810758c <UART_SetConfig+0xac8>)
 81074f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81074f8:	e009      	b.n	810750e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81074fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 81074fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107500:	e005      	b.n	810750e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8107502:	2300      	movs	r3, #0
 8107504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8107506:	2301      	movs	r3, #1
 8107508:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810750c:	bf00      	nop
    }

    if (pclk != 0U)
 810750e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107510:	2b00      	cmp	r3, #0
 8107512:	d021      	beq.n	8107558 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107514:	697b      	ldr	r3, [r7, #20]
 8107516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107518:	4a1d      	ldr	r2, [pc, #116]	@ (8107590 <UART_SetConfig+0xacc>)
 810751a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810751e:	461a      	mov	r2, r3
 8107520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107522:	fbb3 f2f2 	udiv	r2, r3, r2
 8107526:	697b      	ldr	r3, [r7, #20]
 8107528:	685b      	ldr	r3, [r3, #4]
 810752a:	085b      	lsrs	r3, r3, #1
 810752c:	441a      	add	r2, r3
 810752e:	697b      	ldr	r3, [r7, #20]
 8107530:	685b      	ldr	r3, [r3, #4]
 8107532:	fbb2 f3f3 	udiv	r3, r2, r3
 8107536:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810753a:	2b0f      	cmp	r3, #15
 810753c:	d909      	bls.n	8107552 <UART_SetConfig+0xa8e>
 810753e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8107544:	d205      	bcs.n	8107552 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8107546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107548:	b29a      	uxth	r2, r3
 810754a:	697b      	ldr	r3, [r7, #20]
 810754c:	681b      	ldr	r3, [r3, #0]
 810754e:	60da      	str	r2, [r3, #12]
 8107550:	e002      	b.n	8107558 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107552:	2301      	movs	r3, #1
 8107554:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8107558:	697b      	ldr	r3, [r7, #20]
 810755a:	2201      	movs	r2, #1
 810755c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8107560:	697b      	ldr	r3, [r7, #20]
 8107562:	2201      	movs	r2, #1
 8107564:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8107568:	697b      	ldr	r3, [r7, #20]
 810756a:	2200      	movs	r2, #0
 810756c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 810756e:	697b      	ldr	r3, [r7, #20]
 8107570:	2200      	movs	r2, #0
 8107572:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8107574:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8107578:	4618      	mov	r0, r3
 810757a:	3748      	adds	r7, #72	@ 0x48
 810757c:	46bd      	mov	sp, r7
 810757e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8107582:	bf00      	nop
 8107584:	58024400 	.word	0x58024400
 8107588:	03d09000 	.word	0x03d09000
 810758c:	003d0900 	.word	0x003d0900
 8107590:	08107c58 	.word	0x08107c58

08107594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8107594:	b480      	push	{r7}
 8107596:	b083      	sub	sp, #12
 8107598:	af00      	add	r7, sp, #0
 810759a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810759c:	687b      	ldr	r3, [r7, #4]
 810759e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81075a0:	f003 0308 	and.w	r3, r3, #8
 81075a4:	2b00      	cmp	r3, #0
 81075a6:	d00a      	beq.n	81075be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81075a8:	687b      	ldr	r3, [r7, #4]
 81075aa:	681b      	ldr	r3, [r3, #0]
 81075ac:	685b      	ldr	r3, [r3, #4]
 81075ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 81075b2:	687b      	ldr	r3, [r7, #4]
 81075b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 81075b6:	687b      	ldr	r3, [r7, #4]
 81075b8:	681b      	ldr	r3, [r3, #0]
 81075ba:	430a      	orrs	r2, r1
 81075bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 81075be:	687b      	ldr	r3, [r7, #4]
 81075c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81075c2:	f003 0301 	and.w	r3, r3, #1
 81075c6:	2b00      	cmp	r3, #0
 81075c8:	d00a      	beq.n	81075e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 81075ca:	687b      	ldr	r3, [r7, #4]
 81075cc:	681b      	ldr	r3, [r3, #0]
 81075ce:	685b      	ldr	r3, [r3, #4]
 81075d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 81075d4:	687b      	ldr	r3, [r7, #4]
 81075d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81075d8:	687b      	ldr	r3, [r7, #4]
 81075da:	681b      	ldr	r3, [r3, #0]
 81075dc:	430a      	orrs	r2, r1
 81075de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81075e0:	687b      	ldr	r3, [r7, #4]
 81075e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81075e4:	f003 0302 	and.w	r3, r3, #2
 81075e8:	2b00      	cmp	r3, #0
 81075ea:	d00a      	beq.n	8107602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81075ec:	687b      	ldr	r3, [r7, #4]
 81075ee:	681b      	ldr	r3, [r3, #0]
 81075f0:	685b      	ldr	r3, [r3, #4]
 81075f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 81075f6:	687b      	ldr	r3, [r7, #4]
 81075f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 81075fa:	687b      	ldr	r3, [r7, #4]
 81075fc:	681b      	ldr	r3, [r3, #0]
 81075fe:	430a      	orrs	r2, r1
 8107600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8107602:	687b      	ldr	r3, [r7, #4]
 8107604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107606:	f003 0304 	and.w	r3, r3, #4
 810760a:	2b00      	cmp	r3, #0
 810760c:	d00a      	beq.n	8107624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810760e:	687b      	ldr	r3, [r7, #4]
 8107610:	681b      	ldr	r3, [r3, #0]
 8107612:	685b      	ldr	r3, [r3, #4]
 8107614:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8107618:	687b      	ldr	r3, [r7, #4]
 810761a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810761c:	687b      	ldr	r3, [r7, #4]
 810761e:	681b      	ldr	r3, [r3, #0]
 8107620:	430a      	orrs	r2, r1
 8107622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8107624:	687b      	ldr	r3, [r7, #4]
 8107626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107628:	f003 0310 	and.w	r3, r3, #16
 810762c:	2b00      	cmp	r3, #0
 810762e:	d00a      	beq.n	8107646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8107630:	687b      	ldr	r3, [r7, #4]
 8107632:	681b      	ldr	r3, [r3, #0]
 8107634:	689b      	ldr	r3, [r3, #8]
 8107636:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 810763a:	687b      	ldr	r3, [r7, #4]
 810763c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 810763e:	687b      	ldr	r3, [r7, #4]
 8107640:	681b      	ldr	r3, [r3, #0]
 8107642:	430a      	orrs	r2, r1
 8107644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8107646:	687b      	ldr	r3, [r7, #4]
 8107648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810764a:	f003 0320 	and.w	r3, r3, #32
 810764e:	2b00      	cmp	r3, #0
 8107650:	d00a      	beq.n	8107668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8107652:	687b      	ldr	r3, [r7, #4]
 8107654:	681b      	ldr	r3, [r3, #0]
 8107656:	689b      	ldr	r3, [r3, #8]
 8107658:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 810765c:	687b      	ldr	r3, [r7, #4]
 810765e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8107660:	687b      	ldr	r3, [r7, #4]
 8107662:	681b      	ldr	r3, [r3, #0]
 8107664:	430a      	orrs	r2, r1
 8107666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8107668:	687b      	ldr	r3, [r7, #4]
 810766a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810766c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8107670:	2b00      	cmp	r3, #0
 8107672:	d01a      	beq.n	81076aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8107674:	687b      	ldr	r3, [r7, #4]
 8107676:	681b      	ldr	r3, [r3, #0]
 8107678:	685b      	ldr	r3, [r3, #4]
 810767a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 810767e:	687b      	ldr	r3, [r7, #4]
 8107680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8107682:	687b      	ldr	r3, [r7, #4]
 8107684:	681b      	ldr	r3, [r3, #0]
 8107686:	430a      	orrs	r2, r1
 8107688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810768a:	687b      	ldr	r3, [r7, #4]
 810768c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810768e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107692:	d10a      	bne.n	81076aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8107694:	687b      	ldr	r3, [r7, #4]
 8107696:	681b      	ldr	r3, [r3, #0]
 8107698:	685b      	ldr	r3, [r3, #4]
 810769a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 810769e:	687b      	ldr	r3, [r7, #4]
 81076a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 81076a2:	687b      	ldr	r3, [r7, #4]
 81076a4:	681b      	ldr	r3, [r3, #0]
 81076a6:	430a      	orrs	r2, r1
 81076a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81076aa:	687b      	ldr	r3, [r7, #4]
 81076ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81076ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81076b2:	2b00      	cmp	r3, #0
 81076b4:	d00a      	beq.n	81076cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81076b6:	687b      	ldr	r3, [r7, #4]
 81076b8:	681b      	ldr	r3, [r3, #0]
 81076ba:	685b      	ldr	r3, [r3, #4]
 81076bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 81076c0:	687b      	ldr	r3, [r7, #4]
 81076c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 81076c4:	687b      	ldr	r3, [r7, #4]
 81076c6:	681b      	ldr	r3, [r3, #0]
 81076c8:	430a      	orrs	r2, r1
 81076ca:	605a      	str	r2, [r3, #4]
  }
}
 81076cc:	bf00      	nop
 81076ce:	370c      	adds	r7, #12
 81076d0:	46bd      	mov	sp, r7
 81076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81076d6:	4770      	bx	lr

081076d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81076d8:	b580      	push	{r7, lr}
 81076da:	b098      	sub	sp, #96	@ 0x60
 81076dc:	af02      	add	r7, sp, #8
 81076de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81076e0:	687b      	ldr	r3, [r7, #4]
 81076e2:	2200      	movs	r2, #0
 81076e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81076e8:	f7f9 fd24 	bl	8101134 <HAL_GetTick>
 81076ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81076ee:	687b      	ldr	r3, [r7, #4]
 81076f0:	681b      	ldr	r3, [r3, #0]
 81076f2:	681b      	ldr	r3, [r3, #0]
 81076f4:	f003 0308 	and.w	r3, r3, #8
 81076f8:	2b08      	cmp	r3, #8
 81076fa:	d12f      	bne.n	810775c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81076fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8107700:	9300      	str	r3, [sp, #0]
 8107702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8107704:	2200      	movs	r2, #0
 8107706:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 810770a:	6878      	ldr	r0, [r7, #4]
 810770c:	f000 f88e 	bl	810782c <UART_WaitOnFlagUntilTimeout>
 8107710:	4603      	mov	r3, r0
 8107712:	2b00      	cmp	r3, #0
 8107714:	d022      	beq.n	810775c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8107716:	687b      	ldr	r3, [r7, #4]
 8107718:	681b      	ldr	r3, [r3, #0]
 810771a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810771c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810771e:	e853 3f00 	ldrex	r3, [r3]
 8107722:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8107724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810772a:	653b      	str	r3, [r7, #80]	@ 0x50
 810772c:	687b      	ldr	r3, [r7, #4]
 810772e:	681b      	ldr	r3, [r3, #0]
 8107730:	461a      	mov	r2, r3
 8107732:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8107734:	647b      	str	r3, [r7, #68]	@ 0x44
 8107736:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107738:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 810773a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810773c:	e841 2300 	strex	r3, r2, [r1]
 8107740:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8107742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8107744:	2b00      	cmp	r3, #0
 8107746:	d1e6      	bne.n	8107716 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8107748:	687b      	ldr	r3, [r7, #4]
 810774a:	2220      	movs	r2, #32
 810774c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8107750:	687b      	ldr	r3, [r7, #4]
 8107752:	2200      	movs	r2, #0
 8107754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8107758:	2303      	movs	r3, #3
 810775a:	e063      	b.n	8107824 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810775c:	687b      	ldr	r3, [r7, #4]
 810775e:	681b      	ldr	r3, [r3, #0]
 8107760:	681b      	ldr	r3, [r3, #0]
 8107762:	f003 0304 	and.w	r3, r3, #4
 8107766:	2b04      	cmp	r3, #4
 8107768:	d149      	bne.n	81077fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810776a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 810776e:	9300      	str	r3, [sp, #0]
 8107770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8107772:	2200      	movs	r2, #0
 8107774:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8107778:	6878      	ldr	r0, [r7, #4]
 810777a:	f000 f857 	bl	810782c <UART_WaitOnFlagUntilTimeout>
 810777e:	4603      	mov	r3, r0
 8107780:	2b00      	cmp	r3, #0
 8107782:	d03c      	beq.n	81077fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8107784:	687b      	ldr	r3, [r7, #4]
 8107786:	681b      	ldr	r3, [r3, #0]
 8107788:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810778a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810778c:	e853 3f00 	ldrex	r3, [r3]
 8107790:	623b      	str	r3, [r7, #32]
   return(result);
 8107792:	6a3b      	ldr	r3, [r7, #32]
 8107794:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8107798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810779a:	687b      	ldr	r3, [r7, #4]
 810779c:	681b      	ldr	r3, [r3, #0]
 810779e:	461a      	mov	r2, r3
 81077a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81077a2:	633b      	str	r3, [r7, #48]	@ 0x30
 81077a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81077a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 81077a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 81077aa:	e841 2300 	strex	r3, r2, [r1]
 81077ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 81077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81077b2:	2b00      	cmp	r3, #0
 81077b4:	d1e6      	bne.n	8107784 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81077b6:	687b      	ldr	r3, [r7, #4]
 81077b8:	681b      	ldr	r3, [r3, #0]
 81077ba:	3308      	adds	r3, #8
 81077bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81077be:	693b      	ldr	r3, [r7, #16]
 81077c0:	e853 3f00 	ldrex	r3, [r3]
 81077c4:	60fb      	str	r3, [r7, #12]
   return(result);
 81077c6:	68fb      	ldr	r3, [r7, #12]
 81077c8:	f023 0301 	bic.w	r3, r3, #1
 81077cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 81077ce:	687b      	ldr	r3, [r7, #4]
 81077d0:	681b      	ldr	r3, [r3, #0]
 81077d2:	3308      	adds	r3, #8
 81077d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 81077d6:	61fa      	str	r2, [r7, #28]
 81077d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81077da:	69b9      	ldr	r1, [r7, #24]
 81077dc:	69fa      	ldr	r2, [r7, #28]
 81077de:	e841 2300 	strex	r3, r2, [r1]
 81077e2:	617b      	str	r3, [r7, #20]
   return(result);
 81077e4:	697b      	ldr	r3, [r7, #20]
 81077e6:	2b00      	cmp	r3, #0
 81077e8:	d1e5      	bne.n	81077b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 81077ea:	687b      	ldr	r3, [r7, #4]
 81077ec:	2220      	movs	r2, #32
 81077ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 81077f2:	687b      	ldr	r3, [r7, #4]
 81077f4:	2200      	movs	r2, #0
 81077f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81077fa:	2303      	movs	r3, #3
 81077fc:	e012      	b.n	8107824 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81077fe:	687b      	ldr	r3, [r7, #4]
 8107800:	2220      	movs	r2, #32
 8107802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8107806:	687b      	ldr	r3, [r7, #4]
 8107808:	2220      	movs	r2, #32
 810780a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810780e:	687b      	ldr	r3, [r7, #4]
 8107810:	2200      	movs	r2, #0
 8107812:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8107814:	687b      	ldr	r3, [r7, #4]
 8107816:	2200      	movs	r2, #0
 8107818:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 810781a:	687b      	ldr	r3, [r7, #4]
 810781c:	2200      	movs	r2, #0
 810781e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8107822:	2300      	movs	r3, #0
}
 8107824:	4618      	mov	r0, r3
 8107826:	3758      	adds	r7, #88	@ 0x58
 8107828:	46bd      	mov	sp, r7
 810782a:	bd80      	pop	{r7, pc}

0810782c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810782c:	b580      	push	{r7, lr}
 810782e:	b084      	sub	sp, #16
 8107830:	af00      	add	r7, sp, #0
 8107832:	60f8      	str	r0, [r7, #12]
 8107834:	60b9      	str	r1, [r7, #8]
 8107836:	603b      	str	r3, [r7, #0]
 8107838:	4613      	mov	r3, r2
 810783a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810783c:	e04f      	b.n	81078de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810783e:	69bb      	ldr	r3, [r7, #24]
 8107840:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8107844:	d04b      	beq.n	81078de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8107846:	f7f9 fc75 	bl	8101134 <HAL_GetTick>
 810784a:	4602      	mov	r2, r0
 810784c:	683b      	ldr	r3, [r7, #0]
 810784e:	1ad3      	subs	r3, r2, r3
 8107850:	69ba      	ldr	r2, [r7, #24]
 8107852:	429a      	cmp	r2, r3
 8107854:	d302      	bcc.n	810785c <UART_WaitOnFlagUntilTimeout+0x30>
 8107856:	69bb      	ldr	r3, [r7, #24]
 8107858:	2b00      	cmp	r3, #0
 810785a:	d101      	bne.n	8107860 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810785c:	2303      	movs	r3, #3
 810785e:	e04e      	b.n	81078fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8107860:	68fb      	ldr	r3, [r7, #12]
 8107862:	681b      	ldr	r3, [r3, #0]
 8107864:	681b      	ldr	r3, [r3, #0]
 8107866:	f003 0304 	and.w	r3, r3, #4
 810786a:	2b00      	cmp	r3, #0
 810786c:	d037      	beq.n	81078de <UART_WaitOnFlagUntilTimeout+0xb2>
 810786e:	68bb      	ldr	r3, [r7, #8]
 8107870:	2b80      	cmp	r3, #128	@ 0x80
 8107872:	d034      	beq.n	81078de <UART_WaitOnFlagUntilTimeout+0xb2>
 8107874:	68bb      	ldr	r3, [r7, #8]
 8107876:	2b40      	cmp	r3, #64	@ 0x40
 8107878:	d031      	beq.n	81078de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810787a:	68fb      	ldr	r3, [r7, #12]
 810787c:	681b      	ldr	r3, [r3, #0]
 810787e:	69db      	ldr	r3, [r3, #28]
 8107880:	f003 0308 	and.w	r3, r3, #8
 8107884:	2b08      	cmp	r3, #8
 8107886:	d110      	bne.n	81078aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8107888:	68fb      	ldr	r3, [r7, #12]
 810788a:	681b      	ldr	r3, [r3, #0]
 810788c:	2208      	movs	r2, #8
 810788e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8107890:	68f8      	ldr	r0, [r7, #12]
 8107892:	f000 f838 	bl	8107906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8107896:	68fb      	ldr	r3, [r7, #12]
 8107898:	2208      	movs	r2, #8
 810789a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810789e:	68fb      	ldr	r3, [r7, #12]
 81078a0:	2200      	movs	r2, #0
 81078a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 81078a6:	2301      	movs	r3, #1
 81078a8:	e029      	b.n	81078fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81078aa:	68fb      	ldr	r3, [r7, #12]
 81078ac:	681b      	ldr	r3, [r3, #0]
 81078ae:	69db      	ldr	r3, [r3, #28]
 81078b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 81078b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81078b8:	d111      	bne.n	81078de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81078ba:	68fb      	ldr	r3, [r7, #12]
 81078bc:	681b      	ldr	r3, [r3, #0]
 81078be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81078c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 81078c4:	68f8      	ldr	r0, [r7, #12]
 81078c6:	f000 f81e 	bl	8107906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81078ca:	68fb      	ldr	r3, [r7, #12]
 81078cc:	2220      	movs	r2, #32
 81078ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81078d2:	68fb      	ldr	r3, [r7, #12]
 81078d4:	2200      	movs	r2, #0
 81078d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 81078da:	2303      	movs	r3, #3
 81078dc:	e00f      	b.n	81078fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81078de:	68fb      	ldr	r3, [r7, #12]
 81078e0:	681b      	ldr	r3, [r3, #0]
 81078e2:	69da      	ldr	r2, [r3, #28]
 81078e4:	68bb      	ldr	r3, [r7, #8]
 81078e6:	4013      	ands	r3, r2
 81078e8:	68ba      	ldr	r2, [r7, #8]
 81078ea:	429a      	cmp	r2, r3
 81078ec:	bf0c      	ite	eq
 81078ee:	2301      	moveq	r3, #1
 81078f0:	2300      	movne	r3, #0
 81078f2:	b2db      	uxtb	r3, r3
 81078f4:	461a      	mov	r2, r3
 81078f6:	79fb      	ldrb	r3, [r7, #7]
 81078f8:	429a      	cmp	r2, r3
 81078fa:	d0a0      	beq.n	810783e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81078fc:	2300      	movs	r3, #0
}
 81078fe:	4618      	mov	r0, r3
 8107900:	3710      	adds	r7, #16
 8107902:	46bd      	mov	sp, r7
 8107904:	bd80      	pop	{r7, pc}

08107906 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8107906:	b480      	push	{r7}
 8107908:	b095      	sub	sp, #84	@ 0x54
 810790a:	af00      	add	r7, sp, #0
 810790c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810790e:	687b      	ldr	r3, [r7, #4]
 8107910:	681b      	ldr	r3, [r3, #0]
 8107912:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107916:	e853 3f00 	ldrex	r3, [r3]
 810791a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 810791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810791e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8107922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8107924:	687b      	ldr	r3, [r7, #4]
 8107926:	681b      	ldr	r3, [r3, #0]
 8107928:	461a      	mov	r2, r3
 810792a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810792c:	643b      	str	r3, [r7, #64]	@ 0x40
 810792e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8107932:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8107934:	e841 2300 	strex	r3, r2, [r1]
 8107938:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 810793a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810793c:	2b00      	cmp	r3, #0
 810793e:	d1e6      	bne.n	810790e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8107940:	687b      	ldr	r3, [r7, #4]
 8107942:	681b      	ldr	r3, [r3, #0]
 8107944:	3308      	adds	r3, #8
 8107946:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107948:	6a3b      	ldr	r3, [r7, #32]
 810794a:	e853 3f00 	ldrex	r3, [r3]
 810794e:	61fb      	str	r3, [r7, #28]
   return(result);
 8107950:	69fb      	ldr	r3, [r7, #28]
 8107952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8107956:	f023 0301 	bic.w	r3, r3, #1
 810795a:	64bb      	str	r3, [r7, #72]	@ 0x48
 810795c:	687b      	ldr	r3, [r7, #4]
 810795e:	681b      	ldr	r3, [r3, #0]
 8107960:	3308      	adds	r3, #8
 8107962:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8107964:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8107966:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8107968:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 810796a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810796c:	e841 2300 	strex	r3, r2, [r1]
 8107970:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8107972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107974:	2b00      	cmp	r3, #0
 8107976:	d1e3      	bne.n	8107940 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8107978:	687b      	ldr	r3, [r7, #4]
 810797a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810797c:	2b01      	cmp	r3, #1
 810797e:	d118      	bne.n	81079b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8107980:	687b      	ldr	r3, [r7, #4]
 8107982:	681b      	ldr	r3, [r3, #0]
 8107984:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8107986:	68fb      	ldr	r3, [r7, #12]
 8107988:	e853 3f00 	ldrex	r3, [r3]
 810798c:	60bb      	str	r3, [r7, #8]
   return(result);
 810798e:	68bb      	ldr	r3, [r7, #8]
 8107990:	f023 0310 	bic.w	r3, r3, #16
 8107994:	647b      	str	r3, [r7, #68]	@ 0x44
 8107996:	687b      	ldr	r3, [r7, #4]
 8107998:	681b      	ldr	r3, [r3, #0]
 810799a:	461a      	mov	r2, r3
 810799c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 810799e:	61bb      	str	r3, [r7, #24]
 81079a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81079a2:	6979      	ldr	r1, [r7, #20]
 81079a4:	69ba      	ldr	r2, [r7, #24]
 81079a6:	e841 2300 	strex	r3, r2, [r1]
 81079aa:	613b      	str	r3, [r7, #16]
   return(result);
 81079ac:	693b      	ldr	r3, [r7, #16]
 81079ae:	2b00      	cmp	r3, #0
 81079b0:	d1e6      	bne.n	8107980 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 81079b2:	687b      	ldr	r3, [r7, #4]
 81079b4:	2220      	movs	r2, #32
 81079b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81079ba:	687b      	ldr	r3, [r7, #4]
 81079bc:	2200      	movs	r2, #0
 81079be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 81079c0:	687b      	ldr	r3, [r7, #4]
 81079c2:	2200      	movs	r2, #0
 81079c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 81079c6:	bf00      	nop
 81079c8:	3754      	adds	r7, #84	@ 0x54
 81079ca:	46bd      	mov	sp, r7
 81079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81079d0:	4770      	bx	lr

081079d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81079d2:	b480      	push	{r7}
 81079d4:	b085      	sub	sp, #20
 81079d6:	af00      	add	r7, sp, #0
 81079d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81079da:	687b      	ldr	r3, [r7, #4]
 81079dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 81079e0:	2b01      	cmp	r3, #1
 81079e2:	d101      	bne.n	81079e8 <HAL_UARTEx_DisableFifoMode+0x16>
 81079e4:	2302      	movs	r3, #2
 81079e6:	e027      	b.n	8107a38 <HAL_UARTEx_DisableFifoMode+0x66>
 81079e8:	687b      	ldr	r3, [r7, #4]
 81079ea:	2201      	movs	r2, #1
 81079ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81079f0:	687b      	ldr	r3, [r7, #4]
 81079f2:	2224      	movs	r2, #36	@ 0x24
 81079f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81079f8:	687b      	ldr	r3, [r7, #4]
 81079fa:	681b      	ldr	r3, [r3, #0]
 81079fc:	681b      	ldr	r3, [r3, #0]
 81079fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107a00:	687b      	ldr	r3, [r7, #4]
 8107a02:	681b      	ldr	r3, [r3, #0]
 8107a04:	681a      	ldr	r2, [r3, #0]
 8107a06:	687b      	ldr	r3, [r7, #4]
 8107a08:	681b      	ldr	r3, [r3, #0]
 8107a0a:	f022 0201 	bic.w	r2, r2, #1
 8107a0e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8107a10:	68fb      	ldr	r3, [r7, #12]
 8107a12:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8107a16:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8107a18:	687b      	ldr	r3, [r7, #4]
 8107a1a:	2200      	movs	r2, #0
 8107a1c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107a1e:	687b      	ldr	r3, [r7, #4]
 8107a20:	681b      	ldr	r3, [r3, #0]
 8107a22:	68fa      	ldr	r2, [r7, #12]
 8107a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107a26:	687b      	ldr	r3, [r7, #4]
 8107a28:	2220      	movs	r2, #32
 8107a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107a2e:	687b      	ldr	r3, [r7, #4]
 8107a30:	2200      	movs	r2, #0
 8107a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8107a36:	2300      	movs	r3, #0
}
 8107a38:	4618      	mov	r0, r3
 8107a3a:	3714      	adds	r7, #20
 8107a3c:	46bd      	mov	sp, r7
 8107a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a42:	4770      	bx	lr

08107a44 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107a44:	b580      	push	{r7, lr}
 8107a46:	b084      	sub	sp, #16
 8107a48:	af00      	add	r7, sp, #0
 8107a4a:	6078      	str	r0, [r7, #4]
 8107a4c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107a4e:	687b      	ldr	r3, [r7, #4]
 8107a50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8107a54:	2b01      	cmp	r3, #1
 8107a56:	d101      	bne.n	8107a5c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8107a58:	2302      	movs	r3, #2
 8107a5a:	e02d      	b.n	8107ab8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8107a5c:	687b      	ldr	r3, [r7, #4]
 8107a5e:	2201      	movs	r2, #1
 8107a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8107a64:	687b      	ldr	r3, [r7, #4]
 8107a66:	2224      	movs	r2, #36	@ 0x24
 8107a68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107a6c:	687b      	ldr	r3, [r7, #4]
 8107a6e:	681b      	ldr	r3, [r3, #0]
 8107a70:	681b      	ldr	r3, [r3, #0]
 8107a72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107a74:	687b      	ldr	r3, [r7, #4]
 8107a76:	681b      	ldr	r3, [r3, #0]
 8107a78:	681a      	ldr	r2, [r3, #0]
 8107a7a:	687b      	ldr	r3, [r7, #4]
 8107a7c:	681b      	ldr	r3, [r3, #0]
 8107a7e:	f022 0201 	bic.w	r2, r2, #1
 8107a82:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8107a84:	687b      	ldr	r3, [r7, #4]
 8107a86:	681b      	ldr	r3, [r3, #0]
 8107a88:	689b      	ldr	r3, [r3, #8]
 8107a8a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8107a8e:	687b      	ldr	r3, [r7, #4]
 8107a90:	681b      	ldr	r3, [r3, #0]
 8107a92:	683a      	ldr	r2, [r7, #0]
 8107a94:	430a      	orrs	r2, r1
 8107a96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8107a98:	6878      	ldr	r0, [r7, #4]
 8107a9a:	f000 f84f 	bl	8107b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107a9e:	687b      	ldr	r3, [r7, #4]
 8107aa0:	681b      	ldr	r3, [r3, #0]
 8107aa2:	68fa      	ldr	r2, [r7, #12]
 8107aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	2220      	movs	r2, #32
 8107aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107aae:	687b      	ldr	r3, [r7, #4]
 8107ab0:	2200      	movs	r2, #0
 8107ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8107ab6:	2300      	movs	r3, #0
}
 8107ab8:	4618      	mov	r0, r3
 8107aba:	3710      	adds	r7, #16
 8107abc:	46bd      	mov	sp, r7
 8107abe:	bd80      	pop	{r7, pc}

08107ac0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8107ac0:	b580      	push	{r7, lr}
 8107ac2:	b084      	sub	sp, #16
 8107ac4:	af00      	add	r7, sp, #0
 8107ac6:	6078      	str	r0, [r7, #4]
 8107ac8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8107aca:	687b      	ldr	r3, [r7, #4]
 8107acc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8107ad0:	2b01      	cmp	r3, #1
 8107ad2:	d101      	bne.n	8107ad8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8107ad4:	2302      	movs	r3, #2
 8107ad6:	e02d      	b.n	8107b34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8107ad8:	687b      	ldr	r3, [r7, #4]
 8107ada:	2201      	movs	r2, #1
 8107adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8107ae0:	687b      	ldr	r3, [r7, #4]
 8107ae2:	2224      	movs	r2, #36	@ 0x24
 8107ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8107ae8:	687b      	ldr	r3, [r7, #4]
 8107aea:	681b      	ldr	r3, [r3, #0]
 8107aec:	681b      	ldr	r3, [r3, #0]
 8107aee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8107af0:	687b      	ldr	r3, [r7, #4]
 8107af2:	681b      	ldr	r3, [r3, #0]
 8107af4:	681a      	ldr	r2, [r3, #0]
 8107af6:	687b      	ldr	r3, [r7, #4]
 8107af8:	681b      	ldr	r3, [r3, #0]
 8107afa:	f022 0201 	bic.w	r2, r2, #1
 8107afe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8107b00:	687b      	ldr	r3, [r7, #4]
 8107b02:	681b      	ldr	r3, [r3, #0]
 8107b04:	689b      	ldr	r3, [r3, #8]
 8107b06:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8107b0a:	687b      	ldr	r3, [r7, #4]
 8107b0c:	681b      	ldr	r3, [r3, #0]
 8107b0e:	683a      	ldr	r2, [r7, #0]
 8107b10:	430a      	orrs	r2, r1
 8107b12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8107b14:	6878      	ldr	r0, [r7, #4]
 8107b16:	f000 f811 	bl	8107b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8107b1a:	687b      	ldr	r3, [r7, #4]
 8107b1c:	681b      	ldr	r3, [r3, #0]
 8107b1e:	68fa      	ldr	r2, [r7, #12]
 8107b20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8107b22:	687b      	ldr	r3, [r7, #4]
 8107b24:	2220      	movs	r2, #32
 8107b26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8107b2a:	687b      	ldr	r3, [r7, #4]
 8107b2c:	2200      	movs	r2, #0
 8107b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8107b32:	2300      	movs	r3, #0
}
 8107b34:	4618      	mov	r0, r3
 8107b36:	3710      	adds	r7, #16
 8107b38:	46bd      	mov	sp, r7
 8107b3a:	bd80      	pop	{r7, pc}

08107b3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8107b3c:	b480      	push	{r7}
 8107b3e:	b085      	sub	sp, #20
 8107b40:	af00      	add	r7, sp, #0
 8107b42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8107b44:	687b      	ldr	r3, [r7, #4]
 8107b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8107b48:	2b00      	cmp	r3, #0
 8107b4a:	d108      	bne.n	8107b5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8107b4c:	687b      	ldr	r3, [r7, #4]
 8107b4e:	2201      	movs	r2, #1
 8107b50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8107b54:	687b      	ldr	r3, [r7, #4]
 8107b56:	2201      	movs	r2, #1
 8107b58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8107b5c:	e031      	b.n	8107bc2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8107b5e:	2310      	movs	r3, #16
 8107b60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8107b62:	2310      	movs	r3, #16
 8107b64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8107b66:	687b      	ldr	r3, [r7, #4]
 8107b68:	681b      	ldr	r3, [r3, #0]
 8107b6a:	689b      	ldr	r3, [r3, #8]
 8107b6c:	0e5b      	lsrs	r3, r3, #25
 8107b6e:	b2db      	uxtb	r3, r3
 8107b70:	f003 0307 	and.w	r3, r3, #7
 8107b74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8107b76:	687b      	ldr	r3, [r7, #4]
 8107b78:	681b      	ldr	r3, [r3, #0]
 8107b7a:	689b      	ldr	r3, [r3, #8]
 8107b7c:	0f5b      	lsrs	r3, r3, #29
 8107b7e:	b2db      	uxtb	r3, r3
 8107b80:	f003 0307 	and.w	r3, r3, #7
 8107b84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8107b86:	7bbb      	ldrb	r3, [r7, #14]
 8107b88:	7b3a      	ldrb	r2, [r7, #12]
 8107b8a:	4911      	ldr	r1, [pc, #68]	@ (8107bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8107b8c:	5c8a      	ldrb	r2, [r1, r2]
 8107b8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8107b92:	7b3a      	ldrb	r2, [r7, #12]
 8107b94:	490f      	ldr	r1, [pc, #60]	@ (8107bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8107b96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8107b98:	fb93 f3f2 	sdiv	r3, r3, r2
 8107b9c:	b29a      	uxth	r2, r3
 8107b9e:	687b      	ldr	r3, [r7, #4]
 8107ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8107ba4:	7bfb      	ldrb	r3, [r7, #15]
 8107ba6:	7b7a      	ldrb	r2, [r7, #13]
 8107ba8:	4909      	ldr	r1, [pc, #36]	@ (8107bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8107baa:	5c8a      	ldrb	r2, [r1, r2]
 8107bac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8107bb0:	7b7a      	ldrb	r2, [r7, #13]
 8107bb2:	4908      	ldr	r1, [pc, #32]	@ (8107bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8107bb4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8107bb6:	fb93 f3f2 	sdiv	r3, r3, r2
 8107bba:	b29a      	uxth	r2, r3
 8107bbc:	687b      	ldr	r3, [r7, #4]
 8107bbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8107bc2:	bf00      	nop
 8107bc4:	3714      	adds	r7, #20
 8107bc6:	46bd      	mov	sp, r7
 8107bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bcc:	4770      	bx	lr
 8107bce:	bf00      	nop
 8107bd0:	08107c70 	.word	0x08107c70
 8107bd4:	08107c78 	.word	0x08107c78

08107bd8 <memset>:
 8107bd8:	4402      	add	r2, r0
 8107bda:	4603      	mov	r3, r0
 8107bdc:	4293      	cmp	r3, r2
 8107bde:	d100      	bne.n	8107be2 <memset+0xa>
 8107be0:	4770      	bx	lr
 8107be2:	f803 1b01 	strb.w	r1, [r3], #1
 8107be6:	e7f9      	b.n	8107bdc <memset+0x4>

08107be8 <__libc_init_array>:
 8107be8:	b570      	push	{r4, r5, r6, lr}
 8107bea:	4d0d      	ldr	r5, [pc, #52]	@ (8107c20 <__libc_init_array+0x38>)
 8107bec:	4c0d      	ldr	r4, [pc, #52]	@ (8107c24 <__libc_init_array+0x3c>)
 8107bee:	1b64      	subs	r4, r4, r5
 8107bf0:	10a4      	asrs	r4, r4, #2
 8107bf2:	2600      	movs	r6, #0
 8107bf4:	42a6      	cmp	r6, r4
 8107bf6:	d109      	bne.n	8107c0c <__libc_init_array+0x24>
 8107bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8107c28 <__libc_init_array+0x40>)
 8107bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8107c2c <__libc_init_array+0x44>)
 8107bfc:	f000 f818 	bl	8107c30 <_init>
 8107c00:	1b64      	subs	r4, r4, r5
 8107c02:	10a4      	asrs	r4, r4, #2
 8107c04:	2600      	movs	r6, #0
 8107c06:	42a6      	cmp	r6, r4
 8107c08:	d105      	bne.n	8107c16 <__libc_init_array+0x2e>
 8107c0a:	bd70      	pop	{r4, r5, r6, pc}
 8107c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8107c10:	4798      	blx	r3
 8107c12:	3601      	adds	r6, #1
 8107c14:	e7ee      	b.n	8107bf4 <__libc_init_array+0xc>
 8107c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8107c1a:	4798      	blx	r3
 8107c1c:	3601      	adds	r6, #1
 8107c1e:	e7f2      	b.n	8107c06 <__libc_init_array+0x1e>
 8107c20:	08107c88 	.word	0x08107c88
 8107c24:	08107c88 	.word	0x08107c88
 8107c28:	08107c88 	.word	0x08107c88
 8107c2c:	08107c8c 	.word	0x08107c8c

08107c30 <_init>:
 8107c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107c32:	bf00      	nop
 8107c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8107c36:	bc08      	pop	{r3}
 8107c38:	469e      	mov	lr, r3
 8107c3a:	4770      	bx	lr

08107c3c <_fini>:
 8107c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107c3e:	bf00      	nop
 8107c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8107c42:	bc08      	pop	{r3}
 8107c44:	469e      	mov	lr, r3
 8107c46:	4770      	bx	lr
