Analysis & Synthesis report for zpu_mcu
Tue Mar 12 23:06:46 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |zpu_mcu|audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mSetup_ST
 12. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_state
 13. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|decodedOpcode
 14. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state
 15. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot2
 16. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot1
 17. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state
 18. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state
 19. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|inputstate
 20. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate
 21. State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Registers Packed Into Inferred Megafunctions
 28. Registers Added for RAM Pass-Through Logic
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component
 31. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated
 32. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p
 33. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_5fc:wrptr_g1p
 34. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp
 35. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram
 36. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr
 37. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
 38. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16
 39. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
 40. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19
 41. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component
 42. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated
 43. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p
 44. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_5fc:wrptr_g1p
 45. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp
 46. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram
 47. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr
 48. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
 49. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16
 50. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
 51. Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19
 52. Source assignments for VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0|altsyncram_qhr1:auto_generated
 53. Source assignments for VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_kim1:auto_generated
 54. Source assignments for VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated
 55. Source assignments for VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated
 56. Source assignments for VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_tqd1:auto_generated
 57. Parameter Settings for User Entity Instance: Clock_50to100:mypll|altpll:altpll_component
 58. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel
 59. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|prog_mem:myrom
 60. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component
 61. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component
 62. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component
 63. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|gpio:zpu_io
 64. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|simple_uart:myuart
 65. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter
 66. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter
 67. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter
 68. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter
 69. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter
 70. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter
 71. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM
 72. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram
 73. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram
 74. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high
 75. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram
 76. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|vga_controller:myvga
 77. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster
 78. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio
 79. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv
 80. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|timer_controller:mytimer
 81. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|interrupt_controller:intcontroller
 82. Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu
 83. Parameter Settings for User Entity Instance: video_vga_dither:\dither1:mydither
 84. Parameter Settings for User Entity Instance: audio_top:\sound1:myaudio|I2C_AV_Config:audio_config
 85. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0
 86. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0
 87. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0
 88. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0
 89. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0
 90. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0
 91. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0
 92. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0
 93. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0
 94. Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0
 95. altpll Parameter Settings by Entity Instance
 96. dcfifo Parameter Settings by Entity Instance
 97. altsyncram Parameter Settings by Entity Instance
 98. lpm_mult Parameter Settings by Entity Instance
 99. Port Connectivity Checks: "audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0"
100. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu"
101. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|timer_controller:mytimer"
102. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3"
103. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2"
104. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1"
105. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0"
106. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio"
107. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster"
108. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|vga_controller:myvga"
109. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram"
110. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high"
111. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram"
112. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc"
113. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram"
114. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache"
115. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|simple_uart:myuart"
116. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag"
117. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart"
118. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|prog_mem:myrom"
119. Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel"
120. Port Connectivity Checks: "Clock_50to100:mypll"
121. Virtual JTAG Settings
122. Elapsed Time Per Partition
123. Analysis & Synthesis Messages
124. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 12 23:06:46 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; zpu_mcu                                         ;
; Top-level Entity Name              ; zpu_mcu                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,761                                           ;
;     Total combinational functions  ; 3,793                                           ;
;     Dedicated logic registers      ; 2,613                                           ;
; Total registers                    ; 2613                                            ;
; Total pins                         ; 283                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 181,760                                         ;
; Embedded Multiplier 9-bit elements ; 10                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; zpu_mcu            ; zpu_mcu            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+---------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                       ; Library ;
+---------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; rtl/gpio.vhd                                ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/gpio.vhd                                ;         ;
; JTAG-UART/vjtag.v                           ; yes             ; User Wizard-Generated File                            ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/vjtag.v                           ;         ;
; JTAG-UART/usb_jtag_uart.vhd                 ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/usb_jtag_uart.vhd                 ;         ;
; JTAG-UART/system_include.v                  ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/system_include.v                  ;         ;
; JTAG-UART/jtag_uart.v                       ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/jtag_uart.v                       ;         ;
; JTAG-UART/buffer.v                          ; yes             ; User Wizard-Generated File                            ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/buffer.v                          ;         ;
; rtl/zpupkg.vhd                              ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/zpupkg.vhd                              ;         ;
; rtl/zpu_core_flex.vhd                       ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/zpu_core_flex.vhd                       ;         ;
; rtl/video_vga_master.vhd                    ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/video_vga_master.vhd                    ;         ;
; rtl/video_vga_dither.vhd                    ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/video_vga_dither.vhd                    ;         ;
; rtl/vga_controller.vhd                      ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/vga_controller.vhd                      ;         ;
; rtl/TwoWayCache.v                           ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/rtl/TwoWayCache.v                           ;         ;
; rtl/timer_controller.vhd                    ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/timer_controller.vhd                    ;         ;
; rtl/spi.vhd                                 ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/spi.vhd                                 ;         ;
; rtl/sound_wrapper.vhd                       ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/sound_wrapper.vhd                       ;         ;
; rtl/sound_controller.vhd                    ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/sound_controller.vhd                    ;         ;
; rtl/simple_uart.vhd                         ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/simple_uart.vhd                         ;         ;
; rtl/sdram_cached.vhd                        ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/sdram_cached.vhd                        ;         ;
; rtl/risingedge_divider.vhd                  ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/risingedge_divider.vhd                  ;         ;
; rtl/interrupt_controller.vhd                ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/interrupt_controller.vhd                ;         ;
; rtl/I2C_Controller.v                        ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/rtl/I2C_Controller.v                        ;         ;
; rtl/I2C_AV_Config.v                         ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/rtl/I2C_AV_Config.v                         ;         ;
; rtl/FIFO_Counter.vhd                        ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/FIFO_Counter.vhd                        ;         ;
; rtl/DualPortRAM.vhd                         ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/DualPortRAM.vhd                         ;         ;
; rtl/DMACacheRAM.vhd                         ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/DMACacheRAM.vhd                         ;         ;
; rtl/DMACache_pkg.vhd                        ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/DMACache_pkg.vhd                        ;         ;
; rtl/DMACache.vhd                            ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/rtl/DMACache.vhd                            ;         ;
; rtl/Clock_50to100.vhd                       ; yes             ; User Wizard-Generated File                            ; /home/balibrea/Documentos/imp_6_fixing/rtl/Clock_50to100.vhd                       ;         ;
; rtl/audio_top.v                             ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/rtl/audio_top.v                             ;         ;
; rtl/audio_shifter.v                         ; yes             ; User Verilog HDL File                                 ; /home/balibrea/Documentos/imp_6_fixing/rtl/audio_shifter.v                         ;         ;
; Firmware/SDBootstrap_ROM.vhd                ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/Firmware/SDBootstrap_ROM.vhd                ;         ;
; zpu_mcu.vhd                                 ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/zpu_mcu.vhd                                 ;         ;
; Virtual_Toplevel.vhd                        ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/Virtual_Toplevel.vhd                        ;         ;
; Toplevel_Config.vhd                         ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/Toplevel_Config.vhd                         ;         ;
; DMACache_config.vhd                         ; yes             ; User VHDL File                                        ; /home/balibrea/Documentos/imp_6_fixing/DMACache_config.vhd                         ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal130.inc                              ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/aglobal130.inc                         ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; sld_virtual_jtag.v                          ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/sld_virtual_jtag.v                     ;         ;
; sld_virtual_jtag_basic.v                    ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v               ;         ;
; dcfifo.tdf                                  ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/dcfifo.tdf                             ;         ;
; lpm_counter.inc                             ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/lpm_counter.inc                        ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; altdpram.inc                                ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; a_graycounter.inc                           ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/a_graycounter.inc                      ;         ;
; a_fefifo.inc                                ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/a_fefifo.inc                           ;         ;
; a_gray2bin.inc                              ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/a_gray2bin.inc                         ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/dffpipe.inc                            ;         ;
; alt_sync_fifo.inc                           ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc                      ;         ;
; lpm_compare.inc                             ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/lpm_compare.inc                        ;         ;
; altsyncram_fifo.inc                         ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc                    ;         ;
; db/dcfifo_muj1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/dcfifo_muj1.tdf                          ;         ;
; db/a_graycounter_e86.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/a_graycounter_e86.tdf                    ;         ;
; db/a_graycounter_5fc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/a_graycounter_5fc.tdf                    ;         ;
; db/a_graycounter_4fc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/a_graycounter_4fc.tdf                    ;         ;
; db/altsyncram_5m61.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/altsyncram_5m61.tdf                      ;         ;
; db/dffpipe_ngh.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/dffpipe_ngh.tdf                          ;         ;
; db/alt_synch_pipe_hcb.tdf                   ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/alt_synch_pipe_hcb.tdf                   ;         ;
; db/dffpipe_fd9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/dffpipe_fd9.tdf                          ;         ;
; db/alt_synch_pipe_lc8.tdf                   ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/alt_synch_pipe_lc8.tdf                   ;         ;
; db/dffpipe_gd9.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/dffpipe_gd9.tdf                          ;         ;
; db/cmpr_r16.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/cmpr_r16.tdf                             ;         ;
; sld_hub.vhd                                 ; yes             ; Encrypted Megafunction                                ; /opt/altera/quartus/libraries/megafunctions/sld_hub.vhd                            ;         ;
; sld_jtag_hub.vhd                            ; yes             ; Encrypted Megafunction                                ; /opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;         ;
; sld_rom_sr.vhd                              ; yes             ; Encrypted Megafunction                                ; /opt/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                  ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                  ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altram.inc                             ;         ;
; db/altsyncram_qhr1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/altsyncram_qhr1.tdf                      ;         ;
; db/zpu_mcu.ram0_prog_mem_5590c162_0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/balibrea/Documentos/imp_6_fixing/db/zpu_mcu.ram0_prog_mem_5590c162_0.hdl.mif ;         ;
; db/altsyncram_kim1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/altsyncram_kim1.tdf                      ;         ;
; db/altsyncram_qnm1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/altsyncram_qnm1.tdf                      ;         ;
; db/altsyncram_tqd1.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/altsyncram_tqd1.tdf                      ;         ;
; lpm_mult.tdf                                ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; multcore.inc                                ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                                ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                                ; yes             ; Megafunction                                          ; /opt/altera/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mult_l8t.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/mult_l8t.tdf                             ;         ;
; db/mult_jus.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/balibrea/Documentos/imp_6_fixing/db/mult_jus.tdf                             ;         ;
+---------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 4,761                                             ;
;                                             ;                                                   ;
; Total combinational functions               ; 3793                                              ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 1779                                              ;
;     -- 3 input functions                    ; 1204                                              ;
;     -- <=2 input functions                  ; 810                                               ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 3167                                              ;
;     -- arithmetic mode                      ; 626                                               ;
;                                             ;                                                   ;
; Total registers                             ; 2613                                              ;
;     -- Dedicated logic registers            ; 2613                                              ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 283                                               ;
; Total memory bits                           ; 181760                                            ;
; Embedded Multiplier 9-bit elements          ; 10                                                ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; Clock_50to100:mypll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2516                                              ;
; Total fan-out                               ; 23333                                             ;
; Average fan-out                             ; 3.42                                              ;
+---------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |zpu_mcu                                                               ; 3793 (1)          ; 2613 (0)     ; 181760      ; 10           ; 4       ; 3         ; 283  ; 0            ; |zpu_mcu                                                                                                                                                                                            ; work         ;
;    |Clock_50to100:mypll|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|Clock_50to100:mypll                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|Clock_50to100:mypll|altpll:altpll_component                                                                                                                                                ; work         ;
;    |VirtualToplevel:myVirtualToplevel|                                 ; 3530 (321)        ; 2430 (223)   ; 181760      ; 10           ; 4       ; 3         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel                                                                                                                                                          ; work         ;
;       |DMACache:mydmacache|                                            ; 784 (704)         ; 441 (364)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache                                                                                                                                      ; work         ;
;          |DMACacheRAM:myDMACacheRAM|                                   ; 22 (22)           ; 35 (35)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM                                                                                                            ; work         ;
;             |altsyncram:ram_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                                                                                       ; work         ;
;                |altsyncram_tqd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_tqd1:auto_generated                                                        ; work         ;
;          |FIFO_Counter:\FIFOCounters:0:myfifocounter|                  ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter                                                                                           ; work         ;
;          |FIFO_Counter:\FIFOCounters:1:myfifocounter|                  ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter                                                                                           ; work         ;
;          |FIFO_Counter:\FIFOCounters:2:myfifocounter|                  ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter                                                                                           ; work         ;
;          |FIFO_Counter:\FIFOCounters:3:myfifocounter|                  ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter                                                                                           ; work         ;
;          |FIFO_Counter:\FIFOCounters:4:myfifocounter|                  ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter                                                                                           ; work         ;
;          |FIFO_Counter:\FIFOCounters:5:myfifocounter|                  ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter                                                                                           ; work         ;
;       |gpio:zpu_io|                                                    ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|gpio:zpu_io                                                                                                                                              ; work         ;
;       |interrupt_controller:intcontroller|                             ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|interrupt_controller:intcontroller                                                                                                                       ; work         ;
;       |prog_mem:myrom|                                                 ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|prog_mem:myrom                                                                                                                                           ; work         ;
;          |altsyncram:ram_rtl_0|                                        ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0                                                                                                                      ; work         ;
;             |altsyncram_qhr1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0|altsyncram_qhr1:auto_generated                                                                                       ; work         ;
;       |sdram_cached:mysdram|                                           ; 400 (182)         ; 271 (160)    ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram                                                                                                                                     ; work         ;
;          |TwoWayCache:\GENCACHE:mytwc|                                 ; 218 (218)         ; 111 (111)    ; 41472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc                                                                                                         ; work         ;
;             |DualPortRAM:dataram_high|                                 ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high                                                                                ; work         ;
;                |altsyncram:ram_rtl_0|                                  ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0                                                           ; work         ;
;                   |altsyncram_qnm1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated                            ; work         ;
;             |DualPortRAM:dataram|                                      ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram                                                                                     ; work         ;
;                |altsyncram:ram_rtl_0|                                  ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                                                                ; work         ;
;                   |altsyncram_qnm1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated                                 ; work         ;
;             |DualPortRAM:tagram|                                       ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram                                                                                      ; work         ;
;                |altsyncram:ram_rtl_0|                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                                                                 ; work         ;
;                   |altsyncram_kim1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_kim1:auto_generated                                  ; work         ;
;       |simple_uart:myuart|                                             ; 44 (44)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart                                                                                                                                       ; work         ;
;       |sound_wrapper:myaudio|                                          ; 660 (36)          ; 679 (0)      ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio                                                                                                                                    ; work         ;
;          |risingedge_divider:myclkdiv|                                 ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv                                                                                                        ; work         ;
;          |sound_controller:channel0|                                   ; 153 (153)         ; 168 (168)    ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0                                                                                                          ; work         ;
;             |lpm_mult:Mult0|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0                                                                                           ; work         ;
;                |mult_jus:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0|mult_jus:auto_generated                                                                   ; work         ;
;          |sound_controller:channel1|                                   ; 151 (151)         ; 168 (168)    ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1                                                                                                          ; work         ;
;             |lpm_mult:Mult0|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0                                                                                           ; work         ;
;                |mult_jus:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0|mult_jus:auto_generated                                                                   ; work         ;
;          |sound_controller:channel2|                                   ; 157 (157)         ; 168 (168)    ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2                                                                                                          ; work         ;
;             |lpm_mult:Mult0|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0                                                                                           ; work         ;
;                |mult_jus:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0|mult_jus:auto_generated                                                                   ; work         ;
;          |sound_controller:channel3|                                   ; 153 (153)         ; 168 (168)    ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3                                                                                                          ; work         ;
;             |lpm_mult:Mult0|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0                                                                                           ; work         ;
;                |mult_jus:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0|mult_jus:auto_generated                                                                   ; work         ;
;       |spi_interface:spi|                                              ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|spi_interface:spi                                                                                                                                        ; work         ;
;       |timer_controller:mytimer|                                       ; 69 (69)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|timer_controller:mytimer                                                                                                                                 ; work         ;
;       |usb_jtag_uart:usb_jtag|                                         ; 112 (10)          ; 199 (25)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag                                                                                                                                   ; work         ;
;          |jtag_uart:usb_uart|                                          ; 102 (14)          ; 174 (18)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart                                                                                                                ; work         ;
;             |buffer:in|                                                ; 42 (0)            ; 78 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in                                                                                                      ; work         ;
;                |dcfifo:dcfifo_component|                               ; 42 (0)            ; 78 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component                                                                              ; work         ;
;                   |dcfifo_muj1:auto_generated|                         ; 42 (6)            ; 78 (29)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated                                                   ; work         ;
;                      |a_graycounter_4fc:wrptr_gp|                      ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp                        ; work         ;
;                      |a_graycounter_e86:rdptr_g1p|                     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p                       ; work         ;
;                      |alt_synch_pipe_hcb:rs_dgwp|                      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp                        ; work         ;
;                         |dffpipe_fd9:dffpipe16|                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16  ; work         ;
;                      |alt_synch_pipe_lc8:ws_dgrp|                      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp                        ; work         ;
;                         |dffpipe_gd9:dffpipe19|                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19  ; work         ;
;                      |altsyncram_5m61:fifo_ram|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram                          ; work         ;
;                      |cmpr_r16:rdempty_eq_comp|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|cmpr_r16:rdempty_eq_comp                          ; work         ;
;                      |cmpr_r16:wrfull_eq_comp|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|cmpr_r16:wrfull_eq_comp                           ; work         ;
;                      |dffpipe_ngh:rdaclr|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr                                ; work         ;
;             |buffer:out|                                               ; 43 (0)            ; 78 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                               ; 43 (0)            ; 78 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_muj1:auto_generated|                         ; 43 (7)            ; 78 (29)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated                                                  ; work         ;
;                      |a_graycounter_4fc:wrptr_gp|                      ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp                       ; work         ;
;                      |a_graycounter_e86:rdptr_g1p|                     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_hcb:rs_dgwp|                      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp                       ; work         ;
;                         |dffpipe_fd9:dffpipe16|                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16 ; work         ;
;                      |alt_synch_pipe_lc8:ws_dgrp|                      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp                       ; work         ;
;                         |dffpipe_gd9:dffpipe19|                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19 ; work         ;
;                      |altsyncram_5m61:fifo_ram|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram                         ; work         ;
;                      |cmpr_r16:rdempty_eq_comp|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|cmpr_r16:rdempty_eq_comp                         ; work         ;
;                      |cmpr_r16:wrfull_eq_comp|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|cmpr_r16:wrfull_eq_comp                          ; work         ;
;                      |dffpipe_ngh:rdaclr|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr                               ; work         ;
;             |vjtag:vjtag|                                              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag                                                                                                    ; work         ;
;                |sld_virtual_jtag:sld_virtual_jtag_component|           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component                                                        ; work         ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst     ; work         ;
;       |vga_controller:myvga|                                           ; 65 (21)           ; 115 (84)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|vga_controller:myvga                                                                                                                                     ; work         ;
;          |video_vga_master:myVgaMaster|                                ; 44 (44)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster                                                                                                        ; work         ;
;       |zpu_core_flex:zpu|                                              ; 1047 (1019)       ; 350 (350)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                              ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0                                                                                                                         ; work         ;
;             |mult_l8t:auto_generated|                                  ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                 ; work         ;
;    |audio_top:\sound1:myaudio|                                         ; 114 (0)           ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|audio_top:\sound1:myaudio                                                                                                                                                                  ; work         ;
;       |I2C_AV_Config:audio_config|                                     ; 89 (45)           ; 61 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|audio_top:\sound1:myaudio|I2C_AV_Config:audio_config                                                                                                                                       ; work         ;
;          |I2C_Controller:u0|                                           ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0                                                                                                                     ; work         ;
;       |audio_shifter:audio_shifter|                                    ; 25 (25)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|audio_top:\sound1:myaudio|audio_shifter:audio_shifter                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                  ; 112 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|sld_hub:auto_hub                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 111 (76)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                    ; work         ;
;    |video_vga_dither:\dither1:mydither|                                ; 36 (36)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zpu_mcu|video_vga_dither:\dither1:mydither                                                                                                                                                         ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_tqd1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                                        ;
; VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0|altsyncram_qhr1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; db/zpu_mcu.ram0_prog_mem_5590c162_0.hdl.mif ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port   ; 1024         ; 18           ; 1024         ; 18           ; 18432  ; None                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port   ; 1024         ; 18           ; 1024         ; 18           ; 18432  ; None                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_kim1:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 256          ; 18           ; 256          ; 18           ; 4608   ; None                                        ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                  ; IP Include File                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |zpu_mcu|Clock_50to100:mypll                                                                     ; /home/balibrea/Documentos/imp_6_fixing/rtl/Clock_50to100.vhd ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in   ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/buffer.v    ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out  ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/buffer.v    ;
; Altera ; Virtual JTAG ; N/A     ; N/A          ; N/A          ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag ; /home/balibrea/Documentos/imp_6_fixing/JTAG-UART/vjtag.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mSetup_ST ;
+--------------+--------------+--------------+--------------------------------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01                               ;
+--------------+--------------+--------------+--------------------------------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                                          ;
; mSetup_ST.01 ; 1            ; 0            ; 1                                          ;
; mSetup_ST.10 ; 1            ; 1            ; 0                                          ;
+--------------+--------------+--------------+--------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_state                                                                                                                ;
+--------------------+------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+
; Name               ; sdram_state.idle ; sdram_state.write3 ; sdram_state.write2 ; sdram_state.writeb ; sdram_state.write1 ; sdram_state.read3 ; sdram_state.read2 ; sdram_state.read1 ;
+--------------------+------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+
; sdram_state.read1  ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ;
; sdram_state.read2  ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 1                 ;
; sdram_state.read3  ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 1                 ;
; sdram_state.write1 ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 1                 ;
; sdram_state.writeb ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 1                 ;
; sdram_state.write2 ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ;
; sdram_state.write3 ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ;
; sdram_state.idle   ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ;
+--------------------+------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|decodedOpcode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+
; Name                             ; decodedOpcode.Decoded_Shift ; decodedOpcode.Decoded_Call ; decodedOpcode.Decoded_EqBranch ; decodedOpcode.Decoded_EqNeq ; decodedOpcode.Decoded_Comparison ; decodedOpcode.Decoded_Sub ; decodedOpcode.Decoded_Mult ; decodedOpcode.Decoded_Interrupt ; decodedOpcode.Decoded_PopSP ; decodedOpcode.Decoded_StoreBH ; decodedOpcode.Decoded_Store ; decodedOpcode.Decoded_Flip ; decodedOpcode.Decoded_Xor ; decodedOpcode.Decoded_Not ; decodedOpcode.Decoded_LoadBH ; decodedOpcode.Decoded_Load ; decodedOpcode.Decoded_And ; decodedOpcode.Decoded_Or ; decodedOpcode.Decoded_Add ; decodedOpcode.Decoded_PopPC ; decodedOpcode.Decoded_PushSP ; decodedOpcode.Decoded_Break ; decodedOpcode.Decoded_Emulate ; decodedOpcode.Decoded_AddSP ; decodedOpcode.Decoded_StoreSP ; decodedOpcode.Decoded_LoadSP ; decodedOpcode.Decoded_ImShift ; decodedOpcode.Decoded_Im ; decodedOpcode.Decoded_Nop ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+
; decodedOpcode.Decoded_Nop        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 0                         ;
; decodedOpcode.Decoded_Im         ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 1                        ; 1                         ;
; decodedOpcode.Decoded_ImShift    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_LoadSP     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_StoreSP    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_AddSP      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Emulate    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Break      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PushSP     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PopPC      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 1                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Add        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 1                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Or         ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 1                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_And        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 1                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Load       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 1                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_LoadBH     ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 1                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Not        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 1                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Xor        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 1                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Flip       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 1                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Store      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 1                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_StoreBH    ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 1                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_PopSP      ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 1                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Interrupt  ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 1                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Mult       ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 1                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Sub        ; 0                           ; 0                          ; 0                              ; 0                           ; 0                                ; 1                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Comparison ; 0                           ; 0                          ; 0                              ; 0                           ; 1                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_EqNeq      ; 0                           ; 0                          ; 0                              ; 1                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_EqBranch   ; 0                           ; 0                          ; 1                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Call       ; 0                           ; 1                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
; decodedOpcode.Decoded_Shift      ; 1                           ; 0                          ; 0                              ; 0                           ; 0                                ; 0                         ; 0                          ; 0                               ; 0                           ; 0                             ; 0                           ; 0                          ; 0                         ; 0                         ; 0                            ; 0                          ; 0                         ; 0                        ; 0                         ; 0                           ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                             ; 0                        ; 1                         ;
+----------------------------------+-----------------------------+----------------------------+--------------------------------+-----------------------------+----------------------------------+---------------------------+----------------------------+---------------------------------+-----------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+---------------------------+------------------------------+----------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+-------------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+
; Name                       ; state.State_Shift ; state.State_IncSP ; state.State_Sub ; state.State_EqNeq ; state.State_Comparison ; state.State_Mult ; state.State_Interrupt ; state.State_Fetch ; state.State_Decode ; state.State_StoreAndDecode ; state.State_ReadIODone ; state.State_AddSP2 ; state.State_AddSP ; state.State_FetchNext ; state.State_Load ; state.State_WriteIOBH ; state.State_WriteIO ; state.State_ReadIOBH ; state.State_ReadIO ; state.State_Store ; state.State_Xor ; state.State_And ; state.State_Or ; state.State_Add ; state.State_StoreToStack ; state.State_Execute ; state.State_WriteIODone ; state.State_Resync ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+
; state.State_Resync         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 0                  ;
; state.State_WriteIODone    ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 1                       ; 1                  ;
; state.State_Execute        ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 1                   ; 0                       ; 1                  ;
; state.State_StoreToStack   ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 1                        ; 0                   ; 0                       ; 1                  ;
; state.State_Add            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 1               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Or             ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 1              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_And            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 1               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Xor            ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 1               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Store          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 1                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIO         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 1                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIOBH       ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 1                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_WriteIO        ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 1                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_WriteIOBH      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 1                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Load           ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 1                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_FetchNext      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 1                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_AddSP          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 1                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_AddSP2         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 1                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_ReadIODone     ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 1                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_StoreAndDecode ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 1                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Decode         ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 1                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Fetch          ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 1                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Interrupt      ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 1                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Mult           ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 1                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Comparison     ; 0                 ; 0                 ; 0               ; 0                 ; 1                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_EqNeq          ; 0                 ; 0                 ; 0               ; 1                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Sub            ; 0                 ; 0                 ; 1               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_IncSP          ; 0                 ; 1                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
; state.State_Shift          ; 1                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                ; 0                     ; 0                 ; 0                  ; 0                          ; 0                      ; 0                  ; 0                 ; 0                     ; 0                ; 0                     ; 0                   ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0              ; 0               ; 0                        ; 0                   ; 0                       ; 1                  ;
+----------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+------------------+-----------------------+-------------------+--------------------+----------------------------+------------------------+--------------------+-------------------+-----------------------+------------------+-----------------------+---------------------+----------------------+--------------------+-------------------+-----------------+-----------------+----------------+-----------------+--------------------------+---------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot2                                      ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; Name                   ; sdram_slot2.writecache ; sdram_slot2.port1 ; sdram_slot2.port0 ; sdram_slot2.refresh ; sdram_slot2.idle ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; sdram_slot2.idle       ; 0                      ; 0                 ; 0                 ; 0                   ; 0                ;
; sdram_slot2.refresh    ; 0                      ; 0                 ; 0                 ; 1                   ; 1                ;
; sdram_slot2.port0      ; 0                      ; 0                 ; 1                 ; 0                   ; 1                ;
; sdram_slot2.port1      ; 0                      ; 1                 ; 0                 ; 0                   ; 1                ;
; sdram_slot2.writecache ; 1                      ; 0                 ; 0                 ; 0                   ; 1                ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot1                                      ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; Name                   ; sdram_slot1.writecache ; sdram_slot1.port1 ; sdram_slot1.port0 ; sdram_slot1.idle ; sdram_slot1.refresh ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; sdram_slot1.refresh    ; 0                      ; 0                 ; 0                 ; 0                ; 0                   ;
; sdram_slot1.idle       ; 0                      ; 0                 ; 0                 ; 1                ; 1                   ;
; sdram_slot1.port0      ; 0                      ; 0                 ; 1                 ; 0                ; 1                   ;
; sdram_slot1.port1      ; 0                      ; 1                 ; 0                 ; 0                ; 1                   ;
; sdram_slot1.writecache ; 1                      ; 0                 ; 0                 ; 0                ; 1                   ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; Name              ; sdram_state.ph15 ; sdram_state.ph14 ; sdram_state.ph13 ; sdram_state.ph12 ; sdram_state.ph11 ; sdram_state.ph10 ; sdram_state.ph9_4 ; sdram_state.ph9_3 ; sdram_state.ph9_2 ; sdram_state.ph9_1 ; sdram_state.ph9 ; sdram_state.ph8 ; sdram_state.ph7 ; sdram_state.ph6 ; sdram_state.ph5 ; sdram_state.ph4 ; sdram_state.ph3 ; sdram_state.ph2 ; sdram_state.ph1_4 ; sdram_state.ph1_3 ; sdram_state.ph1_2 ; sdram_state.ph1_1 ; sdram_state.ph1 ; sdram_state.ph0 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; sdram_state.ph0   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ;
; sdram_state.ph1   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 1               ;
; sdram_state.ph1_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 1               ;
; sdram_state.ph1_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph2   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph3   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph4   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph5   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph6   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph7   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph8   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph10  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph11  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph12  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph13  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph14  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph15  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state                                                                                                                                       ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; Name           ; state.FILL9 ; state.FILL8 ; state.FILL7 ; state.FILL6 ; state.FILL5 ; state.FILL4 ; state.FILL3 ; state.FILL2 ; state.WAITFILL ; state.WRITE2 ; state.WRITE1 ; state.PAUSE1 ; state.WAITRD ; state.WAITING ; state.INIT2 ; state.INIT1 ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; state.INIT1    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 0           ;
; state.INIT2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 1           ; 1           ;
; state.WAITING  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 1             ; 0           ; 1           ;
; state.WAITRD   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 1            ; 0             ; 0           ; 1           ;
; state.PAUSE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 1            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE2   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 1            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WAITFILL ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL3    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL4    ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL5    ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL6    ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL7    ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL8    ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL9    ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|inputstate                                                                                        ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; Name            ; inputstate.rcv8 ; inputstate.rcv7 ; inputstate.rcv6 ; inputstate.rcv5 ; inputstate.rcv4 ; inputstate.rcv3 ; inputstate.rcv2 ; inputstate.rcv1 ; inputstate.rd1 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; inputstate.rd1  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ;
; inputstate.rcv1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1              ;
; inputstate.rcv2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1              ;
; inputstate.rcv3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1              ;
; inputstate.rcv4 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv5 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv6 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv7 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv8 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate ;
+---------------+--------------+--------------+---------------+-------------------------+
; Name          ; rxstate.stop ; rxstate.bits ; rxstate.start ; rxstate.idle            ;
+---------------+--------------+--------------+---------------+-------------------------+
; rxstate.idle  ; 0            ; 0            ; 0             ; 0                       ;
; rxstate.start ; 0            ; 0            ; 1             ; 1                       ;
; rxstate.bits  ; 0            ; 1            ; 0             ; 1                       ;
; rxstate.stop  ; 1            ; 0            ; 0             ; 1                       ;
+---------------+--------------+--------------+---------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|state      ;
+----------------+---------------+----------------+--------------+--------------+--------------+
; Name           ; state.WRITE_S ; state.SETTLE_S ; state.READ_S ; state.WAIT_S ; state.IDLE_S ;
+----------------+---------------+----------------+--------------+--------------+--------------+
; state.IDLE_S   ; 0             ; 0              ; 0            ; 0            ; 0            ;
; state.WAIT_S   ; 0             ; 0              ; 0            ; 1            ; 1            ;
; state.READ_S   ; 0             ; 0              ; 1            ; 0            ; 1            ;
; state.SETTLE_S ; 0             ; 1              ; 0            ; 0            ; 1            ;
; state.WRITE_S  ; 1             ; 0              ; 0            ; 0            ; 1            ;
+----------------+---------------+----------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; yes                                                              ; yes                                        ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]  ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; video_vga_dither:\dither1:mydither|dither[0,1,4..7]                                                         ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|ps2_int                                                                   ; Stuck at VCC due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|add_low[17]                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite_col[0]                                        ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.setreqlen                       ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite_col[1..3]                                     ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.req                             ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|port1_dtack                                          ; Stuck at VCC due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|audio_shifter:audio_shifter|shift[0]                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[22,23]                                       ; Stuck at GND due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[20,21]                                       ; Stuck at VCC due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[19]                                          ; Stuck at GND due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[18]                                          ; Stuck at VCC due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[8,13..17]                                    ; Stuck at GND due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[22,23]                            ; Stuck at GND due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[20,21]                            ; Stuck at VCC due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[19]                               ; Stuck at GND due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[18]                               ; Stuck at VCC due to stuck port data_in                                                                             ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[8,13..17]                         ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|blue[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|green[0,1]                                           ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|red[0..2]                                            ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.addr[0..31]                     ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.reqlen[0..6]                     ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.reqlen[7]                        ; Stuck at VCC due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.reqlen[8]                        ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.reqlen[9]                        ; Stuck at VCC due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.reqlen[10..15]                   ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].extend                                   ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|gpio:zpu_io|data_o_r[13..15]                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|interrupt_controller:intcontroller|pending[2]                             ; Merged with VirtualToplevel:myVirtualToplevel|interrupt_controller:intcontroller|pending[1]                        ;
; VirtualToplevel:myVirtualToplevel|jtag_wEn                                                                  ; Merged with VirtualToplevel:myVirtualToplevel|ser_txgo                                                             ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[0]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[0]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[1]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[1]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[2]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[2]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[3]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[3]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[4]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[4]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[5]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[5]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[6]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[6]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[7]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[7]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[8]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[8]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[9]                                         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[9]                                     ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[10]                                        ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[10]                                    ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[11]                                        ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[11]                                    ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[12]                                        ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[12]                                    ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[13]                                        ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[13]                                    ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[14]                                        ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[14]                                    ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdata_reg[15]                                        ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|vga_data[15]                                    ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|writecache_dqm[1]                                    ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|writecache_dqm[0]                               ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_ports_w_hi[17]      ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_ports_w_hi[16] ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_ports_w[17]         ; Merged with VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_ports_w[16]    ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].drain                                    ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[3].valid                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].drain                                    ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[2].valid                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].drain                                    ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[0].valid                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].drain                                    ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[5].valid                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].drain                                    ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|channels_to_host[4].valid                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].pending                                  ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[7]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[7]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[6]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[6]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[5]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[5]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[4]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[4]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[3]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[3]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[2]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[2]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[1]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[1]                                                        ;
; VirtualToplevel:myVirtualToplevel|jtag_dat_i[0]                                                             ; Merged with VirtualToplevel:myVirtualToplevel|ser_txdata[0]                                                        ;
; VirtualToplevel:myVirtualToplevel|kbdrecvreg                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|mouserecvreg                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|vga_reg_rw                                                                ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|txbuffer[17]                                           ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|io_rEn                                                                    ; Merged with VirtualToplevel:myVirtualToplevel|io_wEn                                                               ;
; video_vga_dither:\dither1:mydither|ctr[0]                                                                   ; Merged with VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster|clkDivCnt[0]       ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph1_1                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph1_2                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph1_3                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph1_4                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph9_1                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph9_2                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph9_3                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state.ph9_4                                    ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~18                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~19                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~20                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~21                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~22                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~23                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~24                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~25                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~26                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~27                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~28                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~29                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~30                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~31                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~32                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state~33                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_StoreAndDecode                              ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxclock                                                ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxd_sync                                               ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[0]                                            ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[0..15]                                       ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxd_sync2                                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[1..8]                                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_state.read2                                                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_state.read3                                                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_state.write2                                                        ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_state.write3                                                        ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_state.idle                                                          ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot2.refresh                                  ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.idle                                           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.start                                          ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.bits                                           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.stop                                           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_Interrupt                                   ; Merged with VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                    ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_Load                                        ; Merged with VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                    ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_Or                                          ; Merged with VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                    ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_ReadIODone                                  ; Merged with VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                    ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_StoreToStack                                ; Merged with VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                    ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_Xor                                         ; Merged with VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                    ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|state.State_And                                         ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|decodedOpcode.Decoded_ImShift                           ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot2.port0                                    ; Stuck at GND due to stuck port data_in                                                                             ;
; VirtualToplevel:myVirtualToplevel|timer_controller:mytimer|prescale_counter[0]                              ; Merged with VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[0]         ;
; VirtualToplevel:myVirtualToplevel|timer_controller:mytimer|prescale_counter[1]                              ; Merged with VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[1]         ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[31]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[31]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[31]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[31]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[31]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[31]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[30]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[30]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[30]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[30]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[30]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[30]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[29]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[29]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[29]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[29]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[29]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[29]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[28]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[28]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[28]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[28]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[28]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[28]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[27]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[27]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[27]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[27]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[27]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[27]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[26]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[26]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[26]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[26]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[26]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[26]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[25]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[25]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[25]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[25]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[25]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[25]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[24]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[24]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[24]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[24]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[24]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[24]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[23]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[23]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[23]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[23]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[23]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[23]                                 ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[31]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[30]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[29]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[28]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[27]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[26]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[25]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[24]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[24] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[24] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[24] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[24] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[23]                         ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[23] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[23] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[23] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[23] ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[31]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[30]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[29]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[28]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[27]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[26]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[25]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[24]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[24]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[24]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[24]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[24]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[23]                              ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[23]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[23]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[23]           ; Lost fanout                                                                                                        ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[23]           ; Lost fanout                                                                                                        ;
; audio_top:\sound1:myaudio|audio_shifter:audio_shifter|shiftcnt[8]                                           ; Lost fanout                                                                                                        ;
; video_vga_dither:\dither1:mydither|ctr[1]                                                                   ; Merged with VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster|clkDivCnt[1]       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[0]                                                          ; Merged with audio_top:\sound1:myaudio|audio_shifter:audio_shifter|shiftcnt[0]                                      ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].wrptr_next[3]                            ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].wrptr[3]                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].wrptr_next[3]                            ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].wrptr[3]                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].wrptr_next[3]                            ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].wrptr[3]                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].wrptr_next[3]                            ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].wrptr[3]                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].wrptr_next[3]                            ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].wrptr[3]                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].wrptr_next[3]                            ; Merged with VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].wrptr[3]                            ;
; Total Number of Removed Registers = 368                                                                     ;                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                       ;
+---------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[31]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[31],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[31],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[31],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[31],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[31],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[30],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[30],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[30],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[30],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[29],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[29],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[31],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[31],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]            ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxclock                          ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[0],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[1],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[2],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[3],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[4],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[5],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[6],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[7],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[8],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[9],                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[10],                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[11],                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[12],                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[13],                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[14],                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[15],                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.idle                                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[30]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[30],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[29],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[29],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[28],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[28],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[30],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[30],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[29]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[29],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[28],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[28],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[27],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[27],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[29],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[29],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[28]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[28],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[27],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[27],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[26],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[26],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[28],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[28],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[27]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[27],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[26],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[26],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[25],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[25],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[27],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[27],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[26]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[26],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[25],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[25],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[24],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[24],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[26],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[24], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[24], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[26],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[24],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[24]            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[25]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[25],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[24],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[24],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[23],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[23],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[25],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[24], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[24], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[23], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[23], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[25],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[24],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[24],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|datapointer[23],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|datapointer[23]            ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[0]                      ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[1],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[2],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[3],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[4],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[5],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[6],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[7],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[8],                                            ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.start,                                          ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.bits,                                           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxstate.stop                                            ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[24]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[24],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[23],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[23],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[24],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[23], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[23], ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[24],                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|datapointer[23],           ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|datapointer[23]            ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite_col[0]                  ; Stuck at GND              ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|blue[2],                                              ;
;                                                                                       ; due to stuck port data_in ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|blue[1],                                              ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|blue[0]                                               ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite_col[2]                  ; Stuck at GND              ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|red[0],                                               ;
;                                                                                       ; due to stuck port data_in ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|red[1],                                               ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|red[2]                                                ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[23]           ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[23],                                 ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|vgachannel_fromhost.addr[23],                         ;
;                                                                                       ;                           ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[23]                               ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|sprite_col[1]                  ; Stuck at GND              ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|green[0],                                             ;
;                                                                                       ; due to stuck port data_in ; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|green[1]                                              ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.setreqlen ; Stuck at GND              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].extend                                    ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|spr0channel_fromhost.req       ; Stuck at GND              ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].pending                                   ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[23]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[23]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[22]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[22]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[21]                    ; Stuck at VCC              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[21]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[20]                    ; Stuck at VCC              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[20]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[19]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[19]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[18]                    ; Stuck at VCC              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[18]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[17]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[17]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[16]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[16]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[15]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[15]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[14]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[14]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[13]                    ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[13]                                ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|mI2C_DATA[8]                     ; Stuck at GND              ; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD[8]                                 ;
;                                                                                       ; due to stuck port data_in ;                                                                                                              ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxd_sync                         ; Lost Fanouts              ; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxd_sync2                                               ;
+---------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2613  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 383   ;
; Number of registers using Asynchronous Clear ; 625   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1954  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                ; 18      ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                ; 17      ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                ; 20      ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                ; 14      ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                ; 12      ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                ; 11      ;
; VirtualToplevel:myVirtualToplevel|reset_counter[1]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[2]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[3]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[4]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[5]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[6]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[7]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[8]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[9]                                                                                                                                  ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[10]                                                                                                                                 ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[11]                                                                                                                                 ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[12]                                                                                                                                 ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[13]                                                                                                                                 ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[14]                                                                                                                                 ; 2       ;
; VirtualToplevel:myVirtualToplevel|reset_counter[15]                                                                                                                                 ; 2       ;
; VirtualToplevel:myVirtualToplevel|simple_uart:myuart|txd                                                                                                                            ; 2       ;
; VirtualToplevel:myVirtualToplevel|spi_cs                                                                                                                                            ; 2       ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SCLK                                                                                                         ; 3       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|ir[0]                                                                                                   ; 7       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|ir[1]                                                                                                   ; 15      ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|slot2_bank[1]                                                                                                                ; 4       ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|slot2_bank[0]                                                                                                                ; 5       ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|END                                                                                                          ; 5       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|write_reg                                                                                                                  ; 3       ;
; audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SDO                                                                                                          ; 4       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|pc[30]                                                                                                                          ; 29      ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|fetchneeded                                                                                                                     ; 7       ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|writecache_dtack                                                                                                             ; 3       ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setreqlen                                                                        ; 21      ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setreqlen                                                                        ; 21      ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setreqlen                                                                        ; 21      ;
; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setreqlen                                                                        ; 21      ;
; VirtualToplevel:myVirtualToplevel|vga_controller:myvga|framebuffer_pointer[20]                                                                                                      ; 1       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[7]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[3]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[4]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[5]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[6]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[8]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[9]                                                                                                                           ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[10]                                                                                                                          ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[11]                                                                                                                          ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[12]                                                                                                                          ; 8       ;
; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[13]                                                                                                                          ; 8       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0 ; 1       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0 ; 1       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0  ; 1       ;
; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                        ; 3       ;
; Total number of inverted registers = 57                                                                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                          ; Megafunction                                                                                                          ; Type ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; VirtualToplevel:myVirtualToplevel|prog_mem:myrom|to_zpu.memARead[0..31]                                                ; VirtualToplevel:myVirtualToplevel|prog_mem:myrom|ram_rtl_0                                                            ; RAM  ;
; VirtualToplevel:myVirtualToplevel|prog_mem:myrom|to_zpu.memBRead[0..31]                                                ; VirtualToplevel:myVirtualToplevel|prog_mem:myrom|ram_rtl_0                                                            ; RAM  ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|q_a[0..17]       ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|ram_rtl_0       ; RAM  ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|q_b[0..16]       ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|ram_rtl_0       ; RAM  ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|q_a[0..17]      ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|ram_rtl_0      ; RAM  ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|q_b[0..17]      ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|ram_rtl_0      ; RAM  ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|q_a[0..17] ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|ram_rtl_0 ; RAM  ;
; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|q_b[0..17] ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|ram_rtl_0 ; RAM  ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|cache_rdaddr[0..8]                                               ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0                             ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register Name                                                                                        ; RAM Name                                                                                  ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[0]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[1]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[2]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[3]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[4]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[5]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[6]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[7]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[8]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[9]  ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[10] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[11] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[12] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[13] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[14] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[15] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[16] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[17] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[18] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[19] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[20] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[21] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[22] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[23] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[24] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[25] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[26] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[27] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[28] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[29] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[30] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[31] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[32] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[33] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[34] ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |zpu_mcu|audio_top:\sound1:myaudio|audio_shifter:audio_shifter|shift[9]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_write[15]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|txcounter[1]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|ser_txdata[2]                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|io_data_i[1]                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|timer_controller:mytimer|timer_limit[0][22]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter|counter[0] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[6] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|spi_interface:spi|shiftcnt[2]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|spi_interface:spi|sd_shift[7]                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|cache_wraddr[3]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|txbuffer[16]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|txbuffer[1]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].wrptr_next[4]                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].addr[28]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].wrptr_next[4]                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].addr[25]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].wrptr[4]                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].addr[25]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].wrptr_next[4]                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].addr[23]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].wrptr[4]                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].addr[24]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].wrptr_next[5]                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].addr[31]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxcounter[2]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].rdptr[3]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].rdptr[0]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].rdptr[5]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].rdptr[0]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].rdptr[5]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].rdptr[0]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].rdptr[3]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].rdptr[0]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].rdptr[0]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].rdptr[3]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].rdptr[0]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|shift_count[3]                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|slot1_bank[0]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|data_from_ram[5]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_ports_w[13]         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|shift_reg[21]                                           ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_addr[16]                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|readword[1]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|shift_buffer[4]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|shift_buffer[3]                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[1].count[16]                                ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|out_mem_addr[2]                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_ports_w_hi[14]      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|rxbuffer[5]                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|io_wEn                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[5].count[3]                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].count[12]                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[3].count[1]                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[2].count[8]                                 ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[0].count[16]                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|activechannel[0]                                      ;
; 7:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|pc[12]                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|cas_dqm[1]                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|out_mem_addr[0]                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|pc[5]                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|out_mem_hEnable                                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|internals[4].fill                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|casaddr[3]                                           ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|casaddr[6]                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|dqm[0]                                               ;
; 261:1              ; 8 bits    ; 1392 LEs      ; 8 LEs                ; 1384 LEs               ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|host_to_spi[0]                                                            ;
; 260:1              ; 16 bits   ; 2768 LEs      ; 32 LEs               ; 2736 LEs               ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|mem_read[18]                                                              ;
; 260:1              ; 2 bits    ; 346 LEs       ; 6 LEs                ; 340 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|mem_read[13]                                                              ;
; 260:1              ; 2 bits    ; 346 LEs       ; 8 LEs                ; 338 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|mem_read[11]                                                              ;
; 259:1              ; 2 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|mem_read[9]                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdaddr[9]                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdaddr[7]                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdaddr[5]                                            ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 36 LEs               ; 1008 LEs               ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|mem_read[6]                                                               ;
; 262:1              ; 2 bits    ; 348 LEs       ; 12 LEs               ; 336 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|mem_read[1]                                                               ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|ba[0]                                                ;
; 24:1               ; 12 bits   ; 192 LEs       ; 48 LEs               ; 144 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|memAAddr[4]                                             ;
; 29:1               ; 11 bits   ; 209 LEs       ; 33 LEs               ; 176 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|memBAddr[9]                                             ;
; 20:1               ; 5 bits    ; 65 LEs        ; 145 LEs              ; -80 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|memAWrite[6]                                            ;
; 20:1               ; 13 bits   ; 169 LEs       ; 390 LEs              ; -221 LEs               ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|memAWrite[17]                                           ;
; 22:1               ; 2 bits    ; 28 LEs        ; 60 LEs               ; -32 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|memAWrite[15]                                           ;
; 23:1               ; 6 bits    ; 90 LEs        ; 180 LEs              ; -90 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|memAWrite[12]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|slot2_bank[1]                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zpu_mcu|audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[5]                        ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|datain[3]                                            ;
; 29:1               ; 11 bits   ; 209 LEs       ; 22 LEs               ; 187 LEs                ; Yes        ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|sp[12]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot1                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_slot2                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_to_cpu[14]          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|data_port1_addr[4]       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|decodedOpcode.Decoded_Sub                               ;
; 6:1                ; 51 bits   ; 204 LEs       ; 204 LEs              ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Mux20                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Mux57                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|sdram_state                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|servicechannel                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|Mux5                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|Selector3                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_state.idle                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_state.write1                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|simple_uart:myuart|Selector2                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|Selector173                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|Selector190                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|state                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|Selector177                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |zpu_mcu|VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|Selector4                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |zpu_mcu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_5fc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                   ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                    ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                   ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                    ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_5fc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                  ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                   ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                  ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                   ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0|altsyncram_qhr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_kim1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0|altsyncram_qnm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_tqd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_50to100:mypll|altpll:altpll_component ;
+-------------------------------+---------------------------------+------------------------+
; Parameter Name                ; Value                           ; Type                   ;
+-------------------------------+---------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                ;
; PLL_TYPE                      ; AUTO                            ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_50to100 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                ;
; LOCK_HIGH                     ; 1                               ; Untyped                ;
; LOCK_LOW                      ; 1                               ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Signed Integer         ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Signed Integer         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                ;
; SKIP_VCO                      ; OFF                             ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                ;
; BANDWIDTH                     ; 0                               ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                ;
; DOWN_SPREAD                   ; 0                               ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                               ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                               ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                ;
; CLK0_PHASE_SHIFT              ; -2000                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                ;
; DPA_DIVIDER                   ; 0                               ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                ;
; VCO_MIN                       ; 0                               ; Untyped                ;
; VCO_MAX                       ; 0                               ; Untyped                ;
; VCO_CENTER                    ; 0                               ; Untyped                ;
; PFD_MIN                       ; 0                               ; Untyped                ;
; PFD_MAX                       ; 0                               ; Untyped                ;
; M_INITIAL                     ; 0                               ; Untyped                ;
; M                             ; 0                               ; Untyped                ;
; N                             ; 1                               ; Untyped                ;
; M2                            ; 1                               ; Untyped                ;
; N2                            ; 1                               ; Untyped                ;
; SS                            ; 1                               ; Untyped                ;
; C0_HIGH                       ; 0                               ; Untyped                ;
; C1_HIGH                       ; 0                               ; Untyped                ;
; C2_HIGH                       ; 0                               ; Untyped                ;
; C3_HIGH                       ; 0                               ; Untyped                ;
; C4_HIGH                       ; 0                               ; Untyped                ;
; C5_HIGH                       ; 0                               ; Untyped                ;
; C6_HIGH                       ; 0                               ; Untyped                ;
; C7_HIGH                       ; 0                               ; Untyped                ;
; C8_HIGH                       ; 0                               ; Untyped                ;
; C9_HIGH                       ; 0                               ; Untyped                ;
; C0_LOW                        ; 0                               ; Untyped                ;
; C1_LOW                        ; 0                               ; Untyped                ;
; C2_LOW                        ; 0                               ; Untyped                ;
; C3_LOW                        ; 0                               ; Untyped                ;
; C4_LOW                        ; 0                               ; Untyped                ;
; C5_LOW                        ; 0                               ; Untyped                ;
; C6_LOW                        ; 0                               ; Untyped                ;
; C7_LOW                        ; 0                               ; Untyped                ;
; C8_LOW                        ; 0                               ; Untyped                ;
; C9_LOW                        ; 0                               ; Untyped                ;
; C0_INITIAL                    ; 0                               ; Untyped                ;
; C1_INITIAL                    ; 0                               ; Untyped                ;
; C2_INITIAL                    ; 0                               ; Untyped                ;
; C3_INITIAL                    ; 0                               ; Untyped                ;
; C4_INITIAL                    ; 0                               ; Untyped                ;
; C5_INITIAL                    ; 0                               ; Untyped                ;
; C6_INITIAL                    ; 0                               ; Untyped                ;
; C7_INITIAL                    ; 0                               ; Untyped                ;
; C8_INITIAL                    ; 0                               ; Untyped                ;
; C9_INITIAL                    ; 0                               ; Untyped                ;
; C0_MODE                       ; BYPASS                          ; Untyped                ;
; C1_MODE                       ; BYPASS                          ; Untyped                ;
; C2_MODE                       ; BYPASS                          ; Untyped                ;
; C3_MODE                       ; BYPASS                          ; Untyped                ;
; C4_MODE                       ; BYPASS                          ; Untyped                ;
; C5_MODE                       ; BYPASS                          ; Untyped                ;
; C6_MODE                       ; BYPASS                          ; Untyped                ;
; C7_MODE                       ; BYPASS                          ; Untyped                ;
; C8_MODE                       ; BYPASS                          ; Untyped                ;
; C9_MODE                       ; BYPASS                          ; Untyped                ;
; C0_PH                         ; 0                               ; Untyped                ;
; C1_PH                         ; 0                               ; Untyped                ;
; C2_PH                         ; 0                               ; Untyped                ;
; C3_PH                         ; 0                               ; Untyped                ;
; C4_PH                         ; 0                               ; Untyped                ;
; C5_PH                         ; 0                               ; Untyped                ;
; C6_PH                         ; 0                               ; Untyped                ;
; C7_PH                         ; 0                               ; Untyped                ;
; C8_PH                         ; 0                               ; Untyped                ;
; C9_PH                         ; 0                               ; Untyped                ;
; L0_HIGH                       ; 1                               ; Untyped                ;
; L1_HIGH                       ; 1                               ; Untyped                ;
; G0_HIGH                       ; 1                               ; Untyped                ;
; G1_HIGH                       ; 1                               ; Untyped                ;
; G2_HIGH                       ; 1                               ; Untyped                ;
; G3_HIGH                       ; 1                               ; Untyped                ;
; E0_HIGH                       ; 1                               ; Untyped                ;
; E1_HIGH                       ; 1                               ; Untyped                ;
; E2_HIGH                       ; 1                               ; Untyped                ;
; E3_HIGH                       ; 1                               ; Untyped                ;
; L0_LOW                        ; 1                               ; Untyped                ;
; L1_LOW                        ; 1                               ; Untyped                ;
; G0_LOW                        ; 1                               ; Untyped                ;
; G1_LOW                        ; 1                               ; Untyped                ;
; G2_LOW                        ; 1                               ; Untyped                ;
; G3_LOW                        ; 1                               ; Untyped                ;
; E0_LOW                        ; 1                               ; Untyped                ;
; E1_LOW                        ; 1                               ; Untyped                ;
; E2_LOW                        ; 1                               ; Untyped                ;
; E3_LOW                        ; 1                               ; Untyped                ;
; L0_INITIAL                    ; 1                               ; Untyped                ;
; L1_INITIAL                    ; 1                               ; Untyped                ;
; G0_INITIAL                    ; 1                               ; Untyped                ;
; G1_INITIAL                    ; 1                               ; Untyped                ;
; G2_INITIAL                    ; 1                               ; Untyped                ;
; G3_INITIAL                    ; 1                               ; Untyped                ;
; E0_INITIAL                    ; 1                               ; Untyped                ;
; E1_INITIAL                    ; 1                               ; Untyped                ;
; E2_INITIAL                    ; 1                               ; Untyped                ;
; E3_INITIAL                    ; 1                               ; Untyped                ;
; L0_MODE                       ; BYPASS                          ; Untyped                ;
; L1_MODE                       ; BYPASS                          ; Untyped                ;
; G0_MODE                       ; BYPASS                          ; Untyped                ;
; G1_MODE                       ; BYPASS                          ; Untyped                ;
; G2_MODE                       ; BYPASS                          ; Untyped                ;
; G3_MODE                       ; BYPASS                          ; Untyped                ;
; E0_MODE                       ; BYPASS                          ; Untyped                ;
; E1_MODE                       ; BYPASS                          ; Untyped                ;
; E2_MODE                       ; BYPASS                          ; Untyped                ;
; E3_MODE                       ; BYPASS                          ; Untyped                ;
; L0_PH                         ; 0                               ; Untyped                ;
; L1_PH                         ; 0                               ; Untyped                ;
; G0_PH                         ; 0                               ; Untyped                ;
; G1_PH                         ; 0                               ; Untyped                ;
; G2_PH                         ; 0                               ; Untyped                ;
; G3_PH                         ; 0                               ; Untyped                ;
; E0_PH                         ; 0                               ; Untyped                ;
; E1_PH                         ; 0                               ; Untyped                ;
; E2_PH                         ; 0                               ; Untyped                ;
; E3_PH                         ; 0                               ; Untyped                ;
; M_PH                          ; 0                               ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                ;
; CLK0_COUNTER                  ; G0                              ; Untyped                ;
; CLK1_COUNTER                  ; G0                              ; Untyped                ;
; CLK2_COUNTER                  ; G0                              ; Untyped                ;
; CLK3_COUNTER                  ; G0                              ; Untyped                ;
; CLK4_COUNTER                  ; G0                              ; Untyped                ;
; CLK5_COUNTER                  ; G0                              ; Untyped                ;
; CLK6_COUNTER                  ; E0                              ; Untyped                ;
; CLK7_COUNTER                  ; E1                              ; Untyped                ;
; CLK8_COUNTER                  ; E2                              ; Untyped                ;
; CLK9_COUNTER                  ; E3                              ; Untyped                ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                ;
; M_TIME_DELAY                  ; 0                               ; Untyped                ;
; N_TIME_DELAY                  ; 0                               ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                ;
; VCO_POST_SCALE                ; 0                               ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                      ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                         ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                ;
; WIDTH_CLOCK                   ; 6                               ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                      ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; sdram_rows       ; 12    ; Signed Integer                                      ;
; sdram_cols       ; 8     ; Signed Integer                                      ;
; sysclk_frequency ; 1000  ; Signed Integer                                      ;
; gpio_len         ; 15    ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|prog_mem:myrom ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; maxaddrbitbram ; 13    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name          ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; sld_auto_instance_index ; NO                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_instance_index      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_ir_width            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sim_n_scan          ; 41                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sim_action          ; ((0,2,0,4),(0,1,1,2),(0,2,12,8),(0,2,34,8),(0,2,56,8),(0,1,0,2),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8)) ; String         ;
; sld_sim_total_length    ; 312                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; lpm_type                ; sld_virtual_jtag                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; lpm_hint                ; UNUSED                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_muj1 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_muj1 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|gpio:zpu_io ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; gpio_len       ; 15    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|simple_uart:myuart ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; counter_bits   ; 16    ; Signed Integer                                                           ;
; enable_rx      ; true  ; Enumerated                                                               ;
; enable_tx      ; true  ; Enumerated                                                               ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                                       ;
; lowbit         ; 3     ; Signed Integer                                                                                                       ;
; increment      ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                                       ;
; lowbit         ; 3     ; Signed Integer                                                                                                       ;
; increment      ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                                       ;
; lowbit         ; 3     ; Signed Integer                                                                                                       ;
; increment      ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                                       ;
; lowbit         ; 3     ; Signed Integer                                                                                                       ;
; increment      ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                                       ;
; lowbit         ; 3     ; Signed Integer                                                                                                       ;
; increment      ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                                       ;
; lowbit         ; 3     ; Signed Integer                                                                                                       ;
; increment      ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; cacheaddrbits  ; 9     ; Signed Integer                                                                                      ;
; cachewidth     ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; rows           ; 12    ; Signed Integer                                                             ;
; cols           ; 8     ; Signed Integer                                                             ;
; cache          ; true  ; Enumerated                                                                 ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 10    ; Signed Integer                                                                                                             ;
; databits       ; 18    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 10    ; Signed Integer                                                                                                                  ;
; databits       ; 18    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 8     ; Signed Integer                                                                                                            ;
; databits       ; 18    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|vga_controller:myvga ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; enable_sprite  ; false ; Enumerated                                                                 ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; clkdivbits     ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; clk_frequency  ; 1000  ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; divisor        ; 28    ; Signed Integer                                                                                          ;
; bits           ; 6     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|timer_controller:mytimer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; prescale       ; 1000  ; Signed Integer                                                                 ;
; timers         ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|interrupt_controller:intcontroller ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; max_int        ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu ;
+-----------------------+-------+------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                             ;
+-----------------------+-------+------------------------------------------------------------------+
; impl_multiply         ; true  ; Enumerated                                                       ;
; impl_comparison_sub   ; true  ; Enumerated                                                       ;
; impl_eqbranch         ; true  ; Enumerated                                                       ;
; impl_storebh          ; true  ; Enumerated                                                       ;
; impl_loadbh           ; true  ; Enumerated                                                       ;
; impl_call             ; true  ; Enumerated                                                       ;
; impl_shift            ; true  ; Enumerated                                                       ;
; impl_xor              ; true  ; Enumerated                                                       ;
; execute_ram           ; true  ; Enumerated                                                       ;
; remap_stack           ; true  ; Enumerated                                                       ;
; cache                 ; false ; Enumerated                                                       ;
; stackbit              ; 30    ; Signed Integer                                                   ;
; maxaddrbit            ; 31    ; Signed Integer                                                   ;
; maxaddrbitexternalram ; 30    ; Signed Integer                                                   ;
; maxaddrbitbram        ; 13    ; Signed Integer                                                   ;
+-----------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_vga_dither:\dither1:mydither ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; outbits        ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_top:\sound1:myaudio|I2C_AV_Config:audio_config ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; CLK_Freq       ; 24000000 ; Signed Integer                                                        ;
; I2C_Freq       ; 20000    ; Signed Integer                                                        ;
; LUT_SIZE       ; 11       ; Signed Integer                                                        ;
; Dummy_DATA     ; 0        ; Signed Integer                                                        ;
; SET_LIN_L      ; 1        ; Signed Integer                                                        ;
; SET_LIN_R      ; 2        ; Signed Integer                                                        ;
; SET_HEAD_L     ; 3        ; Signed Integer                                                        ;
; SET_HEAD_R     ; 4        ; Signed Integer                                                        ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                                        ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                                        ;
; POWER_ON       ; 7        ; Signed Integer                                                        ;
; SET_FORMAT     ; 8        ; Signed Integer                                                        ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                                        ;
; SET_ACTIVE     ; 10       ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                ;
+------------------------------------+---------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ; Untyped                             ;
; WIDTH_A                            ; 32                                          ; Untyped                             ;
; WIDTHAD_A                          ; 12                                          ; Untyped                             ;
; NUMWORDS_A                         ; 4096                                        ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                             ;
; WIDTH_B                            ; 32                                          ; Untyped                             ;
; WIDTHAD_B                          ; 12                                          ; Untyped                             ;
; NUMWORDS_B                         ; 4096                                        ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK0                                      ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                      ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                             ;
; BYTE_SIZE                          ; 8                                           ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                             ;
; INIT_FILE                          ; db/zpu_mcu.ram0_prog_mem_5590c162_0.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II                                  ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_qhr1                             ; Untyped                             ;
+------------------------------------+---------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                         ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kim1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                          ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                          ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                          ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qnm1      ; Untyped                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                               ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_qnm1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_tqd1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                  ;
+------------------------------------------------+------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                        ;
; LPM_WIDTHA                                     ; 32         ; Untyped                                               ;
; LPM_WIDTHB                                     ; 32         ; Untyped                                               ;
; LPM_WIDTHP                                     ; 64         ; Untyped                                               ;
; LPM_WIDTHR                                     ; 64         ; Untyped                                               ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                               ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                               ;
; LATENCY                                        ; 0          ; Untyped                                               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                               ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                               ;
; USE_EAB                                        ; OFF        ; Untyped                                               ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                               ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                               ;
+------------------------------------------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                             ;
; LATENCY                                        ; 0          ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_jus   ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                             ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                             ;
; LATENCY                                        ; 0          ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_jus   ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                             ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                             ;
; LATENCY                                        ; 0          ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_jus   ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                             ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                                ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 8          ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                             ;
; LATENCY                                        ; 0          ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_jus   ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                             ;
+------------------------------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; Clock_50to100:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                              ;
; Entity Instance            ; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:in|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                ;
; Entity Instance                           ; VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 18                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 18                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 18                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                            ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                                ;
; Entity Instance                       ; VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0                               ;
;     -- LPM_WIDTHA                     ; 32                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 7                                                                                                ;
;     -- LPM_WIDTHP                     ; 15                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 7                                                                                                ;
;     -- LPM_WIDTHP                     ; 15                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 7                                                                                                ;
;     -- LPM_WIDTHP                     ; 15                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
; Entity Instance                       ; VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                ;
;     -- LPM_WIDTHB                     ; 7                                                                                                ;
;     -- LPM_WIDTHP                     ; 15                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0"                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu"                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; break  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|timer_controller:mytimer" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; reg_rw ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3"               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2"               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1"               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0"               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio"                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw       ; Input  ; Info     ; Stuck at GND                                                                        ;
; audio_ints   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster"           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clkdiv[1..0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clkdiv[3..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; endofline       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; endofframe      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hsyncpol        ; Input  ; Info     ; Stuck at GND                                                                        ;
; vsyncpol        ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsize[9..8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsize[11..10]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsize[7..6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsize[4..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsize[5]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysize[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysize[11..10]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysize[8..4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysize[9]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysize[1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysize[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsyncfr[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsyncfr[6..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsyncfr[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsyncfr[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsyncfr[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsyncfr[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsyncfr[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsyncto[7..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsyncto[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsyncto[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; xsyncto[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xsyncto[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysyncfr[8..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysyncfr[11..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysyncfr[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysyncfr[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysyncfr[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysyncto[8..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysyncto[2..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ysyncto[11..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysyncto[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ysyncto[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|vga_controller:myvga"                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vblank_int   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+
; address_a[7] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; address_b[7] ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; data_b[17]   ; Input  ; Info     ; Stuck at GND                                                                                   ;
; q_b[17]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high"         ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity         ; Details                                                                                                  ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 10 elements in the same dimension ;
; address_b ; Input ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 10 elements in the same dimension ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram"              ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity         ; Details                                                                                                  ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 10 elements in the same dimension ;
; address_b ; Input ; Critical Warning ; Can't connect array with 11 elements in array dimension 1 to port with 10 elements in the same dimension ;
+-----------+-------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc"          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_to_sdram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_rw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram"                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reinit     ; Input  ; Info     ; Stuck at GND                                                                        ;
; vga_nak    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cachevalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; sdram_nak ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|simple_uart:myuart"                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; txready               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxdata                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxint                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txint                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_divisor[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clock_divisor[15..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[4..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clock_divisor[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag" ;
+--------------------+--------+----------+----------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------+
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                     ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                     ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                     ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart"        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; txmt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxfl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel|prog_mem:myrom" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; areset ; Input ; Info     ; Stuck at GND                                     ;
+--------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:myVirtualToplevel" ;
+-----------------+-------+----------+--------------------------+
; Port            ; Type  ; Severity ; Details                  ;
+-----------------+-------+----------+--------------------------+
; gpio_in[15..13] ; Input ; Info     ; Stuck at GND             ;
+-----------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_50to100:mypll"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                                                 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                                                  ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; NO         ; NO               ; 2        ; 0x10    ; 5               ; 0x0B                    ; VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:32     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 12 23:05:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zpu_mcu -c zpu_mcu
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gpio.vhd
    Info (12022): Found design unit 1: gpio-rtl
    Info (12023): Found entity 1: gpio
Info (12021): Found 1 design units, including 1 entities, in source file JTAG-UART/vjtag.v
    Info (12023): Found entity 1: vjtag
Info (12021): Found 2 design units, including 1 entities, in source file JTAG-UART/usb_jtag_uart.vhd
    Info (12022): Found design unit 1: usb_jtag_uart-rtl
    Info (12023): Found entity 1: usb_jtag_uart
Info (12021): Found 0 design units, including 0 entities, in source file JTAG-UART/system_include.v
Info (12021): Found 1 design units, including 1 entities, in source file JTAG-UART/jtag_uart.v
    Info (12023): Found entity 1: jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file JTAG-UART/buffer.v
    Info (12023): Found entity 1: buffer
Info (12021): Found 1 design units, including 0 entities, in source file rtl/zpupkg.vhd
    Info (12022): Found design unit 1: zpupkg
Info (12021): Found 2 design units, including 1 entities, in source file rtl/zpu_core_flex.vhd
    Info (12022): Found design unit 1: zpu_core_flex-behave
    Info (12023): Found entity 1: zpu_core_flex
Info (12021): Found 2 design units, including 1 entities, in source file rtl/video_vga_master.vhd
    Info (12022): Found design unit 1: video_vga_master-rtl
    Info (12023): Found entity 1: video_vga_master
Info (12021): Found 2 design units, including 1 entities, in source file rtl/video_vga_dither.vhd
    Info (12022): Found design unit 1: video_vga_dither-rtl
    Info (12023): Found entity 1: video_vga_dither
Info (12021): Found 2 design units, including 1 entities, in source file rtl/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-rtl
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/TwoWayCache.v
    Info (12023): Found entity 1: TwoWayCache
Info (12021): Found 2 design units, including 1 entities, in source file rtl/timer_controller.vhd
    Info (12022): Found design unit 1: timer_controller-rtl
    Info (12023): Found entity 1: timer_controller
Info (12021): Found 2 design units, including 1 entities, in source file rtl/spi.vhd
    Info (12022): Found design unit 1: spi_interface-rtl
    Info (12023): Found entity 1: spi_interface
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sound_wrapper.vhd
    Info (12022): Found design unit 1: sound_wrapper-rtl
    Info (12023): Found entity 1: sound_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sound_controller.vhd
    Info (12022): Found design unit 1: sound_controller-rtl
    Info (12023): Found entity 1: sound_controller
Info (12021): Found 2 design units, including 1 entities, in source file rtl/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl
    Info (12023): Found entity 1: simple_uart
Info (12021): Found 2 design units, including 1 entities, in source file rtl/sdram_cached.vhd
    Info (12022): Found design unit 1: sdram_cached-rtl
    Info (12023): Found entity 1: sdram_cached
Info (12021): Found 2 design units, including 1 entities, in source file rtl/risingedge_divider.vhd
    Info (12022): Found design unit 1: risingedge_divider-behavioural
    Info (12023): Found entity 1: risingedge_divider
Info (12021): Found 2 design units, including 1 entities, in source file rtl/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl
    Info (12023): Found entity 1: io_ps2_com
Info (12021): Found 2 design units, including 1 entities, in source file rtl/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 2 design units, including 1 entities, in source file rtl/FIFO_Counter.vhd
    Info (12022): Found design unit 1: FIFO_Counter-RTL
    Info (12023): Found entity 1: FIFO_Counter
Info (12021): Found 2 design units, including 1 entities, in source file rtl/DualPortRAM.vhd
    Info (12022): Found design unit 1: DualPortRAM-arch
    Info (12023): Found entity 1: DualPortRAM
Info (12021): Found 2 design units, including 1 entities, in source file rtl/DMACacheRAM.vhd
    Info (12022): Found design unit 1: DMACacheRAM-RTL
    Info (12023): Found entity 1: DMACacheRAM
Info (12021): Found 1 design units, including 0 entities, in source file rtl/DMACache_pkg.vhd
    Info (12022): Found design unit 1: DMACache_pkg
Info (12021): Found 2 design units, including 1 entities, in source file rtl/DMACache.vhd
    Info (12022): Found design unit 1: dmacache-rtl
    Info (12023): Found entity 1: DMACache
Info (12021): Found 2 design units, including 1 entities, in source file rtl/Clock_50to100.vhd
    Info (12022): Found design unit 1: clock_50to100-SYN
    Info (12023): Found entity 1: Clock_50to100
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_top.v
    Info (12023): Found entity 1: audio_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_shifter.v
    Info (12023): Found entity 1: audio_shifter
Info (12021): Found 2 design units, including 1 entities, in source file Firmware/SDBootstrap_ROM.vhd
    Info (12022): Found design unit 1: prog_mem-rtl
    Info (12023): Found entity 1: prog_mem
Info (12021): Found 2 design units, including 1 entities, in source file zpu_mcu.vhd
    Info (12022): Found design unit 1: zpu_mcu-rtl
    Info (12023): Found entity 1: zpu_mcu
Info (12021): Found 2 design units, including 1 entities, in source file Virtual_Toplevel.vhd
    Info (12022): Found design unit 1: VirtualToplevel-rtl
    Info (12023): Found entity 1: VirtualToplevel
Info (12021): Found 1 design units, including 0 entities, in source file Toplevel_Config.vhd
    Info (12022): Found design unit 1: Toplevel_Config
Info (12021): Found 1 design units, including 0 entities, in source file DMACache_config.vhd
    Info (12022): Found design unit 1: DMACache_config
Info (12127): Elaborating entity "zpu_mcu" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(17): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(18): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(19): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(20): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(38): used implicit default value for signal "FL_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(39): used implicit default value for signal "FL_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(40): used implicit default value for signal "FL_RST_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(41): used implicit default value for signal "FL_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(42): used implicit default value for signal "FL_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(44): used implicit default value for signal "SRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(45): used implicit default value for signal "SRAM_UB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(46): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(47): used implicit default value for signal "SRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(48): used implicit default value for signal "SRAM_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(49): used implicit default value for signal "SRAM_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(57): used implicit default value for signal "TDO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at zpu_mcu.vhd(67): used implicit default value for signal "AUD_ADCLRCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at zpu_mcu.vhd(82): object "pll_locked" assigned a value but never read
Warning (10445): VHDL Subtype or Type Declaration warning at zpu_mcu.vhd(149): subtype or type has null range
Warning (10296): VHDL warning at zpu_mcu.vhd(149): ignored assignment of value to null range
Warning (10873): Using initial value X (don't care) for net "LEDG[1]" at zpu_mcu.vhd(21)
Info (12128): Elaborating entity "Clock_50to100" for hierarchy "Clock_50to100:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_50to100:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock_50to100:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock_50to100:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-2000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_50to100"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "VirtualToplevel" for hierarchy "VirtualToplevel:myVirtualToplevel"
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(57): used implicit default value for signal "ps2k_clk_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(58): used implicit default value for signal "ps2k_dat_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(61): used implicit default value for signal "ps2m_clk_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(62): used implicit default value for signal "ps2m_dat_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(94): object "spi_wide" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(103): object "ser_txready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(104): object "ser_rxdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(105): object "ser_rxrecv" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(114): used implicit default value for signal "kbdrecv" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(116): used implicit default value for signal "kbdsendbusy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(117): object "kbdsendtrigger" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(118): used implicit default value for signal "kbdsenddone" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(119): object "kbdsendbyte" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(120): used implicit default value for signal "kbdrecvbyte" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(123): used implicit default value for signal "mouserecv" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(125): used implicit default value for signal "mousesendbusy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(126): used implicit default value for signal "mousesenddone" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(127): object "mousesendtrigger" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(128): object "mousesendbyte" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(129): used implicit default value for signal "mouserecvbyte" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Virtual_Toplevel.vhd(154): used implicit default value for signal "vga_newframe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(196): object "vblank_int" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(201): object "sdr_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Virtual_Toplevel.vhd(238): object "io_En" assigned a value but never read
Warning (10492): VHDL Process Statement warning at Virtual_Toplevel.vhd(299): signal "reset_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Virtual_Toplevel.vhd(600): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "prog_mem" for hierarchy "VirtualToplevel:myVirtualToplevel|prog_mem:myrom"
Info (12128): Elaborating entity "usb_jtag_uart" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag"
Warning (10036): Verilog HDL or VHDL warning at usb_jtag_uart.vhd(30): object "txmt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at usb_jtag_uart.vhd(33): object "rxfl" assigned a value but never read
Warning (10492): VHDL Process Statement warning at usb_jtag_uart.vhd(81): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "jtag_uart" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart"
Info (12128): Elaborating entity "vjtag" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag"
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_sim_action" = "((0,2,0,4),(0,1,1,2),(0,2,12,8),(0,2,34,8),(0,2,56,8),(0,1,0,2),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8))"
    Info (12134): Parameter "sld_sim_n_scan" = "41"
    Info (12134): Parameter "sld_sim_total_length" = "312"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|vjtag:vjtag|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "buffer" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out"
Info (12128): Elaborating entity "dcfifo" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_muj1.tdf
    Info (12023): Found entity 1: dcfifo_muj1
Info (12128): Elaborating entity "dcfifo_muj1" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_e86.tdf
    Info (12023): Found entity 1: a_graycounter_e86
Info (12128): Elaborating entity "a_graycounter_e86" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_e86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5fc.tdf
    Info (12023): Found entity 1: a_graycounter_5fc
Info (12128): Elaborating entity "a_graycounter_5fc" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_5fc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf
    Info (12023): Found entity 1: a_graycounter_4fc
Info (12128): Elaborating entity "a_graycounter_4fc" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|a_graycounter_4fc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5m61.tdf
    Info (12023): Found entity 1: altsyncram_5m61
Info (12128): Elaborating entity "altsyncram_5m61" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|altsyncram_5m61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hcb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hcb
Info (12128): Elaborating entity "alt_synch_pipe_hcb" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lc8
Info (12128): Elaborating entity "alt_synch_pipe_lc8" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf
    Info (12023): Found entity 1: cmpr_r16
Info (12128): Elaborating entity "cmpr_r16" for hierarchy "VirtualToplevel:myVirtualToplevel|usb_jtag_uart:usb_jtag|jtag_uart:usb_uart|buffer:out|dcfifo:dcfifo_component|dcfifo_muj1:auto_generated|cmpr_r16:rdempty_eq_comp"
Info (12128): Elaborating entity "gpio" for hierarchy "VirtualToplevel:myVirtualToplevel|gpio:zpu_io"
Warning (10492): VHDL Process Statement warning at gpio.vhd(49): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "simple_uart" for hierarchy "VirtualToplevel:myVirtualToplevel|simple_uart:myuart"
Info (12128): Elaborating entity "spi_interface" for hierarchy "VirtualToplevel:myVirtualToplevel|spi_interface:spi"
Info (12128): Elaborating entity "DMACache" for hierarchy "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache"
Warning (10492): VHDL Process Statement warning at DMACache.vhd(119): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DMACache.vhd(119): signal "activechannel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DMACache.vhd(120): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DMACache.vhd(121): signal "cache_wraddr_lsb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FIFO_Counter" for hierarchy "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter"
Info (12128): Elaborating entity "DMACacheRAM" for hierarchy "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM"
Warning (10492): VHDL Process Statement warning at DMACacheRAM.vhd(41): signal "rdaddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sdram_cached" for hierarchy "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram"
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(84): object "cas_sd_cs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(85): object "cas_sd_ras" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(86): object "cas_sd_cas" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(87): object "cas_sd_we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(107): object "sdram_slot1_readwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(109): object "sdram_slot2_readwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(119): object "slot1_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(120): object "slot2_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram_cached.vhd(149): object "longword" assigned a value but never read
Warning (10492): VHDL Process Statement warning at sdram_cached.vhd(193): signal "port1_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_cached.vhd(193): signal "writecache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_cached.vhd(193): signal "readcache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_cached.vhd(197): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram_cached.vhd(369): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "TwoWayCache" for hierarchy "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc"
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(250): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(446): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(463): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(480): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "data_to_sdram" at TwoWayCache.v(47) has no driver
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram"
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram"
Info (12128): Elaborating entity "vga_controller" for hierarchy "VirtualToplevel:myVirtualToplevel|vga_controller:myvga"
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(80): object "vga_newframe" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "spr0channel_fromhost.reqlen" at vga_controller.vhd(38)
Info (12128): Elaborating entity "video_vga_master" for hierarchy "VirtualToplevel:myVirtualToplevel|vga_controller:myvga|video_vga_master:myVgaMaster"
Info (12128): Elaborating entity "sound_wrapper" for hierarchy "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio"
Warning (10541): VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal "reg_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "risingedge_divider" for hierarchy "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|risingedge_divider:myclkdiv"
Warning (10492): VHDL Process Statement warning at risingedge_divider.vhd(27): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sound_controller" for hierarchy "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0"
Warning (10541): VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal "audio_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "timer_controller" for hierarchy "VirtualToplevel:myVirtualToplevel|timer_controller:mytimer"
Warning (10492): VHDL Process Statement warning at timer_controller.vhd(41): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "VirtualToplevel:myVirtualToplevel|interrupt_controller:intcontroller"
Info (12128): Elaborating entity "zpu_core_flex" for hierarchy "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu"
Warning (10036): Verilog HDL or VHDL warning at zpu_core_flex.vhd(131): object "begin_inst" assigned a value but never read
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(318): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(320): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(322): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(324): signal "cachedprogramword" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(429): signal "comparison_sub_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(435): signal "shift_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at zpu_core_flex.vhd(444): signal "memBRead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at zpu_core_flex.vhd(423): inferring latch(es) for signal or variable "pc", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "to_rom.memAAddr[15..14]" at zpu_core_flex.vhd(99)
Warning (10873): Using initial value X (don't care) for net "to_rom.memBAddr[15..14]" at zpu_core_flex.vhd(99)
Info (12128): Elaborating entity "video_vga_dither" for hierarchy "video_vga_dither:\dither1:mydither"
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:\sound1:myaudio"
Info (12128): Elaborating entity "audio_shifter" for hierarchy "audio_top:\sound1:myaudio|audio_shifter:audio_shifter"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "audio_top:\sound1:myaudio|I2C_AV_Config:audio_config"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio_top:\sound1:myaudio|I2C_AV_Config:audio_config|I2C_Controller:u0"
Warning (276020): Inferred RAM node "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:myVirtualToplevel|prog_mem:myrom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/zpu_mcu.ram0_prog_mem_5590c162_0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram_high|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel0|Mult0"
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|prog_mem:myrom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/zpu_mcu.ram0_prog_mem_5590c162_0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qhr1.tdf
    Info (12023): Found entity 1: altsyncram_qhr1
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kim1.tdf
    Info (12023): Found entity 1: altsyncram_kim1
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|sdram_cached:mysdram|TwoWayCache:\GENCACHE:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qnm1.tdf
    Info (12023): Found entity 1: altsyncram_qnm1
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqd1.tdf
    Info (12023): Found entity 1: altsyncram_tqd1
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "VirtualToplevel:myVirtualToplevel|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jus.tdf
    Info (12023): Found entity 1: mult_jus
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "VirtualToplevel:myVirtualToplevel|zpu_core_flex:zpu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SDAT" to the node "I2C_SDAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO_1[18]" to the node "GPIO_1[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO_1[19]" to the node "GPIO_1[19]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "GPIO_0[0]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "AUD_ADCLRCK" is stuck at GND
Info (17049): 207 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file /home/balibrea/Documentos/imp_6_fixing/output_files/zpu_mcu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[0]"
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "UART_RXD"
Info (21057): Implemented 5274 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 142 output pins
    Info (21060): Implemented 116 bidirectional pins
    Info (21061): Implemented 4857 logic cells
    Info (21064): Implemented 118 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 240 warnings
    Info: Peak virtual memory: 423 megabytes
    Info: Processing ended: Tue Mar 12 23:06:46 2019
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/balibrea/Documentos/imp_6_fixing/output_files/zpu_mcu.map.smsg.


