---
title: Internet Processor II
permalink: /Internet_Processor_II/
---

[thumb|right|Internet Processor II ASIC](/Image:IP2_Angle.jpg "wikilink")

[Category:Hardware](/Category:Hardware "wikilink") [Category:ASICs](/Category:ASICs "wikilink") [Category:Stub](/Category:Stub "wikilink")

The IP2 is internally known as the Cf chip and implements a lot of new features including but not limited to firewall filtering, rate-limiting, microflow-based loadbalancing (oddly enough configured as per-packet) and CoS.