{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701871343471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701871343471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 19:32:23 2023 " "Processing started: Wed Dec 06 19:32:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701871343471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871343471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_design -c Processor_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_design -c Processor_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871343471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701871343791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701871343791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Verilog_and_SystemVerilog/RegisterFile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Verilog_and_SystemVerilog/DataMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.sv" "" { Text "C:/Verilog_and_SystemVerilog/SignExtender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Verilog_and_SystemVerilog/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_32bit " "Found entity 1: Mux2to1_32bit" {  } { { "Mux2to1_32bit.sv" "" { Text "C:/Verilog_and_SystemVerilog/Mux2to1_32bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshiftby2.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshiftby2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShiftBy2 " "Found entity 1: LeftShiftBy2" {  } { { "LeftShiftBy2.sv" "" { Text "C:/Verilog_and_SystemVerilog/LeftShiftBy2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Verilog_and_SystemVerilog/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Verilog_and_SystemVerilog/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetableff.sv 1 1 " "Found 1 design units, including 1 entities, in source file resetableff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ResetableFF " "Found entity 1: ResetableFF" {  } { { "ResetableFF.sv" "" { Text "C:/Verilog_and_SystemVerilog/ResetableFF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Verilog_and_SystemVerilog/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.sv" "" { Text "C:/Verilog_and_SystemVerilog/MIPS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Verilog_and_SystemVerilog/Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Verilog_and_SystemVerilog/MainDecoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349874 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath.sv(81) " "Verilog HDL warning at Datapath.sv(81): extended using \"x\" or \"z\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701871349875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insructionmemory2.sv 1 1 " "Found 1 design units, including 1 entities, in source file insructionmemory2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InsructionMemory2 " "Found entity 1: InsructionMemory2" {  } { { "InsructionMemory2.sv" "" { Text "C:/Verilog_and_SystemVerilog/InsructionMemory2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmips.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopMIPS " "Found entity 1: TopMIPS" {  } { { "TopMIPS.sv" "" { Text "C:/Verilog_and_SystemVerilog/TopMIPS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipstestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mipstestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPStestbench " "Found entity 1: MIPStestbench" {  } { { "MIPStestbench.sv" "" { Text "C:/Verilog_and_SystemVerilog/MIPStestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extnext.sv 1 1 " "Found 1 design units, including 1 entities, in source file extnext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtNext " "Found entity 1: ExtNext" {  } { { "ExtNext.sv" "" { Text "C:/Verilog_and_SystemVerilog/ExtNext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extnext_temp.sv 1 1 " "Found 1 design units, including 1 entities, in source file extnext_temp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtNext_Temp " "Found entity 1: ExtNext_Temp" {  } { { "ExtNext_Temp.sv" "" { Text "C:/Verilog_and_SystemVerilog/ExtNext_Temp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Verilog_and_SystemVerilog/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andiestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file andiestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Andiestbench " "Found entity 1: Andiestbench" {  } { { "Andiestbench.sv" "" { Text "C:/Verilog_and_SystemVerilog/Andiestbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchlhlb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchlhlb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchLhlb " "Found entity 1: TestbenchLhlb" {  } { { "TestbenchLhlb.sv" "" { Text "C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchjal.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchjal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchJal " "Found entity 1: TestbenchJal" {  } { { "TestbenchJal.sv" "" { Text "C:/Verilog_and_SystemVerilog/TestbenchJal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file imemtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMemTop " "Found entity 1: IMemTop" {  } { { "IMemTop.sv" "" { Text "C:/Verilog_and_SystemVerilog/IMemTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file slowclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SlowClock " "Found entity 1: SlowClock" {  } { { "SlowClock.sv" "" { Text "C:/Verilog_and_SystemVerilog/SlowClock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mips_io.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mips_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_MIPS_IO " "Found entity 1: Top_MIPS_IO" {  } { { "Top_MIPS_IO.sv" "" { Text "C:/Verilog_and_SystemVerilog/Top_MIPS_IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentfinal.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentfinal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentFinal " "Found entity 1: SevenSegmentFinal" {  } { { "SevenSegmentFinal.sv" "" { Text "C:/Verilog_and_SystemVerilog/SevenSegmentFinal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mips_io_extended.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mips_io_extended.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_MIPS_IO_Extended " "Found entity 1: Top_MIPS_IO_Extended" {  } { { "Top_MIPS_IO_Extended.sv" "" { Text "C:/Verilog_and_SystemVerilog/Top_MIPS_IO_Extended.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701871349888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871349888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lbu MIPS.sv(21) " "Verilog HDL Implicit Net warning at MIPS.sv(21): created implicit net for \"lbu\"" {  } { { "MIPS.sv" "" { Text "C:/Verilog_and_SystemVerilog/MIPS.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701871349910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetableFF ResetableFF:pcreg " "Elaborating entity \"ResetableFF\" for hierarchy \"ResetableFF:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:pcadd1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:pcadd1\"" {  } { { "Datapath.sv" "pcadd1" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShiftBy2 LeftShiftBy2:immsh " "Elaborating entity \"LeftShiftBy2\" for hierarchy \"LeftShiftBy2:immsh\"" {  } { { "Datapath.sv" "immsh" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se2 " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se2\"" {  } { { "Datapath.sv" "se2" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:halfmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:halfmux\"" {  } { { "Datapath.sv" "halfmux" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se3 " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se3\"" {  } { { "Datapath.sv" "se3" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf\"" {  } { { "Datapath.sv" "rf" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:wrmux\"" {  } { { "Datapath.sv" "wrmux" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:resmux " "Elaborating entity \"mux4\" for hierarchy \"mux4:resmux\"" {  } { { "Datapath.sv" "resmux" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtNext ExtNext:ex " "Elaborating entity \"ExtNext\" for hierarchy \"ExtNext:ex\"" {  } { { "Datapath.sv" "ex" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Datapath.sv" "alu" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871349950 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:rf\|rf " "RAM logic \"RegisterFile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.sv" "rf" { Text "C:/Verilog_and_SystemVerilog/RegisterFile.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701871350159 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701871350159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701871352354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_and_SystemVerilog/output_files/Processor_design.map.smsg " "Generated suppressed messages file C:/Verilog_and_SystemVerilog/output_files/Processor_design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871354959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701871355074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701871355074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ne " "No output dependent on input pin \"ne\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|ne"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "Datapath.sv" "" { Text "C:/Verilog_and_SystemVerilog/Datapath.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701871355213 "|Datapath|instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701871355213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3875 " "Implemented 3875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701871355213 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701871355213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3695 " "Implemented 3695 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701871355213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701871355213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701871355227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 19:32:35 2023 " "Processing ended: Wed Dec 06 19:32:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701871355227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701871355227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701871355227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701871355227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701871366288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701871366289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 19:32:46 2023 " "Processing started: Wed Dec 06 19:32:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701871366289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701871366289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Processor_design -c Processor_design --netlist_type=sgate " "Command: quartus_npp Processor_design -c Processor_design --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701871366289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701871366452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701871366494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 19:32:46 2023 " "Processing ended: Wed Dec 06 19:32:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701871366494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701871366494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701871366494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701871366494 ""}
