Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Thu Feb 09 13:25:10 2017
| Host         : DAQ-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   231 |
| Minimum Number of register sites lost to control set restrictions |   624 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1117 |          360 |
| No           | No                    | Yes                    |              82 |           21 |
| No           | Yes                   | No                     |             619 |          211 |
| Yes          | No                    | No                     |             526 |          181 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |            2066 |          543 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                  |                                               Enable Signal                                              |                                                 Set/Reset Signal                                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[12]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[3]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[13]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[11]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[10]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[0]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/INT_CRC_MODE                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/O2                                             |                1 |              1 |
|  infra/clocks/clko_ipb                                                          |                                                                                                          | infra/ipbus/trans/iface/n_0_FSM_onehot_state_reg[5]                                                             |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/CE                                      |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/O9                                                      | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/O1                                                         |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF5                          |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/status_buffer/next_pkt_id_int0                                                        | infra/ipbus/udp_if/status_buffer/n_0_header[29]_i_1                                                             |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_1                                       |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF5                                 |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/CE                               |                                                                                                                 |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[1]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[9]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[8]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[7]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[6]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/n_0_async_rst4_reg                                         |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[5]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[14]_i_2                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_FRAME_COUNT[4]_i_1                                        |                1 |              1 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/async_rst4                                                 |                1 |              1 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF4                          |                                                                                                                 |                1 |              2 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/n_0_MGT_RESET.RESET_INT_PIPE_i_1                |                1 |              2 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF4                                 |                                                                                                                 |                1 |              2 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/O2                                             |                2 |              3 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[14]__4_i_1                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              3 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/RARP_block/n_0_address[5]_i_1                                                                |                2 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_ram_selector/write_i_reg0                                                          | infra/clocks/rsto_125                                                                                           |                2 |              4 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/status/n_0_status_request_i_1                                                                |                2 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_ram_selector/send_i_reg0                                                           | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SYNCHRONISATION/n_0_FSM_sequential_STATE[3]_i_1 |                2 |              4 |
|  infra/clocks/clko_ipb                                                          | infra/clocks/rctr0                                                                                       |                                                                                                                 |                1 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_int_data_int[7]_i_2                                                       | infra/ipbus/udp_if/tx_main/n_0_int_data_int[7]_i_1                                                              |                1 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_int_data_int[7]_i_2                                                       |                                                                                                                 |                2 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/RARP_block/n_0_req_end[5]_i_2                                                         | infra/ipbus/udp_if/RARP_block/n_0_req_end[5]_i_1                                                                |                1 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_ram_selector/send_i_reg0                                                           | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_ram_selector/write_i_reg0                                                          | infra/clocks/rsto_125                                                                                           |                1 |              4 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/E[0]                   | infra/clocks/rsto_eth                                                                                           |                3 |              4 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/E[0]                 | infra/clocks/rsto_eth                                                                                           |                2 |              4 |
|  infra/eth/n_0_bufr_62_5                                                        |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SYNCHRONISATION/encommaalign                    |                1 |              5 |
|  infra/eth/n_0_bufr_62_5                                                        |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SS[0]                                           |                1 |              5 |
|  infra/eth/n_0_bufr_62_5                                                        |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SR[0]                                           |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CRC100_EN                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CE_REG5_OUT                                                          |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/CE_REG1_OUT8_out                            | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CE_REG5_OUT                                                          |                2 |              5 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/REG5_OUT                                                             |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ping/set_addr                                                                         |                                                                                                                 |                1 |              5 |
|  infra/eth/clk125_fr                                                            | infra/clocks/n_0_rsto_eth_i_1                                                                            |                                                                                                                 |                2 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/p_1_out                                         |                2 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/status/set_addr                                                                       |                                                                                                                 |                2 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/counting_reg__0                                                               | infra/ipbus/udp_if/tx_main/n_0_counter[4]_i_1                                                                   |                3 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/set_addr                                                                      |                                                                                                                 |                2 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/rx_ram_mux/n_0_addra[10]_i_1                                                                 |                1 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET                                  |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[12]_i_2                                               | infra/ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[12]_i_1                                                      |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ip_len_int[12]_i_1                                                        |                                                                                                                 |                2 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/p_0_out                                         |                2 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/int_tx_rst_asynch                                          |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ip_len_int[4]_i_1                                                         |                                                                                                                 |                2 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/int_rx_rst_asynch                                          |                1 |              5 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/REG5_OUT                                                             |                2 |              5 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ARP/set_addr                                                                          |                                                                                                                 |                1 |              5 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                       |                4 |              6 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[22]__0_i_1                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              6 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/n_0_counter[5]_i_2              | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/I5[0]                                                                |                2 |              6 |
|  infra/eth/clk125_fr                                                            |                                                                                                          |                                                                                                                 |                5 |              6 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_payload_len[5]__0_i_1                                                     | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |              6 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/pkt_mask1                                                            | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                1 |              6 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/RARP_block/tick                                                                       | infra/ipbus/udp_if/RARP_block/n_0_req_end[5]_i_2                                                                |                2 |              6 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_2                                   | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_IFG_COUNT[7]_i_1                                          |                3 |              6 |
|  infra/eth/decoupled_clk                                                        |                                                                                                          | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                       |                1 |              6 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/SR[0]                                           |                1 |              6 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/status_buffer/n_0_history[7]_i_1                                                      |                                                                                                                 |                4 |              7 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/n_0_FSM_onehot_state[7]_i_1                                                      | infra/clocks/rsto_ipb_ctrl                                                                                      |                2 |              7 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_time_cnt[6]_i_2             | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                       |                3 |              7 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_init_wait_count[6]_i_1           | infra/clocks/rsto_eth                                                                                           |                2 |              7 |
|  infra/eth/clk125_out                                                           | infra/stretch/n_0_lgen[0].scnt[6]_i_2                                                                    | infra/stretch/n_0_lgen[0].scnt[6]_i_1                                                                           |                2 |              7 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_init_wait_count[6]_i_1__0        | infra/clocks/rsto_eth                                                                                           |                2 |              7 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_2__0          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_1__0                 |                3 |              7 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_payload_len[15]_i_1                                                       | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_payload_len[7]_i_1                                                        | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ping/load_buf_int                                                                     | infra/ipbus/udp_if/ping/shift_buf1                                                                              |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ping/n_0_buf_to_load_int[15]_i_1                                                      | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ping/n_0_buf_to_load_int[7]_i_1                                                       | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/Q                                |                                                                                                                 |                2 |              8 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/n_0_words_todo[7]_i_1                                                               |                                                                                                                 |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_byte_sum/n_0_int_data_buf[7]_i_1                                                   |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_msk_data[6]_i_1                                                  | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[7]_i_1                                                         |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF3                                 |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/n_0_FF2                                 |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ip_cksum_int[15]_i_1                                                      |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/Q                                       |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/CRC1/n_0_X36_1I263_i_1                  |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/E[0]                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                1 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_DATA_REG[2][7]_i_1                                        |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/CRC1/n_0_X36_1I263_i_1__0        |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tdata0                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/O1                                                         |                5 |              8 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/ipb_out[ipb_strobe]                                                                 | infra/ipbus/trans/sm/timer0                                                                                     |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[7]_i_2                                                | infra/ipbus/udp_if/tx_main/n_0_udpram_end_addr_int[7]_i_1                                                       |                2 |              8 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/words_done0                                                                         | infra/ipbus/trans/sm/tx_hdr                                                                                     |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_udp_len_int[7]_i_1                                                        |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ip_cksum_int[7]_i_1                                                       |                                                                                                                 |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/n_0_tx_data[7]_i_1                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                1 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_udp_len_int[15]_i_1                                                       |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_special_int[7]_i_2                                                        | infra/ipbus/udp_if/tx_main/n_0_special_int[7]_i_1                                                               |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_pay_len[9]_i_1                                                            |                                                                                                                 |                4 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_mac_tx_data_int[7]_i_2                                                    | infra/ipbus/udp_if/tx_main/n_0_mac_tx_data_int[7]_i_1                                                           |                4 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ipbus_hdr_int[7]_i_1                                                      | infra/clocks/rsto_125                                                                                           |                3 |              8 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/payload/n_0_payload_data_sig[7]_i_1                                                          |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[31]__0_i_1                                              | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[7]__1_i_1                                                      |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ipbus_hdr_int[23]_i_1                                                     | infra/clocks/rsto_125                                                                                           |                1 |              8 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/status/status_we0                                                                            |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/load_buf_int                                                                  | infra/ipbus/udp_if/payload/n_0_shift_buf[7]_i_1                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF3                          |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/n_0_FF2                          |                                                                                                                 |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_buf_to_load_int[15]_i_1                                                   | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_buf_to_load_int[7]_i_1                                                    | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_int_data_int[7]_i_2                                                       | infra/ipbus/udp_if/payload/n_0_int_data_int[7]_i_1                                                              |                4 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_payload_len[13]__0_i_1                                                    | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |              8 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_ipbus_hdr_int[15]_i_1                                                     | infra/clocks/rsto_125                                                                                           |                2 |              8 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      | infra/ipbus/udp_if/rx_byte_sum/n_0_hi_byte_int[8]_i_1                                                           |                2 |              9 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/waddr03_out                                                                      | infra/ipbus/trans/iface/n_0_waddr[0]_i_1                                                                        |                3 |              9 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_msk_mask[9]_i_1                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              9 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/raddr0                                                                           | infra/ipbus/trans/iface/dinit                                                                                   |                3 |              9 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                              | infra/ipbus/udp_if/tx_byte_sum/n_0_hi_byte_int[8]_i_1                                                           |                2 |              9 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/IPADDR/n_0_My_IP_addr[31]_i_1                                                                |                3 |              9 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_unreliable_data[28]_i_1                                          | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                2 |              9 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/rx_ram_mux/n_0_rxram_end_addr[12]_i_1                                                        |                2 |              9 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/byteswap_int9_out                                                             | infra/clocks/rsto_125                                                                                           |                3 |              9 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS_REG0                |                4 |             10 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]              |                3 |             10 |
|  infra/clocks/clko_ipb                                                          | slaves/slave5/n_0_ptr[9]_i_1                                                                             | infra/clocks/rsto_ipb                                                                                           |                4 |             10 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_mmcm_lock_count[9]_i_2           | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]              |                2 |             10 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[46]__2_i_1                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |             11 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_reliable_data[23]_i_1                                            | infra/ipbus/udp_if/rx_packet_parser/n_0_reliable_data[11]_i_1                                                   |                3 |             11 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                              | infra/ipbus/udp_if/tx_byte_sum/n_0_hi_byte_int[7]__0_i_1                                                        |                3 |             11 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      | infra/ipbus/udp_if/rx_byte_sum/n_0_hi_byte_int[7]__0_i_1                                                        |                3 |             11 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/E[0]                                                    | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/I13[0]                                                     |                3 |             11 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/O4                                                             |                3 |             11 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/n_0_addr_int[10]__0_i_1                                                       |                                                                                                                 |                3 |             11 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ARP/n_0_buf_to_load_int[47]_i_2                                                       | infra/ipbus/udp_if/ARP/n_0_buf_to_load_int[35]_i_1                                                              |                2 |             12 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg30                                          | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                       |                3 |             12 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg2[0]_i_1                                | infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/n_0_counter_stg1[5]_i_1                                       |                3 |             12 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_rxram_end_addr_int[12]_i_1                                                | infra/clocks/rsto_125                                                                                           |                3 |             13 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                |                                                                                                                 |                5 |             13 |
|  infra/eth/n_0_bufr_62_5                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0      | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_1__0             |                4 |             13 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/n_0_end_addr_int[12]_i_1                                                      |                                                                                                                 |                5 |             13 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/internal_ram_shim/n_0_end_address_buf[0][12]_i_1                                      | infra/clocks/rsto_125                                                                                           |                2 |             13 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/internal_ram_shim/n_0_end_address_buf[1][12]_i_1                                      | infra/clocks/rsto_125                                                                                           |                2 |             13 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ping/n_0_end_addr_i[12]_i_2                                                           | infra/ipbus/udp_if/ping/n_0_end_addr_i[12]_i_1                                                                  |                3 |             13 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/internal_ram_shim/p_0_in                                                                     |                3 |             13 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/n_0_addr[13]_i_1                                                                    |                                                                                                                 |                5 |             14 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                7 |             14 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/CONFIG_SELECT.CRCGEN2/O2                                             |                6 |             15 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/FRAME_DECODER/n_0_STATISTICS_LENGTH[13]_i_1                   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/O4                                                             |                4 |             15 |
|  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C |                                                                                                          |                                                                                                                 |                5 |             15 |
|  infra/eth/decoupled_clk                                                        |                                                                                                          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/sync_block_gtrxreset/data_out                                |                6 |             15 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/RARP_block/n_0_x[13]_i_1                                                              | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/wctr0                                                                            | infra/ipbus/trans/iface/n_0_FSM_onehot_state_reg[5]                                                             |                4 |             16 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/rctr01_out                                                                       | infra/ipbus/trans/iface/rctr0                                                                                   |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/status_buffer/next_pkt_id_int0                                                        | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[9][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/clocks/clko_ipb                                                          |                                                                                                          | infra/clocks/rsto_ipb_ctrl                                                                                      |                6 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_reliable_data[23]_i_1                                            | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[126]__0_i_1                                             |                                                                                                                 |                6 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/resend/n_0_resend_pkt_id_int[15]_i_2                                                  | infra/ipbus/udp_if/resend/n_0_resend_pkt_id_int[15]_i_1                                                         |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[12][15]_i_1                                              | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[0][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[10][15]_i_1                                              | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[11][15]_i_1                                              | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[14][15]_i_1                                              | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[13][15]_i_1                                              | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[1][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[2][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                6 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[3][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[4][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                4 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[5][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[6][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[7][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                3 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[8][15]_i_1                                               | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_transactor/n_0_pkt_id_buf[15][15]_i_1                                              | infra/clocks/rsto_125                                                                                           |                2 |             16 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/O17                                      | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                4 |             16 |
|  infra/eth/decoupled_clk                                                        |                                                                                                          | infra/clocks/rsto_eth                                                                                           |               10 |             17 |
|  infra/eth/n_0_bufr_62_5                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2         | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_1                |                5 |             17 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/ARP/n_0_buf_to_load_int[47]_i_2                                                       | infra/ipbus/udp_if/ARP/n_0_buf_to_load_int[47]_i_1                                                              |                3 |             19 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0       | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                              |                5 |             19 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_counter[0]_i_1          | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_reset_time_out_reg                      |                5 |             19 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/stretch/clkdiv/clear                                                                                      |                5 |             20 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_reset_i/O1                                                         |                7 |             21 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_reliable_data[23]_i_1                                            |                                                                                                                 |                5 |             22 |
|  infra/eth/clk125_out                                                           | infra/eth/phy/U0/transceiver_inst/n_0_toggle_i_1                                                         | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SS[0]                                           |                5 |             22 |
|  infra/eth/decoupled_clk                                                        | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_1 | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_count_reset                      |                6 |             23 |
|  infra/eth/clk125_out                                                           | infra/eth/phy/U0/transceiver_inst/toggle                                                                 | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SR[0]                                           |                4 |             24 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/RARP_block/n_0_counter_int[23]_i_1                                                           |                9 |             25 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               15 |             27 |
|  infra/eth/clk125_fr                                                            |                                                                                                          | infra/clocks/clkdiv/clear                                                                                       |                7 |             28 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/tx_hdr                                                                              |                                                                                                                 |               12 |             29 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SS[0]                                           |               11 |             31 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      |                                                                                                                 |               10 |             31 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/rmw_write                                                                           |                                                                                                                 |               14 |             32 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/hlen0                                                                            |                                                                                                                 |               11 |             32 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/n_0_rmw_result[31]_i_1                                                              |                                                                                                                 |               14 |             32 |
|  infra/clocks/clko_ipb                                                          | slaves/slave0/p_0_out                                                                                    | infra/clocks/rsto_ipb                                                                                           |               12 |             32 |
|  infra/clocks/clko_ipb                                                          | slaves/slave1/n_0_reg[0][31]_i_1                                                                         | infra/clocks/rsto_ipb                                                                                           |               13 |             32 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_axi_intf.tx_axi_shim/tx_ce_sample                                | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/n_0_PREAMBLE_PIPE_reg[2]                                      |               11 |             32 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/n_0_ENABLE_REG_reg                                            | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SR[0]                                                          |                9 |             32 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/iface/rxf0                                                                             |                                                                                                                 |               13 |             32 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/payload/ipbus_hdr_int0                                                                | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               11 |             32 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/IPADDR/n_0_IP_addr_rx_int[31]_i_2                                                     | infra/ipbus/udp_if/IPADDR/n_0_IP_addr_rx_int[31]_i_1                                                            |                6 |             32 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                 | infra/clocks/rsto_125                                                                                           |                7 |             32 |
|  infra/clocks/clko_ipb                                                          | infra/ipbus/trans/sm/ack                                                                                 |                                                                                                                 |               13 |             32 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/phy/U0/gig_eth_pcs_pma_basex_v15_1_core/gpcs_pma_inst/SR[0]                                           |               12 |             35 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_msk_data[6]_i_1                                                  |                                                                                                                 |               10 |             38 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[31]__0_i_1                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               10 |             39 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[31]__0_i_1                                              |                                                                                                                 |                9 |             40 |
|  infra/clocks/clko_ipb                                                          |                                                                                                          |                                                                                                                 |               20 |             41 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data[126]__0_i_1                                             | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |                8 |             46 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_rx_reset_i/O1                                                         |               24 |             68 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/rx_packet_parser/n_0_msk_data[6]_i_1                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               18 |             69 |
|  infra/eth/decoupled_clk                                                        |                                                                                                          |                                                                                                                 |               19 |             80 |
|  infra/eth/n_0_bufr_62_5                                                        |                                                                                                          |                                                                                                                 |               20 |             81 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/status_buffer/n_0_history[7]_i_1                                                      | infra/ipbus/udp_if/status_buffer/n_0_history[127]_i_1                                                           |               22 |            105 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/clocks/rsto_125                                                                                           |               43 |            106 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/tx_main/ipbus_out_valid                                                               | infra/clocks/rsto_125                                                                                           |               32 |            128 |
|  infra/eth/clk125_out                                                           | infra/ipbus/udp_if/status_buffer/n_0_ipbus_in[127]_i_2                                                   | infra/ipbus/udp_if/status_buffer/n_0_ipbus_in[127]_i_1                                                          |               25 |            128 |
|  infra/eth/clk125_out                                                           |                                                                                                          | infra/ipbus/udp_if/RARP_block/data_buffer0_out[62]                                                              |               31 |            155 |
|  infra/eth/clk125_out                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                      | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                      |               45 |            163 |
|  infra/eth/clk125_out                                                           |                                                                                                          |                                                                                                                 |              307 |            947 |
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+----------------+


