

================================================================
== Vivado HLS Report for 'cesarcipher'
================================================================
* Date:           Mon Apr  6 17:03:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cesarcipher
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.649|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    25|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      76|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      45|    -|
|Register         |        -|      -|      73|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      73|     121|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |chave_fu_83_p2      |     +    |      0|  0|  15|           5|           1|
    |i_fu_71_p2          |     +    |      0|  0|  39|          32|           1|
    |icmp_ln11_fu_77_p2  |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln8_fu_60_p2   |   icmp   |      0|  0|  11|           5|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  76|          50|           7|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |chave_0_reg_37  |   9|          2|    5|         10|
    |i_0_reg_49      |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  45|          9|   38|         79|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   4|   0|    4|          0|
    |chave_0_reg_37  |   5|   0|    5|          0|
    |i_0_reg_49      |  32|   0|   32|          0|
    |i_reg_97        |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  73|   0|   73|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  cesarcipher | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  cesarcipher | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  cesarcipher | return value |
|ap_done           | out |    1| ap_ctrl_hs |  cesarcipher | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  cesarcipher | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  cesarcipher | return value |
|palavra_address0  | out |    5|  ap_memory |    palavra   |     array    |
|palavra_ce0       | out |    1|  ap_memory |    palavra   |     array    |
|palavra_q0        |  in |    8|  ap_memory |    palavra   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %palavra) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @cesarcipher_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.06ns)   --->   "br label %1" [cesarcipher.c:8]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.11>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%chave_0 = phi i5 [ 1, %0 ], [ %chave, %2 ]"   --->   Operation 8 'phi' 'chave_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.11ns)   --->   "%icmp_ln8 = icmp eq i5 %chave_0, -6" [cesarcipher.c:8]   --->   Operation 9 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %.preheader.preheader" [cesarcipher.c:8]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.06ns)   --->   "br label %.preheader" [cesarcipher.c:11]   --->   Operation 12 'br' <Predicate = (!icmp_ln8)> <Delay = 1.06>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [cesarcipher.c:34]   --->   Operation 13 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %.preheader ], [ 0, %.preheader.preheader ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i32 %i_0 to i64" [cesarcipher.c:11]   --->   Operation 15 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%palavra_addr = getelementptr [30 x i8]* %palavra, i64 0, i64 %sext_ln11" [cesarcipher.c:11]   --->   Operation 16 'getelementptr' 'palavra_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (1.42ns)   --->   "%palavra_load = load i8* %palavra_addr, align 1" [cesarcipher.c:11]   --->   Operation 17 'load' 'palavra_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 18 [1/1] (1.78ns)   --->   "%i = add nsw i32 %i_0, 1" [cesarcipher.c:22]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.64>
ST_4 : Operation 19 [1/2] (1.42ns)   --->   "%palavra_load = load i8* %palavra_addr, align 1" [cesarcipher.c:11]   --->   Operation 19 'load' 'palavra_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 20 [1/1] (1.22ns)   --->   "%icmp_ln11 = icmp eq i8 %palavra_load, 0" [cesarcipher.c:11]   --->   Operation 20 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %2, label %.preheader" [cesarcipher.c:11]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (1.33ns)   --->   "%chave = add i5 %chave_0, 1" [cesarcipher.c:31]   --->   Operation 22 'add' 'chave' <Predicate = (icmp_ln11)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [cesarcipher.c:32]   --->   Operation 23 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ palavra]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln8            (br               ) [ 01111]
chave_0           (phi              ) [ 00111]
icmp_ln8          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln8            (br               ) [ 00000]
br_ln11           (br               ) [ 00111]
ret_ln34          (ret              ) [ 00000]
i_0               (phi              ) [ 00010]
sext_ln11         (sext             ) [ 00000]
palavra_addr      (getelementptr    ) [ 00001]
i                 (add              ) [ 00111]
palavra_load      (load             ) [ 00000]
icmp_ln11         (icmp             ) [ 00111]
br_ln11           (br               ) [ 00111]
chave             (add              ) [ 01111]
br_ln32           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="palavra">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="palavra"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cesarcipher_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="palavra_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="32" slack="0"/>
<pin id="28" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="palavra_addr/3 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="5" slack="0"/>
<pin id="33" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="34" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="35" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="palavra_load/3 "/>
</bind>
</comp>

<comp id="37" class="1005" name="chave_0_reg_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="1"/>
<pin id="39" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="chave_0 (phireg) "/>
</bind>
</comp>

<comp id="41" class="1004" name="chave_0_phi_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="1" slack="1"/>
<pin id="43" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="5" slack="1"/>
<pin id="45" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chave_0/2 "/>
</bind>
</comp>

<comp id="49" class="1005" name="i_0_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="1"/>
<pin id="51" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="i_0_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="1" slack="1"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln8_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln11_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln11_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="chave_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="2"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chave/4 "/>
</bind>
</comp>

<comp id="92" class="1005" name="palavra_addr_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="1"/>
<pin id="94" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="palavra_addr "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="105" class="1005" name="chave_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="chave "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="18" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="47"><net_src comp="37" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="48"><net_src comp="41" pin="4"/><net_sink comp="37" pin=0"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="64"><net_src comp="41" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="53" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="75"><net_src comp="53" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="31" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="37" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="24" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="100"><net_src comp="71" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="108"><net_src comp="83" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="41" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cesarcipher : palavra | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		br_ln8 : 2
	State 3
		sext_ln11 : 1
		palavra_addr : 2
		palavra_load : 3
		i : 1
	State 4
		icmp_ln11 : 1
		br_ln11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |     i_fu_71     |    0    |    39   |
|          |   chave_fu_83   |    0    |    15   |
|----------|-----------------|---------|---------|
|   icmp   |  icmp_ln8_fu_60 |    0    |    11   |
|          | icmp_ln11_fu_77 |    0    |    11   |
|----------|-----------------|---------|---------|
|   sext   | sext_ln11_fu_66 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    76   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   chave_0_reg_37  |    5   |
|   chave_reg_105   |    5   |
|     i_0_reg_49    |   32   |
|      i_reg_97     |   32   |
|palavra_addr_reg_92|    5   |
+-------------------+--------+
|       Total       |   79   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   2  |   5  |   10   ||    9    |
|  chave_0_reg_37  |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  2.122  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   79   |   94   |
+-----------+--------+--------+--------+
