// Seed: 3103828205
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1;
  always begin : LABEL_0
    #1 begin : LABEL_0
      @(posedge 1) id_1 += id_1;
      #id_2 begin : LABEL_0
        id_1 <= 1;
      end
      $display(1, 1);
    end
  end
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    output logic id_4,
    input supply0 id_5
);
  integer id_7;
  module_0 modCall_1 ();
  always @(1 or posedge 1) id_4 <= 1;
  and primCall (id_0, id_1, id_2, id_3, id_5, id_7);
endmodule
