
BTL_HTN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a01c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a48  0800a1c0  0800a1c0  0000b1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac08  0800ac08  0000c1f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac08  0800ac08  0000bc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac10  0800ac10  0000c1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac10  0800ac10  0000bc10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac14  0800ac14  0000bc14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800ac18  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000868  200001f8  0800ae10  0000c1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a60  0800ae10  0000ca60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000140d8  00000000  00000000  0000c228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d69  00000000  00000000  00020300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  00023070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f0a  00000000  00000000  00024380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019fa3  00000000  00000000  0002528a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001766a  00000000  00000000  0003f22d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ebe0  00000000  00000000  00056897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5477  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006580  00000000  00000000  000f54bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000fba3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a1a4 	.word	0x0800a1a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800a1a4 	.word	0x0800a1a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <Dht22_Gpio_Setmode>:
#define DHT22_PINMODE_INPUT 				0
#define DHT22_PINMODE_OUTPUT				1

dht22 Dht22_Instance;

static inline void Dht22_Gpio_Setmode(uint8_t mode) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f52:	f107 030c 	add.w	r3, r7, #12
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	611a      	str	r2, [r3, #16]
	if (mode) {	/* output mode */
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d00e      	beq.n	8000f86 <Dht22_Gpio_Setmode+0x3e>
		GPIO_InitStruct.Pin = DHT22_PIN;
 8000f68:	2304      	movs	r3, #4
 8000f6a:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f74:	2302      	movs	r3, #2
 8000f76:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStruct);
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	480a      	ldr	r0, [pc, #40]	@ (8000fa8 <Dht22_Gpio_Setmode+0x60>)
 8000f80:	f002 fb90 	bl	80036a4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = DHT22_PIN;
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStruct);
	}
}
 8000f84:	e00b      	b.n	8000f9e <Dht22_Gpio_Setmode+0x56>
		GPIO_InitStruct.Pin = DHT22_PIN;
 8000f86:	2304      	movs	r3, #4
 8000f88:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStruct);
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	4619      	mov	r1, r3
 8000f98:	4803      	ldr	r0, [pc, #12]	@ (8000fa8 <Dht22_Gpio_Setmode+0x60>)
 8000f9a:	f002 fb83 	bl	80036a4 <HAL_GPIO_Init>
}
 8000f9e:	bf00      	nop
 8000fa0:	3720      	adds	r7, #32
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40020400 	.word	0x40020400

08000fac <Dht22_Init>:

void Dht22_Init() {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	Dht22_Gpio_Setmode(DHT22_PINMODE_OUTPUT);
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	f7ff ffc9 	bl	8000f48 <Dht22_Gpio_Setmode>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2104      	movs	r1, #4
 8000fba:	4802      	ldr	r0, [pc, #8]	@ (8000fc4 <Dht22_Init+0x18>)
 8000fbc:	f002 fd0e 	bl	80039dc <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40020400 	.word	0x40020400

08000fc8 <Dht22_GetValue>:

void Dht22_GetValue(float *tem, float *hum) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
	uint8_t bytes[5];

	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2104      	movs	r1, #4
 8000fd6:	4864      	ldr	r0, [pc, #400]	@ (8001168 <Dht22_GetValue+0x1a0>)
 8000fd8:	f002 fd00 	bl	80039dc <HAL_GPIO_WritePin>
	delay_us(1000);
 8000fdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fe0:	f000 fea2 	bl	8001d28 <delay_us>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2104      	movs	r1, #4
 8000fe8:	485f      	ldr	r0, [pc, #380]	@ (8001168 <Dht22_GetValue+0x1a0>)
 8000fea:	f002 fcf7 	bl	80039dc <HAL_GPIO_WritePin>
	delay_us(20);
 8000fee:	2014      	movs	r0, #20
 8000ff0:	f000 fe9a 	bl	8001d28 <delay_us>

	Dht22_Gpio_Setmode(DHT22_PINMODE_INPUT);
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	f7ff ffa7 	bl	8000f48 <Dht22_Gpio_Setmode>

	delay_us(120);
 8000ffa:	2078      	movs	r0, #120	@ 0x78
 8000ffc:	f000 fe94 	bl	8001d28 <delay_us>

	for (int j = 0; j < 5; j++) {
 8001000:	2300      	movs	r3, #0
 8001002:	627b      	str	r3, [r7, #36]	@ 0x24
 8001004:	e058      	b.n	80010b8 <Dht22_GetValue+0xf0>
		uint8_t result = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		for (int i = 0; i < 8; i++) {                       /* for each bit in each byte (8 total) */
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
 8001010:	e045      	b.n	800109e <Dht22_GetValue+0xd6>
			uint32_t time_out = HAL_GetTick();				/* wait input become high */ 
 8001012:	f001 fd91 	bl	8002b38 <HAL_GetTick>
 8001016:	6138      	str	r0, [r7, #16]
			while (!HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {
 8001018:	e009      	b.n	800102e <Dht22_GetValue+0x66>
				if (HAL_GetTick() - time_out >= DHT_TIMEOUT) {
 800101a:	f001 fd8d 	bl	8002b38 <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b01      	cmp	r3, #1
 8001026:	d902      	bls.n	800102e <Dht22_GetValue+0x66>
					Dht22_Init();
 8001028:	f7ff ffc0 	bl	8000fac <Dht22_Init>
					return;
 800102c:	e098      	b.n	8001160 <Dht22_GetValue+0x198>
			while (!HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {
 800102e:	2104      	movs	r1, #4
 8001030:	484d      	ldr	r0, [pc, #308]	@ (8001168 <Dht22_GetValue+0x1a0>)
 8001032:	f002 fcbb 	bl	80039ac <HAL_GPIO_ReadPin>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0ee      	beq.n	800101a <Dht22_GetValue+0x52>
				}
			}
			delay_us(30);
 800103c:	201e      	movs	r0, #30
 800103e:	f000 fe73 	bl	8001d28 <delay_us>
			if (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {
 8001042:	2104      	movs	r1, #4
 8001044:	4848      	ldr	r0, [pc, #288]	@ (8001168 <Dht22_GetValue+0x1a0>)
 8001046:	f002 fcb1 	bl	80039ac <HAL_GPIO_ReadPin>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d009      	beq.n	8001064 <Dht22_GetValue+0x9c>
				// result |= (1 << (7-i));
				result = (result << 1) | 0x01;              /* if input still high after 30us -> bit 1 */
 8001050:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	b25b      	sxtb	r3, r3
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	b25b      	sxtb	r3, r3
 800105e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001062:	e004      	b.n	800106e <Dht22_GetValue+0xa6>
            } else {
				// else bit 0
				result = result << 1;
 8001064:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            }
			time_out = HAL_GetTick();
 800106e:	f001 fd63 	bl	8002b38 <HAL_GetTick>
 8001072:	6138      	str	r0, [r7, #16]
			while (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {    /* wait Dht22 to transmit bit 1 complete */
 8001074:	e009      	b.n	800108a <Dht22_GetValue+0xc2>
				if (HAL_GetTick() - time_out >= DHT_TIMEOUT) {
 8001076:	f001 fd5f 	bl	8002b38 <HAL_GetTick>
 800107a:	4602      	mov	r2, r0
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b01      	cmp	r3, #1
 8001082:	d902      	bls.n	800108a <Dht22_GetValue+0xc2>
					Dht22_Init();
 8001084:	f7ff ff92 	bl	8000fac <Dht22_Init>
					return;
 8001088:	e06a      	b.n	8001160 <Dht22_GetValue+0x198>
			while (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) {    /* wait Dht22 to transmit bit 1 complete */
 800108a:	2104      	movs	r1, #4
 800108c:	4836      	ldr	r0, [pc, #216]	@ (8001168 <Dht22_GetValue+0x1a0>)
 800108e:	f002 fc8d 	bl	80039ac <HAL_GPIO_ReadPin>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1ee      	bne.n	8001076 <Dht22_GetValue+0xae>
		for (int i = 0; i < 8; i++) {                       /* for each bit in each byte (8 total) */
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	3301      	adds	r3, #1
 800109c:	61fb      	str	r3, [r7, #28]
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	2b07      	cmp	r3, #7
 80010a2:	ddb6      	ble.n	8001012 <Dht22_GetValue+0x4a>
				}
			}
		}
		bytes[j] = result;
 80010a4:	f107 0208 	add.w	r2, r7, #8
 80010a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010aa:	4413      	add	r3, r2
 80010ac:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80010b0:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < 5; j++) {
 80010b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b4:	3301      	adds	r3, #1
 80010b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80010b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ba:	2b04      	cmp	r3, #4
 80010bc:	dda3      	ble.n	8001006 <Dht22_GetValue+0x3e>
	}

	Dht22_Init();
 80010be:	f7ff ff75 	bl	8000fac <Dht22_Init>

	Dht22_Instance.hum = bytes[0];
 80010c2:	7a3a      	ldrb	r2, [r7, #8]
 80010c4:	4b29      	ldr	r3, [pc, #164]	@ (800116c <Dht22_GetValue+0x1a4>)
 80010c6:	701a      	strb	r2, [r3, #0]
	Dht22_Instance.hum0 = bytes[1];
 80010c8:	7a7a      	ldrb	r2, [r7, #9]
 80010ca:	4b28      	ldr	r3, [pc, #160]	@ (800116c <Dht22_GetValue+0x1a4>)
 80010cc:	705a      	strb	r2, [r3, #1]
	Dht22_Instance.tem = bytes[2];
 80010ce:	7aba      	ldrb	r2, [r7, #10]
 80010d0:	4b26      	ldr	r3, [pc, #152]	@ (800116c <Dht22_GetValue+0x1a4>)
 80010d2:	709a      	strb	r2, [r3, #2]
	Dht22_Instance.tem0 = bytes[3];
 80010d4:	7afa      	ldrb	r2, [r7, #11]
 80010d6:	4b25      	ldr	r3, [pc, #148]	@ (800116c <Dht22_GetValue+0x1a4>)
 80010d8:	70da      	strb	r2, [r3, #3]
	Dht22_Instance.check_sum = bytes[4];
 80010da:	7b3a      	ldrb	r2, [r7, #12]
 80010dc:	4b23      	ldr	r3, [pc, #140]	@ (800116c <Dht22_GetValue+0x1a4>)
 80010de:	711a      	strb	r2, [r3, #4]

	uint16_t check = (uint16_t) bytes[0] + (uint16_t) bytes[1] + (uint16_t) bytes[2] + (uint16_t) bytes[3];
 80010e0:	7a3b      	ldrb	r3, [r7, #8]
 80010e2:	461a      	mov	r2, r3
 80010e4:	7a7b      	ldrb	r3, [r7, #9]
 80010e6:	4413      	add	r3, r2
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	7aba      	ldrb	r2, [r7, #10]
 80010ec:	4413      	add	r3, r2
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	7afa      	ldrb	r2, [r7, #11]
 80010f2:	4413      	add	r3, r2
 80010f4:	837b      	strh	r3, [r7, #26]
	if ((check % 256) != bytes[4]) {
 80010f6:	8b7b      	ldrh	r3, [r7, #26]
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	7b3a      	ldrb	r2, [r7, #12]
 80010fe:	4293      	cmp	r3, r2
 8001100:	d002      	beq.n	8001108 <Dht22_GetValue+0x140>
		Dht22_Init();
 8001102:	f7ff ff53 	bl	8000fac <Dht22_Init>
		return;
 8001106:	e02b      	b.n	8001160 <Dht22_GetValue+0x198>
	}

	uint16_t t = ((uint16_t) Dht22_Instance.tem << 8) | ((uint16_t) Dht22_Instance.tem0);
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <Dht22_GetValue+0x1a4>)
 800110a:	789b      	ldrb	r3, [r3, #2]
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	4b16      	ldr	r3, [pc, #88]	@ (800116c <Dht22_GetValue+0x1a4>)
 8001112:	78db      	ldrb	r3, [r3, #3]
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	833b      	strh	r3, [r7, #24]
	uint16_t h = ((uint16_t) Dht22_Instance.hum << 8) | ((uint16_t) Dht22_Instance.hum0);
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <Dht22_GetValue+0x1a4>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	b21a      	sxth	r2, r3
 8001124:	4b11      	ldr	r3, [pc, #68]	@ (800116c <Dht22_GetValue+0x1a4>)
 8001126:	785b      	ldrb	r3, [r3, #1]
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	b21b      	sxth	r3, r3
 800112e:	82fb      	strh	r3, [r7, #22]

	*tem = (float) t / 10;
 8001130:	8b3b      	ldrh	r3, [r7, #24]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800113a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800113e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	edc3 7a00 	vstr	s15, [r3]
	*hum = (float) h / 10;
 8001148:	8afb      	ldrh	r3, [r7, #22]
 800114a:	ee07 3a90 	vmov	s15, r3
 800114e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001152:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	edc3 7a00 	vstr	s15, [r3]
}
 8001160:	3728      	adds	r7, #40	@ 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020400 	.word	0x40020400
 800116c:	20000214 	.word	0x20000214

08001170 <MQ135_getVoltage>:
#include "Libs_Mq135.h"
#include "stm32f4xx_hal.h"

float Vs = (float) Vin / (Res - 1);

float MQ135_getVoltage(uint32_t ADC_val) {
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	return ADC_val * Vs;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <MQ135_getVoltage+0x2c>)
 8001184:	edd3 7a00 	vldr	s15, [r3]
 8001188:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800118c:	eeb0 0a67 	vmov.f32	s0, s15
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000000 	.word	0x20000000

080011a0 <MQ135_getCorrectionFactor>:

float MQ135_getCorrectionFactor(float tem, float hum) {
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80011aa:	edc7 0a00 	vstr	s1, [r7]
	return (CorrA * pow(tem, 3) + CorrB * pow(tem, 2) - CorrC * tem + CorrD
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff f9d2 	bl	8000558 <__aeabi_f2d>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	ed9f 1b37 	vldr	d1, [pc, #220]	@ 8001298 <MQ135_getCorrectionFactor+0xf8>
 80011bc:	ec43 2b10 	vmov	d0, r2, r3
 80011c0:	f008 f890 	bl	80092e4 <pow>
 80011c4:	ec51 0b10 	vmov	r0, r1, d0
 80011c8:	a337      	add	r3, pc, #220	@ (adr r3, 80012a8 <MQ135_getCorrectionFactor+0x108>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	f7ff fa1b 	bl	8000608 <__aeabi_dmul>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	4614      	mov	r4, r2
 80011d8:	461d      	mov	r5, r3
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff f9bc 	bl	8000558 <__aeabi_f2d>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	ed9f 1b2e 	vldr	d1, [pc, #184]	@ 80012a0 <MQ135_getCorrectionFactor+0x100>
 80011e8:	ec43 2b10 	vmov	d0, r2, r3
 80011ec:	f008 f87a 	bl	80092e4 <pow>
 80011f0:	ec51 0b10 	vmov	r0, r1, d0
 80011f4:	a32e      	add	r3, pc, #184	@ (adr r3, 80012b0 <MQ135_getCorrectionFactor+0x110>)
 80011f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fa:	f7ff fa05 	bl	8000608 <__aeabi_dmul>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	4620      	mov	r0, r4
 8001204:	4629      	mov	r1, r5
 8001206:	f7ff f849 	bl	800029c <__adddf3>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4614      	mov	r4, r2
 8001210:	461d      	mov	r5, r3
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff f9a0 	bl	8000558 <__aeabi_f2d>
 8001218:	a327      	add	r3, pc, #156	@ (adr r3, 80012b8 <MQ135_getCorrectionFactor+0x118>)
 800121a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121e:	f7ff f9f3 	bl	8000608 <__aeabi_dmul>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4620      	mov	r0, r4
 8001228:	4629      	mov	r1, r5
 800122a:	f7ff f835 	bl	8000298 <__aeabi_dsub>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	a322      	add	r3, pc, #136	@ (adr r3, 80012c0 <MQ135_getCorrectionFactor+0x120>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	f7ff f82e 	bl	800029c <__adddf3>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4614      	mov	r4, r2
 8001246:	461d      	mov	r5, r3
			- (CorrE * hum - CorrE * 33));
 8001248:	6838      	ldr	r0, [r7, #0]
 800124a:	f7ff f985 	bl	8000558 <__aeabi_f2d>
 800124e:	a31e      	add	r3, pc, #120	@ (adr r3, 80012c8 <MQ135_getCorrectionFactor+0x128>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff f9d8 	bl	8000608 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	a31b      	add	r3, pc, #108	@ (adr r3, 80012d0 <MQ135_getCorrectionFactor+0x130>)
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	f7ff f817 	bl	8000298 <__aeabi_dsub>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4620      	mov	r0, r4
 8001270:	4629      	mov	r1, r5
 8001272:	f7ff f811 	bl	8000298 <__aeabi_dsub>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fc9b 	bl	8000bb8 <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	ee07 3a90 	vmov	s15, r3
}
 8001288:	eeb0 0a67 	vmov.f32	s0, s15
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bdb0      	pop	{r4, r5, r7, pc}
 8001292:	bf00      	nop
 8001294:	f3af 8000 	nop.w
 8001298:	00000000 	.word	0x00000000
 800129c:	40080000 	.word	0x40080000
 80012a0:	00000000 	.word	0x00000000
 80012a4:	40000000 	.word	0x40000000
 80012a8:	df0c3774 	.word	0xdf0c3774
 80012ac:	bec4b66d 	.word	0xbec4b66d
 80012b0:	35d19cb8 	.word	0x35d19cb8
 80012b4:	3f3f8deb 	.word	0x3f3f8deb
 80012b8:	f9cdf9d8 	.word	0xf9cdf9d8
 80012bc:	3f9c10af 	.word	0x3f9c10af
 80012c0:	a272ad5b 	.word	0xa272ad5b
 80012c4:	3ff60143 	.word	0x3ff60143
 80012c8:	192a133c 	.word	0x192a133c
 80012cc:	3f5f81f8 	.word	0x3f5f81f8
 80012d0:	ecf9b1eb 	.word	0xecf9b1eb
 80012d4:	3fb03f03 	.word	0x3fb03f03

080012d8 <MQ135_getResistance>:

float MQ135_getResistance(uint32_t ADC_val) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	float vol = MQ135_getVoltage(ADC_val);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ff45 	bl	8001170 <MQ135_getVoltage>
 80012e6:	ed87 0a03 	vstr	s0, [r7, #12]
	float rs = ((Vin * RL) / vol) - RL;
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f7ff f934 	bl	8000558 <__aeabi_f2d>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	f04f 0000 	mov.w	r0, #0
 80012f8:	4912      	ldr	r1, [pc, #72]	@ (8001344 <MQ135_getResistance+0x6c>)
 80012fa:	f7ff faaf 	bl	800085c <__aeabi_ddiv>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4610      	mov	r0, r2
 8001304:	4619      	mov	r1, r3
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MQ135_getResistance+0x70>)
 800130c:	f7fe ffc4 	bl	8000298 <__aeabi_dsub>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4610      	mov	r0, r2
 8001316:	4619      	mov	r1, r3
 8001318:	f7ff fc4e 	bl	8000bb8 <__aeabi_d2f>
 800131c:	4603      	mov	r3, r0
 800131e:	60bb      	str	r3, [r7, #8]
	if (rs > 0) {
 8001320:	edd7 7a02 	vldr	s15, [r7, #8]
 8001324:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	dd01      	ble.n	8001332 <MQ135_getResistance+0x5a>
		return rs;
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	e001      	b.n	8001336 <MQ135_getResistance+0x5e>
	} else
		return 0;
 8001332:	f04f 0300 	mov.w	r3, #0
}
 8001336:	ee07 3a90 	vmov	s15, r3
 800133a:	eeb0 0a67 	vmov.f32	s0, s15
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40408000 	.word	0x40408000
 8001348:	40240000 	.word	0x40240000

0800134c <MQ135_getCorrectResistance>:

float MQ135_getCorrectResistance(float tem, float hum, uint32_t ADC_val) {
 800134c:	b580      	push	{r7, lr}
 800134e:	ed2d 8b02 	vpush	{d8}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	ed87 0a03 	vstr	s0, [r7, #12]
 800135a:	edc7 0a02 	vstr	s1, [r7, #8]
 800135e:	6078      	str	r0, [r7, #4]
	return MQ135_getResistance(ADC_val) / MQ135_getCorrectionFactor(tem, hum);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ffb9 	bl	80012d8 <MQ135_getResistance>
 8001366:	eeb0 8a40 	vmov.f32	s16, s0
 800136a:	edd7 0a02 	vldr	s1, [r7, #8]
 800136e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001372:	f7ff ff15 	bl	80011a0 <MQ135_getCorrectionFactor>
 8001376:	eef0 7a40 	vmov.f32	s15, s0
 800137a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800137e:	eef0 7a47 	vmov.f32	s15, s14
}
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	ecbd 8b02 	vpop	{d8}
 800138e:	bd80      	pop	{r7, pc}

08001390 <MQ135_getCorrectPPM>:
	else
		return 0;
}

float MQ135_getCorrectPPM(float a, float b, float tem, float hum,
		uint32_t ADC_val) {
 8001390:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001394:	b088      	sub	sp, #32
 8001396:	af00      	add	r7, sp, #0
 8001398:	ed87 0a05 	vstr	s0, [r7, #20]
 800139c:	edc7 0a04 	vstr	s1, [r7, #16]
 80013a0:	ed87 1a03 	vstr	s2, [r7, #12]
 80013a4:	edc7 1a02 	vstr	s3, [r7, #8]
 80013a8:	6078      	str	r0, [r7, #4]
	float ratio = MQ135_getCorrectResistance(tem, hum, ADC_val) / R0;
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	edd7 0a02 	vldr	s1, [r7, #8]
 80013b0:	ed97 0a03 	vldr	s0, [r7, #12]
 80013b4:	f7ff ffca 	bl	800134c <MQ135_getCorrectResistance>
 80013b8:	ee10 3a10 	vmov	r3, s0
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f8cb 	bl	8000558 <__aeabi_f2d>
 80013c2:	a31d      	add	r3, pc, #116	@ (adr r3, 8001438 <MQ135_getCorrectPPM+0xa8>)
 80013c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c8:	f7ff fa48 	bl	800085c <__aeabi_ddiv>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	f7ff fbf0 	bl	8000bb8 <__aeabi_d2f>
 80013d8:	4603      	mov	r3, r0
 80013da:	61fb      	str	r3, [r7, #28]
	float ppm = a * pow(ratio, b);
 80013dc:	6978      	ldr	r0, [r7, #20]
 80013de:	f7ff f8bb 	bl	8000558 <__aeabi_f2d>
 80013e2:	4604      	mov	r4, r0
 80013e4:	460d      	mov	r5, r1
 80013e6:	69f8      	ldr	r0, [r7, #28]
 80013e8:	f7ff f8b6 	bl	8000558 <__aeabi_f2d>
 80013ec:	4680      	mov	r8, r0
 80013ee:	4689      	mov	r9, r1
 80013f0:	6938      	ldr	r0, [r7, #16]
 80013f2:	f7ff f8b1 	bl	8000558 <__aeabi_f2d>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	ec43 2b11 	vmov	d1, r2, r3
 80013fe:	ec49 8b10 	vmov	d0, r8, r9
 8001402:	f007 ff6f 	bl	80092e4 <pow>
 8001406:	ec53 2b10 	vmov	r2, r3, d0
 800140a:	4620      	mov	r0, r4
 800140c:	4629      	mov	r1, r5
 800140e:	f7ff f8fb 	bl	8000608 <__aeabi_dmul>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4610      	mov	r0, r2
 8001418:	4619      	mov	r1, r3
 800141a:	f7ff fbcd 	bl	8000bb8 <__aeabi_d2f>
 800141e:	4603      	mov	r3, r0
 8001420:	61bb      	str	r3, [r7, #24]
	return ppm;
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	ee07 3a90 	vmov	s15, r3
}
 8001428:	eeb0 0a67 	vmov.f32	s0, s15
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001434:	f3af 8000 	nop.w
 8001438:	eb851eb8 	.word	0xeb851eb8
 800143c:	40532851 	.word	0x40532851

08001440 <MQ135_getCorrectCO2>:

float MQ135_getCO2(uint32_t ADC_val) {
	return MQ135_getPPM(110.47, -2.862, ADC_val) + ATMOCO2;
}

float MQ135_getCorrectCO2(float tem, float hum, uint32_t ADC_val) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	ed87 0a03 	vstr	s0, [r7, #12]
 800144a:	edc7 0a02 	vstr	s1, [r7, #8]
 800144e:	6078      	str	r0, [r7, #4]
	return MQ135_getCorrectPPM(110.47, -2.862, tem, hum, ADC_val) + ATMOCO2;
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	edd7 1a02 	vldr	s3, [r7, #8]
 8001456:	ed97 1a03 	vldr	s2, [r7, #12]
 800145a:	eddf 0a11 	vldr	s1, [pc, #68]	@ 80014a0 <MQ135_getCorrectCO2+0x60>
 800145e:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 80014a4 <MQ135_getCorrectCO2+0x64>
 8001462:	f7ff ff95 	bl	8001390 <MQ135_getCorrectPPM>
 8001466:	ee10 3a10 	vmov	r3, s0
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff f874 	bl	8000558 <__aeabi_f2d>
 8001470:	a309      	add	r3, pc, #36	@ (adr r3, 8001498 <MQ135_getCorrectCO2+0x58>)
 8001472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001476:	f7fe ff11 	bl	800029c <__adddf3>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4610      	mov	r0, r2
 8001480:	4619      	mov	r1, r3
 8001482:	f7ff fb99 	bl	8000bb8 <__aeabi_d2f>
 8001486:	4603      	mov	r3, r0
 8001488:	ee07 3a90 	vmov	s15, r3
}
 800148c:	eeb0 0a67 	vmov.f32	s0, s15
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	7ae147ae 	.word	0x7ae147ae
 800149c:	4078d214 	.word	0x4078d214
 80014a0:	c0372b02 	.word	0xc0372b02
 80014a4:	42dcf0a4 	.word	0x42dcf0a4

080014a8 <Libs_Ssd1306_WriteCommand>:

/************************************
 * GLOBAL FUNCTIONS
 ************************************/
// Send a byte to the command register
void Libs_Ssd1306_WriteCommand(uint8_t byte) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af04      	add	r7, sp, #16
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
	Libs_I2c_Mem_Write(SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	9302      	str	r3, [sp, #8]
 80014b8:	2301      	movs	r3, #1
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	1dfb      	adds	r3, r7, #7
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	2301      	movs	r3, #1
 80014c2:	2200      	movs	r2, #0
 80014c4:	2178      	movs	r1, #120	@ 0x78
 80014c6:	4803      	ldr	r0, [pc, #12]	@ (80014d4 <Libs_Ssd1306_WriteCommand+0x2c>)
 80014c8:	f002 fbfe 	bl	8003cc8 <HAL_I2C_Mem_Write>
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000079c 	.word	0x2000079c

080014d8 <Libs_Ssd1306_WriteData>:

// Send data
void Libs_Ssd1306_WriteData(uint8_t *buffer, uint32_t buff_size) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af04      	add	r7, sp, #16
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
	Libs_I2c_Mem_Write(SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	f04f 32ff 	mov.w	r2, #4294967295
 80014ea:	9202      	str	r2, [sp, #8]
 80014ec:	9301      	str	r3, [sp, #4]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	2301      	movs	r3, #1
 80014f4:	2240      	movs	r2, #64	@ 0x40
 80014f6:	2178      	movs	r1, #120	@ 0x78
 80014f8:	4803      	ldr	r0, [pc, #12]	@ (8001508 <Libs_Ssd1306_WriteData+0x30>)
 80014fa:	f002 fbe5 	bl	8003cc8 <HAL_I2C_Mem_Write>

}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	2000079c 	.word	0x2000079c

0800150c <Libs_Ssd1306_Init>:
	}
	return ret;
}

/* Initialize the oled screen */
void Libs_Ssd1306_Init() {
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0

	// Init OLED
	Libs_Ssd1306_SetDisplayOn(0);             //display off
 8001510:	2000      	movs	r0, #0
 8001512:	f000 f9db 	bl	80018cc <Libs_Ssd1306_SetDisplayOn>

	Libs_Ssd1306_WriteCommand(0x20);          //Set Memory Addressing Mode
 8001516:	2020      	movs	r0, #32
 8001518:	f7ff ffc6 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800151c:	2000      	movs	r0, #0
 800151e:	f7ff ffc3 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
									 // 10b,Page Addressing Mode (RESET); 11b,Invalid

	Libs_Ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001522:	20b0      	movs	r0, #176	@ 0xb0
 8001524:	f7ff ffc0 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xC8);          //Set COM Output Scan Direction
 8001528:	20c8      	movs	r0, #200	@ 0xc8
 800152a:	f7ff ffbd 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x00);          //---set low column address
 800152e:	2000      	movs	r0, #0
 8001530:	f7ff ffba 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x10);          //---set high column address
 8001534:	2010      	movs	r0, #16
 8001536:	f7ff ffb7 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x40);          //--set start line address - CHECK
 800153a:	2040      	movs	r0, #64	@ 0x40
 800153c:	f7ff ffb4 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_SetContrast(0xFF);
 8001540:	20ff      	movs	r0, #255	@ 0xff
 8001542:	f000 f9af 	bl	80018a4 <Libs_Ssd1306_SetContrast>

	Libs_Ssd1306_WriteCommand(0xA1);     //--set segment re-map 0 to 127 - CHECK
 8001546:	20a1      	movs	r0, #161	@ 0xa1
 8001548:	f7ff ffae 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xA6);          //--set normal color
 800154c:	20a6      	movs	r0, #166	@ 0xa6
 800154e:	f7ff ffab 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xA8);     //--set multiplex ratio(1 to 64) - CHEC
 8001552:	20a8      	movs	r0, #168	@ 0xa8
 8001554:	f7ff ffa8 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x3F);
 8001558:	203f      	movs	r0, #63	@ 0x3f
 800155a:	f7ff ffa5 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800155e:	20a4      	movs	r0, #164	@ 0xa4
 8001560:	f7ff ffa2 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xD3);          //-set display offset - CHECK
 8001564:	20d3      	movs	r0, #211	@ 0xd3
 8001566:	f7ff ff9f 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x00);          //-not offset
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff9c 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001570:	20d5      	movs	r0, #213	@ 0xd5
 8001572:	f7ff ff99 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0xF0);          //--set divide ratio
 8001576:	20f0      	movs	r0, #240	@ 0xf0
 8001578:	f7ff ff96 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xD9);          //--set pre-charge period
 800157c:	20d9      	movs	r0, #217	@ 0xd9
 800157e:	f7ff ff93 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x22);
 8001582:	2022      	movs	r0, #34	@ 0x22
 8001584:	f7ff ff90 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001588:	20da      	movs	r0, #218	@ 0xda
 800158a:	f7ff ff8d 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x12);
 800158e:	2012      	movs	r0, #18
 8001590:	f7ff ff8a 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0xDB);          //--set vcomh
 8001594:	20db      	movs	r0, #219	@ 0xdb
 8001596:	f7ff ff87 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x20);          //0x20,0.77xVcc
 800159a:	2020      	movs	r0, #32
 800159c:	f7ff ff84 	bl	80014a8 <Libs_Ssd1306_WriteCommand>

	Libs_Ssd1306_WriteCommand(0x8D);          //--set DC-DC enable
 80015a0:	208d      	movs	r0, #141	@ 0x8d
 80015a2:	f7ff ff81 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(0x14);
 80015a6:	2014      	movs	r0, #20
 80015a8:	f7ff ff7e 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_SetDisplayOn(1);             //--turn on SSD1306 panel
 80015ac:	2001      	movs	r0, #1
 80015ae:	f000 f98d 	bl	80018cc <Libs_Ssd1306_SetDisplayOn>

	// Clear screen
	Libs_Ssd1306_Fill(SSD1306_BLACK);
 80015b2:	2000      	movs	r0, #0
 80015b4:	f000 f810 	bl	80015d8 <Libs_Ssd1306_Fill>

	// Flush buffer to screen
	Libs_Ssd1306_UpdateScreen();
 80015b8:	f000 f832 	bl	8001620 <Libs_Ssd1306_UpdateScreen>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 80015bc:	4b05      	ldr	r3, [pc, #20]	@ (80015d4 <Libs_Ssd1306_Init+0xc8>)
 80015be:	2200      	movs	r2, #0
 80015c0:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80015c2:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <Libs_Ssd1306_Init+0xc8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	805a      	strh	r2, [r3, #2]

	SSD1306.Initialized = 1;
 80015c8:	4b02      	ldr	r3, [pc, #8]	@ (80015d4 <Libs_Ssd1306_Init+0xc8>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	711a      	strb	r2, [r3, #4]
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	2000061c 	.word	0x2000061c

080015d8 <Libs_Ssd1306_Fill>:

/* Fill the whole screen with the given color */
void Libs_Ssd1306_Fill(SSD1306_COLOR color) {
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	e00d      	b.n	8001604 <Libs_Ssd1306_Fill+0x2c>
		SSD1306_Buffer[i] = (color == SSD1306_BLACK) ? 0x00 : 0xFF;
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <Libs_Ssd1306_Fill+0x1a>
 80015ee:	2100      	movs	r1, #0
 80015f0:	e000      	b.n	80015f4 <Libs_Ssd1306_Fill+0x1c>
 80015f2:	21ff      	movs	r1, #255	@ 0xff
 80015f4:	4a09      	ldr	r2, [pc, #36]	@ (800161c <Libs_Ssd1306_Fill+0x44>)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4413      	add	r3, r2
 80015fa:	460a      	mov	r2, r1
 80015fc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3301      	adds	r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800160a:	d3ed      	bcc.n	80015e8 <Libs_Ssd1306_Fill+0x10>
	}
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	2000021c 	.word	0x2000021c

08001620 <Libs_Ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void Libs_Ssd1306_UpdateScreen() {
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
	// depends on the screen height:
	//
	//  * 32px   ==  4 pages
	//  * 64px   ==  8 pages
	//  * 128px  ==  16 pages
	for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8001626:	2300      	movs	r3, #0
 8001628:	71fb      	strb	r3, [r7, #7]
 800162a:	e016      	b.n	800165a <Libs_Ssd1306_UpdateScreen+0x3a>
		Libs_Ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	3b50      	subs	r3, #80	@ 0x50
 8001630:	b2db      	uxtb	r3, r3
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff ff38 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
		Libs_Ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff ff35 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
		Libs_Ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800163e:	2010      	movs	r0, #16
 8001640:	f7ff ff32 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
		Libs_Ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH * i],
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	01db      	lsls	r3, r3, #7
 8001648:	4a08      	ldr	r2, [pc, #32]	@ (800166c <Libs_Ssd1306_UpdateScreen+0x4c>)
 800164a:	4413      	add	r3, r2
 800164c:	2180      	movs	r1, #128	@ 0x80
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ff42 	bl	80014d8 <Libs_Ssd1306_WriteData>
	for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	3301      	adds	r3, #1
 8001658:	71fb      	strb	r3, [r7, #7]
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	2b07      	cmp	r3, #7
 800165e:	d9e5      	bls.n	800162c <Libs_Ssd1306_UpdateScreen+0xc>
				SSD1306_WIDTH);
	}
}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	2000021c 	.word	0x2000021c

08001670 <Libs_Ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void Libs_Ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
 800167a:	460b      	mov	r3, r1
 800167c:	71bb      	strb	r3, [r7, #6]
 800167e:	4613      	mov	r3, r2
 8001680:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	db3d      	blt.n	8001706 <Libs_Ssd1306_DrawPixel+0x96>
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	2b3f      	cmp	r3, #63	@ 0x3f
 800168e:	d83a      	bhi.n	8001706 <Libs_Ssd1306_DrawPixel+0x96>
		// Don't write outside the buffer
		return;
	}

	// Draw in the right color
	if (color == SSD1306_WHITE) {
 8001690:	797b      	ldrb	r3, [r7, #5]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d11a      	bne.n	80016cc <Libs_Ssd1306_DrawPixel+0x5c>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001696:	79fa      	ldrb	r2, [r7, #7]
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	b2d8      	uxtb	r0, r3
 800169e:	4603      	mov	r3, r0
 80016a0:	01db      	lsls	r3, r3, #7
 80016a2:	4413      	add	r3, r2
 80016a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001714 <Libs_Ssd1306_DrawPixel+0xa4>)
 80016a6:	5cd3      	ldrb	r3, [r2, r3]
 80016a8:	b25a      	sxtb	r2, r3
 80016aa:	79bb      	ldrb	r3, [r7, #6]
 80016ac:	f003 0307 	and.w	r3, r3, #7
 80016b0:	2101      	movs	r1, #1
 80016b2:	fa01 f303 	lsl.w	r3, r1, r3
 80016b6:	b25b      	sxtb	r3, r3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	b259      	sxtb	r1, r3
 80016bc:	79fa      	ldrb	r2, [r7, #7]
 80016be:	4603      	mov	r3, r0
 80016c0:	01db      	lsls	r3, r3, #7
 80016c2:	4413      	add	r3, r2
 80016c4:	b2c9      	uxtb	r1, r1
 80016c6:	4a13      	ldr	r2, [pc, #76]	@ (8001714 <Libs_Ssd1306_DrawPixel+0xa4>)
 80016c8:	54d1      	strb	r1, [r2, r3]
 80016ca:	e01d      	b.n	8001708 <Libs_Ssd1306_DrawPixel+0x98>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80016cc:	79fa      	ldrb	r2, [r7, #7]
 80016ce:	79bb      	ldrb	r3, [r7, #6]
 80016d0:	08db      	lsrs	r3, r3, #3
 80016d2:	b2d8      	uxtb	r0, r3
 80016d4:	4603      	mov	r3, r0
 80016d6:	01db      	lsls	r3, r3, #7
 80016d8:	4413      	add	r3, r2
 80016da:	4a0e      	ldr	r2, [pc, #56]	@ (8001714 <Libs_Ssd1306_DrawPixel+0xa4>)
 80016dc:	5cd3      	ldrb	r3, [r2, r3]
 80016de:	b25a      	sxtb	r2, r3
 80016e0:	79bb      	ldrb	r3, [r7, #6]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	2101      	movs	r1, #1
 80016e8:	fa01 f303 	lsl.w	r3, r1, r3
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	4013      	ands	r3, r2
 80016f4:	b259      	sxtb	r1, r3
 80016f6:	79fa      	ldrb	r2, [r7, #7]
 80016f8:	4603      	mov	r3, r0
 80016fa:	01db      	lsls	r3, r3, #7
 80016fc:	4413      	add	r3, r2
 80016fe:	b2c9      	uxtb	r1, r1
 8001700:	4a04      	ldr	r2, [pc, #16]	@ (8001714 <Libs_Ssd1306_DrawPixel+0xa4>)
 8001702:	54d1      	strb	r1, [r2, r3]
 8001704:	e000      	b.n	8001708 <Libs_Ssd1306_DrawPixel+0x98>
		return;
 8001706:	bf00      	nop
	}
}
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	2000021c 	.word	0x2000021c

08001718 <Libs_Ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char Libs_Ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001718:	b590      	push	{r4, r7, lr}
 800171a:	b089      	sub	sp, #36	@ 0x24
 800171c:	af00      	add	r7, sp, #0
 800171e:	4604      	mov	r4, r0
 8001720:	1d38      	adds	r0, r7, #4
 8001722:	e880 0006 	stmia.w	r0, {r1, r2}
 8001726:	461a      	mov	r2, r3
 8001728:	4623      	mov	r3, r4
 800172a:	73fb      	strb	r3, [r7, #15]
 800172c:	4613      	mov	r3, r2
 800172e:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	// Check if character is valid
	if (ch < 32 || ch > 126)
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	2b1f      	cmp	r3, #31
 8001734:	d902      	bls.n	800173c <Libs_Ssd1306_WriteChar+0x24>
 8001736:	7bfb      	ldrb	r3, [r7, #15]
 8001738:	2b7e      	cmp	r3, #126	@ 0x7e
 800173a:	d901      	bls.n	8001740 <Libs_Ssd1306_WriteChar+0x28>
		return 0;
 800173c:	2300      	movs	r3, #0
 800173e:	e06c      	b.n	800181a <Libs_Ssd1306_WriteChar+0x102>

	// Check remaining space on current line
	if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth)
 8001740:	4b38      	ldr	r3, [pc, #224]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	793b      	ldrb	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	2b80      	cmp	r3, #128	@ 0x80
 800174c:	dc06      	bgt.n	800175c <Libs_Ssd1306_WriteChar+0x44>
			|| SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight)) {
 800174e:	4b35      	ldr	r3, [pc, #212]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 8001750:	885b      	ldrh	r3, [r3, #2]
 8001752:	461a      	mov	r2, r3
 8001754:	797b      	ldrb	r3, [r7, #5]
 8001756:	4413      	add	r3, r2
 8001758:	2b40      	cmp	r3, #64	@ 0x40
 800175a:	dd01      	ble.n	8001760 <Libs_Ssd1306_WriteChar+0x48>
		// Not enough space on current line
		return 0;
 800175c:	2300      	movs	r3, #0
 800175e:	e05c      	b.n	800181a <Libs_Ssd1306_WriteChar+0x102>
	}

	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++) {
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
 8001764:	e04c      	b.n	8001800 <Libs_Ssd1306_WriteChar+0xe8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	3b20      	subs	r3, #32
 800176c:	7979      	ldrb	r1, [r7, #5]
 800176e:	fb01 f303 	mul.w	r3, r1, r3
 8001772:	4619      	mov	r1, r3
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	440b      	add	r3, r1
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4413      	add	r3, r2
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	e034      	b.n	80017f0 <Libs_Ssd1306_WriteChar+0xd8>
			if ((b << j) & 0x8000) {
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d012      	beq.n	80017bc <Libs_Ssd1306_WriteChar+0xa4>
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 8001796:	4b23      	ldr	r3, [pc, #140]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b2da      	uxtb	r2, r3
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	4413      	add	r3, r2
 80017a2:	b2d8      	uxtb	r0, r3
						(SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80017a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 80017a6:	885b      	ldrh	r3, [r3, #2]
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	7bba      	ldrb	r2, [r7, #14]
 80017b4:	4619      	mov	r1, r3
 80017b6:	f7ff ff5b 	bl	8001670 <Libs_Ssd1306_DrawPixel>
 80017ba:	e016      	b.n	80017ea <Libs_Ssd1306_WriteChar+0xd2>
			} else {
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 80017bc:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	4413      	add	r3, r2
 80017c8:	b2d8      	uxtb	r0, r3
						(SSD1306.CurrentY + i), (SSD1306_COLOR) !color);
 80017ca:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 80017cc:	885b      	ldrh	r3, [r3, #2]
				Libs_Ssd1306_DrawPixel(SSD1306.CurrentX + j,
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	b2d9      	uxtb	r1, r3
 80017d8:	7bbb      	ldrb	r3, [r7, #14]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	bf0c      	ite	eq
 80017de:	2301      	moveq	r3, #1
 80017e0:	2300      	movne	r3, #0
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	461a      	mov	r2, r3
 80017e6:	f7ff ff43 	bl	8001670 <Libs_Ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	3301      	adds	r3, #1
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	793b      	ldrb	r3, [r7, #4]
 80017f2:	461a      	mov	r2, r3
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d3c5      	bcc.n	8001786 <Libs_Ssd1306_WriteChar+0x6e>
	for (i = 0; i < Font.FontHeight; i++) {
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	3301      	adds	r3, #1
 80017fe:	61fb      	str	r3, [r7, #28]
 8001800:	797b      	ldrb	r3, [r7, #5]
 8001802:	461a      	mov	r2, r3
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	4293      	cmp	r3, r2
 8001808:	d3ad      	bcc.n	8001766 <Libs_Ssd1306_WriteChar+0x4e>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	793a      	ldrb	r2, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	b29a      	uxth	r2, r3
 8001814:	4b03      	ldr	r3, [pc, #12]	@ (8001824 <Libs_Ssd1306_WriteChar+0x10c>)
 8001816:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3724      	adds	r7, #36	@ 0x24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd90      	pop	{r4, r7, pc}
 8001822:	bf00      	nop
 8001824:	2000061c 	.word	0x2000061c

08001828 <Libs_Ssd1306_WriteString>:

/* Write full string to screenbuffer */
char Libs_Ssd1306_WriteString(char *str, FontDef Font, SSD1306_COLOR color) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	1d38      	adds	r0, r7, #4
 8001832:	e880 0006 	stmia.w	r0, {r1, r2}
 8001836:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 8001838:	e012      	b.n	8001860 <Libs_Ssd1306_WriteString+0x38>
		if (Libs_Ssd1306_WriteChar(*str, Font, color) != *str) {
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	7818      	ldrb	r0, [r3, #0]
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	1d3a      	adds	r2, r7, #4
 8001842:	ca06      	ldmia	r2, {r1, r2}
 8001844:	f7ff ff68 	bl	8001718 <Libs_Ssd1306_WriteChar>
 8001848:	4603      	mov	r3, r0
 800184a:	461a      	mov	r2, r3
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	429a      	cmp	r2, r3
 8001852:	d002      	beq.n	800185a <Libs_Ssd1306_WriteString+0x32>
			// Char could not be written
			return *str;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	e008      	b.n	800186c <Libs_Ssd1306_WriteString+0x44>
		}
		str++;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3301      	adds	r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1e8      	bne.n	800183a <Libs_Ssd1306_WriteString+0x12>
	}

	// Everything ok
	return *str;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	781b      	ldrb	r3, [r3, #0]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <Libs_Ssd1306_SetCursor>:

/* Position the cursor */
void Libs_Ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	460a      	mov	r2, r1
 800187e:	71fb      	strb	r3, [r7, #7]
 8001880:	4613      	mov	r3, r2
 8001882:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	b29a      	uxth	r2, r3
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <Libs_Ssd1306_SetCursor+0x2c>)
 800188a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	b29a      	uxth	r2, r3
 8001890:	4b03      	ldr	r3, [pc, #12]	@ (80018a0 <Libs_Ssd1306_SetCursor+0x2c>)
 8001892:	805a      	strh	r2, [r3, #2]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	2000061c 	.word	0x2000061c

080018a4 <Libs_Ssd1306_SetContrast>:
		}
	}
	return;
}

void Libs_Ssd1306_SetContrast(const uint8_t value) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	71fb      	strb	r3, [r7, #7]
	const uint8_t kSetContrastControlRegister = 0x81;
 80018ae:	2381      	movs	r3, #129	@ 0x81
 80018b0:	73fb      	strb	r3, [r7, #15]
	Libs_Ssd1306_WriteCommand(kSetContrastControlRegister);
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fdf7 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
	Libs_Ssd1306_WriteCommand(value);
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff fdf3 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <Libs_Ssd1306_SetDisplayOn>:

void Libs_Ssd1306_SetDisplayOn(const uint8_t on) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
	if (on) {
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <Libs_Ssd1306_SetDisplayOn+0x1c>
		value = 0xAF;   // Display on
 80018dc:	23af      	movs	r3, #175	@ 0xaf
 80018de:	73fb      	strb	r3, [r7, #15]
		SSD1306.DisplayOn = 1;
 80018e0:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <Libs_Ssd1306_SetDisplayOn+0x38>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	715a      	strb	r2, [r3, #5]
 80018e6:	e004      	b.n	80018f2 <Libs_Ssd1306_SetDisplayOn+0x26>
	} else {
		value = 0xAE;   // Display off
 80018e8:	23ae      	movs	r3, #174	@ 0xae
 80018ea:	73fb      	strb	r3, [r7, #15]
		SSD1306.DisplayOn = 0;
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <Libs_Ssd1306_SetDisplayOn+0x38>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	715a      	strb	r2, [r3, #5]
	}
	Libs_Ssd1306_WriteCommand(value);
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fdd7 	bl	80014a8 <Libs_Ssd1306_WriteCommand>
}
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	2000061c 	.word	0x2000061c

08001908 <Air_Monitor_Main>:

    HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
}

/* Main function */
void Air_Monitor_Main() {
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &uart_chr, sizeof(uart_chr));
 800190c:	2201      	movs	r2, #1
 800190e:	490f      	ldr	r1, [pc, #60]	@ (800194c <Air_Monitor_Main+0x44>)
 8001910:	480f      	ldr	r0, [pc, #60]	@ (8001950 <Air_Monitor_Main+0x48>)
 8001912:	f003 fef6 	bl	8005702 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start(&htim2);
 8001916:	480f      	ldr	r0, [pc, #60]	@ (8001954 <Air_Monitor_Main+0x4c>)
 8001918:	f003 f996 	bl	8004c48 <HAL_TIM_Base_Start>
	Dht22_Init();
 800191c:	f7ff fb46 	bl	8000fac <Dht22_Init>
	Clear_Uart_RxBuffer();
 8001920:	f000 fab8 	bl	8001e94 <Clear_Uart_RxBuffer>
	/* Print init ssd1306 screen */
	HAL_Delay(100);
 8001924:	2064      	movs	r0, #100	@ 0x64
 8001926:	f001 f913 	bl	8002b50 <HAL_Delay>
	Libs_Ssd1306_Init();
 800192a:	f7ff fdef 	bl	800150c <Libs_Ssd1306_Init>
	Libs_Ssd1306_Fill(SSD1306_WHITE);
 800192e:	2001      	movs	r0, #1
 8001930:	f7ff fe52 	bl	80015d8 <Libs_Ssd1306_Fill>
	Libs_Ssd1306_UpdateScreen();
 8001934:	f7ff fe74 	bl	8001620 <Libs_Ssd1306_UpdateScreen>
	HAL_Delay(1000);
 8001938:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800193c:	f001 f908 	bl	8002b50 <HAL_Delay>
	
	HAL_TIM_Base_Start_IT(&htim4);
 8001940:	4805      	ldr	r0, [pc, #20]	@ (8001958 <Air_Monitor_Main+0x50>)
 8001942:	f003 f9db 	bl	8004cfc <HAL_TIM_Base_Start_IT>
	while (1) {
		Update_Screen();
 8001946:	f000 fab1 	bl	8001eac <Update_Screen>
 800194a:	e7fc      	b.n	8001946 <Air_Monitor_Main+0x3e>
 800194c:	20000731 	.word	0x20000731
 8001950:	200008c8 	.word	0x200008c8
 8001954:	200007f0 	.word	0x200007f0
 8001958:	20000880 	.word	0x20000880

0800195c <Mq135_GetCo2Ppm>:
	}
}

static inline void Mq135_GetCo2Ppm(float tem, float hum) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	ed87 0a01 	vstr	s0, [r7, #4]
 8001966:	edc7 0a00 	vstr	s1, [r7]
	HAL_ADC_Start(&hadc1);
 800196a:	4811      	ldr	r0, [pc, #68]	@ (80019b0 <Mq135_GetCo2Ppm+0x54>)
 800196c:	f001 f958 	bl	8002c20 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001970:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001974:	480e      	ldr	r0, [pc, #56]	@ (80019b0 <Mq135_GetCo2Ppm+0x54>)
 8001976:	f001 fa3a 	bl	8002dee <HAL_ADC_PollForConversion>
	uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 800197a:	480d      	ldr	r0, [pc, #52]	@ (80019b0 <Mq135_GetCo2Ppm+0x54>)
 800197c:	f001 fac2 	bl	8002f04 <HAL_ADC_GetValue>
 8001980:	60f8      	str	r0, [r7, #12]
	HAL_ADC_Stop(&hadc1);
 8001982:	480b      	ldr	r0, [pc, #44]	@ (80019b0 <Mq135_GetCo2Ppm+0x54>)
 8001984:	f001 fa00 	bl	8002d88 <HAL_ADC_Stop>
	co2_ppm = (uint32_t) MQ135_getCorrectCO2(tem, hum, adc_val);
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	edd7 0a00 	vldr	s1, [r7]
 800198e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001992:	f7ff fd55 	bl	8001440 <MQ135_getCorrectCO2>
 8001996:	eef0 7a40 	vmov.f32	s15, s0
 800199a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800199e:	ee17 2a90 	vmov	r2, s15
 80019a2:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <Mq135_GetCo2Ppm+0x58>)
 80019a4:	601a      	str	r2, [r3, #0]
}
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000754 	.word	0x20000754
 80019b4:	2000073c 	.word	0x2000073c

080019b8 <Misting_Control_ON>:

static inline void Misting_Control_ON(void) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80019be:	f001 f8bb 	bl	8002b38 <HAL_GetTick>
 80019c2:	6078      	str	r0, [r7, #4]

	/* Maximum time on exceeded */
    if ((current_state == MIST_STATE_ON) && (now - mist_on_start_time >= MIST_ON_MAX_DURATION_MS)) {
 80019c4:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <Misting_Control_ON+0x74>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d114      	bne.n	80019f6 <Misting_Control_ON+0x3e>
 80019cc:	4b18      	ldr	r3, [pc, #96]	@ (8001a30 <Misting_Control_ON+0x78>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80019d8:	4293      	cmp	r3, r2
 80019da:	d90c      	bls.n	80019f6 <Misting_Control_ON+0x3e>
        HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019e2:	4814      	ldr	r0, [pc, #80]	@ (8001a34 <Misting_Control_ON+0x7c>)
 80019e4:	f001 fffa 	bl	80039dc <HAL_GPIO_WritePin>
        current_state = MIST_STATE_OFF;
 80019e8:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <Misting_Control_ON+0x74>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
        mist_off_time = now;
 80019ee:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <Misting_Control_ON+0x80>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6013      	str	r3, [r2, #0]
        return;
 80019f4:	e017      	b.n	8001a26 <Misting_Control_ON+0x6e>
    }

    /* Minimum off time is reached */
    if ((current_state == MIST_STATE_OFF) && (now - mist_off_time >= MIST_MIN_OFF_INTERVAL_MS)) {
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <Misting_Control_ON+0x74>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d113      	bne.n	8001a26 <Misting_Control_ON+0x6e>
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <Misting_Control_ON+0x80>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d90b      	bls.n	8001a26 <Misting_Control_ON+0x6e>
        HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_SET);
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a14:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <Misting_Control_ON+0x7c>)
 8001a16:	f001 ffe1 	bl	80039dc <HAL_GPIO_WritePin>
        current_state = MIST_STATE_ON;
 8001a1a:	4b04      	ldr	r3, [pc, #16]	@ (8001a2c <Misting_Control_ON+0x74>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	701a      	strb	r2, [r3, #0]
        mist_on_start_time = now;
 8001a20:	4a03      	ldr	r2, [pc, #12]	@ (8001a30 <Misting_Control_ON+0x78>)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6013      	str	r3, [r2, #0]
    }
}
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000739 	.word	0x20000739
 8001a30:	20000748 	.word	0x20000748
 8001a34:	40020800 	.word	0x40020800
 8001a38:	2000074c 	.word	0x2000074c

08001a3c <Misting_Control_OFF>:

static inline void Misting_Control_OFF(void) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
    if (current_state) {
 8001a40:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <Misting_Control_OFF+0x2c>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d00d      	beq.n	8001a64 <Misting_Control_OFF+0x28>
        HAL_GPIO_WritePin(RELAY_PORT, RELAY_PIN, GPIO_PIN_RESET);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a4e:	4807      	ldr	r0, [pc, #28]	@ (8001a6c <Misting_Control_OFF+0x30>)
 8001a50:	f001 ffc4 	bl	80039dc <HAL_GPIO_WritePin>
        current_state = MIST_STATE_OFF;
 8001a54:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <Misting_Control_OFF+0x2c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	701a      	strb	r2, [r3, #0]
        mist_off_time = HAL_GetTick();
 8001a5a:	f001 f86d 	bl	8002b38 <HAL_GetTick>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4a03      	ldr	r2, [pc, #12]	@ (8001a70 <Misting_Control_OFF+0x34>)
 8001a62:	6013      	str	r3, [r2, #0]
    }
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000739 	.word	0x20000739
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	2000074c 	.word	0x2000074c

08001a74 <Uart_Start_Check_Message_Timer>:

static inline void Uart_Start_Check_Message_Timer() {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <Uart_Start_Check_Message_Timer+0x20>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f06f 0201 	mvn.w	r2, #1
 8001a80:	611a      	str	r2, [r3, #16]
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001a82:	4b04      	ldr	r3, [pc, #16]	@ (8001a94 <Uart_Start_Check_Message_Timer+0x20>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2200      	movs	r2, #0
 8001a88:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start_IT(&htim3);
 8001a8a:	4802      	ldr	r0, [pc, #8]	@ (8001a94 <Uart_Start_Check_Message_Timer+0x20>)
 8001a8c:	f003 f936 	bl	8004cfc <HAL_TIM_Base_Start_IT>
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000838 	.word	0x20000838

08001a98 <Uart_Reload_Check_Message_Timer>:

static inline void Uart_Reload_Check_Message_Timer() {
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001a9c:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <Uart_Reload_Check_Message_Timer+0x18>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000838 	.word	0x20000838

08001ab4 <Uart_Stop_Check_Message_Timer>:

static inline void Uart_Stop_Check_Message_Timer() {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop_IT(&htim3);
 8001ab8:	4804      	ldr	r0, [pc, #16]	@ (8001acc <Uart_Stop_Check_Message_Timer+0x18>)
 8001aba:	f003 f981 	bl	8004dc0 <HAL_TIM_Base_Stop_IT>
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001abe:	4b03      	ldr	r3, [pc, #12]	@ (8001acc <Uart_Stop_Check_Message_Timer+0x18>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000838 	.word	0x20000838

08001ad0 <Measure_And_Control>:

void Measure_And_Control(void) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	Dht22_GetValue(&tem, &hum);
 8001ad4:	4909      	ldr	r1, [pc, #36]	@ (8001afc <Measure_And_Control+0x2c>)
 8001ad6:	480a      	ldr	r0, [pc, #40]	@ (8001b00 <Measure_And_Control+0x30>)
 8001ad8:	f7ff fa76 	bl	8000fc8 <Dht22_GetValue>
	Mq135_GetCo2Ppm(tem, hum);
 8001adc:	4b08      	ldr	r3, [pc, #32]	@ (8001b00 <Measure_And_Control+0x30>)
 8001ade:	edd3 7a00 	vldr	s15, [r3]
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <Measure_And_Control+0x2c>)
 8001ae4:	ed93 7a00 	vldr	s14, [r3]
 8001ae8:	eef0 0a47 	vmov.f32	s1, s14
 8001aec:	eeb0 0a67 	vmov.f32	s0, s15
 8001af0:	f7ff ff34 	bl	800195c <Mq135_GetCo2Ppm>
	Misting_Control();
 8001af4:	f000 f888 	bl	8001c08 <Misting_Control>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000744 	.word	0x20000744
 8001b00:	20000740 	.word	0x20000740

08001b04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	80fb      	strh	r3, [r7, #6]
	static uint32_t button_tick_ms;
	UNUSED(GPIO_Pin);
	if (GPIO_Pin == TOUTCH_SENSOR_PIN) {
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b14:	d11e      	bne.n	8001b54 <HAL_GPIO_EXTI_Callback+0x50>
		if (HAL_GetTick() - button_tick_ms >= 300) {
 8001b16:	f001 f80f 	bl	8002b38 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b5c <HAL_GPIO_EXTI_Callback+0x58>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001b26:	d315      	bcc.n	8001b54 <HAL_GPIO_EXTI_Callback+0x50>
			if (forcing_status == DEVICE_FORCING_STATUS_OFF) {
 8001b28:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d105      	bne.n	8001b3c <HAL_GPIO_EXTI_Callback+0x38>
				forcing_status = DEVICE_FORCING_STATUS_ON;
 8001b30:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	701a      	strb	r2, [r3, #0]
				Misting_Control_ON();
 8001b36:	f7ff ff3f 	bl	80019b8 <Misting_Control_ON>
 8001b3a:	e006      	b.n	8001b4a <HAL_GPIO_EXTI_Callback+0x46>
			} else {
				forcing_status = DEVICE_FORCING_STATUS_OFF;
 8001b3c:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	701a      	strb	r2, [r3, #0]
				Misting_Control_OFF();
 8001b42:	f7ff ff7b 	bl	8001a3c <Misting_Control_OFF>
				Misting_Control();
 8001b46:	f000 f85f 	bl	8001c08 <Misting_Control>
			}
			button_tick_ms = HAL_GetTick();
 8001b4a:	f000 fff5 	bl	8002b38 <HAL_GetTick>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a02      	ldr	r2, [pc, #8]	@ (8001b5c <HAL_GPIO_EXTI_Callback+0x58>)
 8001b52:	6013      	str	r3, [r2, #0]
		}
	}
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000750 	.word	0x20000750
 8001b60:	20000738 	.word	0x20000738

08001b64 <Send_Data>:

void Send_Data() {
 8001b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b66:	b089      	sub	sp, #36	@ 0x24
 8001b68:	af06      	add	r7, sp, #24
	if (tem != -1) {
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <Send_Data+0x80>)
 8001b6c:	edd3 7a00 	vldr	s15, [r3]
 8001b70:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001b74:	eef4 7a47 	vcmp.f32	s15, s14
 8001b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7c:	d02e      	beq.n	8001bdc <Send_Data+0x78>
		sprintf((char*) uart_tx_buf, "tem:%.1f hum:%.1f mq2:%lu mod:%u state:%u ht:%02u\n", 
 8001b7e:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <Send_Data+0x80>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fce8 	bl	8000558 <__aeabi_f2d>
 8001b88:	4604      	mov	r4, r0
 8001b8a:	460d      	mov	r5, r1
 8001b8c:	4b16      	ldr	r3, [pc, #88]	@ (8001be8 <Send_Data+0x84>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fce1 	bl	8000558 <__aeabi_f2d>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4914      	ldr	r1, [pc, #80]	@ (8001bec <Send_Data+0x88>)
 8001b9c:	6809      	ldr	r1, [r1, #0]
 8001b9e:	4814      	ldr	r0, [pc, #80]	@ (8001bf0 <Send_Data+0x8c>)
 8001ba0:	7800      	ldrb	r0, [r0, #0]
 8001ba2:	4606      	mov	r6, r0
 8001ba4:	4813      	ldr	r0, [pc, #76]	@ (8001bf4 <Send_Data+0x90>)
 8001ba6:	7800      	ldrb	r0, [r0, #0]
 8001ba8:	6078      	str	r0, [r7, #4]
 8001baa:	4813      	ldr	r0, [pc, #76]	@ (8001bf8 <Send_Data+0x94>)
 8001bac:	7800      	ldrb	r0, [r0, #0]
 8001bae:	9005      	str	r0, [sp, #20]
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	9004      	str	r0, [sp, #16]
 8001bb4:	9603      	str	r6, [sp, #12]
 8001bb6:	9102      	str	r1, [sp, #8]
 8001bb8:	e9cd 2300 	strd	r2, r3, [sp]
 8001bbc:	4622      	mov	r2, r4
 8001bbe:	462b      	mov	r3, r5
 8001bc0:	490e      	ldr	r1, [pc, #56]	@ (8001bfc <Send_Data+0x98>)
 8001bc2:	480f      	ldr	r0, [pc, #60]	@ (8001c00 <Send_Data+0x9c>)
 8001bc4:	f005 fa50 	bl	8007068 <siprintf>
				tem, hum, co2_ppm, current_mode, current_state, current_hum_threshold);
		HAL_UART_Transmit(&huart2, uart_tx_buf, strlen((char*) uart_tx_buf), 200);
 8001bc8:	480d      	ldr	r0, [pc, #52]	@ (8001c00 <Send_Data+0x9c>)
 8001bca:	f7fe fb59 	bl	8000280 <strlen>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	23c8      	movs	r3, #200	@ 0xc8
 8001bd4:	490a      	ldr	r1, [pc, #40]	@ (8001c00 <Send_Data+0x9c>)
 8001bd6:	480b      	ldr	r0, [pc, #44]	@ (8001c04 <Send_Data+0xa0>)
 8001bd8:	f003 fd01 	bl	80055de <HAL_UART_Transmit>
	}
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001be4:	20000740 	.word	0x20000740
 8001be8:	20000744 	.word	0x20000744
 8001bec:	2000073c 	.word	0x2000073c
 8001bf0:	20000011 	.word	0x20000011
 8001bf4:	20000739 	.word	0x20000739
 8001bf8:	20000010 	.word	0x20000010
 8001bfc:	0800a1c0 	.word	0x0800a1c0
 8001c00:	20000630 	.word	0x20000630
 8001c04:	200008c8 	.word	0x200008c8

08001c08 <Misting_Control>:

void Misting_Control(void) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
	if (forcing_status == DEVICE_FORCING_STATUS_OFF) {
 8001c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001c84 <Misting_Control+0x7c>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d131      	bne.n	8001c7a <Misting_Control+0x72>
		uint8_t target_humidity_threshold = current_hum_threshold;
 8001c16:	4b1c      	ldr	r3, [pc, #112]	@ (8001c88 <Misting_Control+0x80>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	73fb      	strb	r3, [r7, #15]
		if (current_mode == DEVICE_MODE_AUTO) {
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <Misting_Control+0x84>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d10e      	bne.n	8001c42 <Misting_Control+0x3a>
			target_humidity_threshold = Calculate_Suitable_Humidity(tem);
 8001c24:	4b1a      	ldr	r3, [pc, #104]	@ (8001c90 <Misting_Control+0x88>)
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c2e:	f000 f833 	bl	8001c98 <Calculate_Suitable_Humidity>
 8001c32:	eef0 7a40 	vmov.f32	s15, s0
 8001c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c3a:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c3e:	793b      	ldrb	r3, [r7, #4]
 8001c40:	73fb      	strb	r3, [r7, #15]
		}
		if ((int) hum != DHT_ERROR_VAL) {
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <Misting_Control+0x8c>)
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c4c:	ee17 3a90 	vmov	r3, s15
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c54:	d011      	beq.n	8001c7a <Misting_Control+0x72>
			if (hum < target_humidity_threshold) {
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	ee07 3a90 	vmov	s15, r3
 8001c5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c60:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <Misting_Control+0x8c>)
 8001c62:	edd3 7a00 	vldr	s15, [r3]
 8001c66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	dd02      	ble.n	8001c76 <Misting_Control+0x6e>
				Misting_Control_ON();
 8001c70:	f7ff fea2 	bl	80019b8 <Misting_Control_ON>
			} else {
				Misting_Control_OFF();
			}
		}
	}
}
 8001c74:	e001      	b.n	8001c7a <Misting_Control+0x72>
				Misting_Control_OFF();
 8001c76:	f7ff fee1 	bl	8001a3c <Misting_Control_OFF>
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000738 	.word	0x20000738
 8001c88:	20000010 	.word	0x20000010
 8001c8c:	20000011 	.word	0x20000011
 8001c90:	20000740 	.word	0x20000740
 8001c94:	20000744 	.word	0x20000744

08001c98 <Calculate_Suitable_Humidity>:

float Calculate_Suitable_Humidity(float temperature_c) {
 8001c98:	b480      	push	{r7}
 8001c9a:	b089      	sub	sp, #36	@ 0x24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	ed87 0a01 	vstr	s0, [r7, #4]
	const float T_min = 20.0f;
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d18 <Calculate_Suitable_Humidity+0x80>)
 8001ca4:	61fb      	str	r3, [r7, #28]
    const float T_max = 32.0f;
 8001ca6:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8001caa:	61bb      	str	r3, [r7, #24]
    const float RH_min = 40.0f;
 8001cac:	4b1b      	ldr	r3, [pc, #108]	@ (8001d1c <Calculate_Suitable_Humidity+0x84>)
 8001cae:	617b      	str	r3, [r7, #20]
    const float RH_max = 60.0f;
 8001cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d20 <Calculate_Suitable_Humidity+0x88>)
 8001cb2:	613b      	str	r3, [r7, #16]
	// linear interpolation
	// slope = (RH_min - RH_max) / (T_max - T_min)
	const static float slope = (RH_min - RH_max) / (T_max - T_min);

    if (temperature_c <= T_min) {
 8001cb4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cb8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc4:	d801      	bhi.n	8001cca <Calculate_Suitable_Humidity+0x32>
        return RH_max;
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	e01c      	b.n	8001d04 <Calculate_Suitable_Humidity+0x6c>
    }
    if (temperature_c >= T_max) {
 8001cca:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cce:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	db01      	blt.n	8001ce0 <Calculate_Suitable_Humidity+0x48>
        return RH_min;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	e011      	b.n	8001d04 <Calculate_Suitable_Humidity+0x6c>
    }

    float rh = RH_max + slope * (temperature_c - T_min);
 8001ce0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ce4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ce8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cec:	4b0d      	ldr	r3, [pc, #52]	@ (8001d24 <Calculate_Suitable_Humidity+0x8c>)
 8001cee:	edd3 7a00 	vldr	s15, [r3]
 8001cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf6:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	edc7 7a03 	vstr	s15, [r7, #12]

    return rh;
 8001d02:	68fb      	ldr	r3, [r7, #12]
}
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eeb0 0a67 	vmov.f32	s0, s15
 8001d0c:	3724      	adds	r7, #36	@ 0x24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	41a00000 	.word	0x41a00000
 8001d1c:	42200000 	.word	0x42200000
 8001d20:	42700000 	.word	0x42700000
 8001d24:	0800a848 	.word	0x0800a848

08001d28 <delay_us>:

void delay_us(uint32_t us) {
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCounter(&htim2, 0);
 8001d30:	4b08      	ldr	r3, [pc, #32]	@ (8001d54 <delay_us+0x2c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2200      	movs	r2, #0
 8001d36:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GetCounter(&htim2) < us);
 8001d38:	bf00      	nop
 8001d3a:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <delay_us+0x2c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d8f9      	bhi.n	8001d3a <delay_us+0x12>
}
 8001d46:	bf00      	nop
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	200007f0 	.word	0x200007f0

08001d58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart2.Instance) {
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <HAL_UART_RxCpltCallback+0x5c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d11e      	bne.n	8001daa <HAL_UART_RxCpltCallback+0x52>
		if (uart_rx_buf_cnt < sizeof(uart_rx_buf)) {
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <HAL_UART_RxCpltCallback+0x60>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b09      	cmp	r3, #9
 8001d72:	d80f      	bhi.n	8001d94 <HAL_UART_RxCpltCallback+0x3c>
			uart_rx_buf[uart_rx_buf_cnt] = uart_chr;
 8001d74:	4b10      	ldr	r3, [pc, #64]	@ (8001db8 <HAL_UART_RxCpltCallback+0x60>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <HAL_UART_RxCpltCallback+0x64>)
 8001d7c:	7819      	ldrb	r1, [r3, #0]
 8001d7e:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <HAL_UART_RxCpltCallback+0x68>)
 8001d80:	5499      	strb	r1, [r3, r2]
			if (uart_rx_buf_cnt == 0) {
 8001d82:	4b0d      	ldr	r3, [pc, #52]	@ (8001db8 <HAL_UART_RxCpltCallback+0x60>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d102      	bne.n	8001d90 <HAL_UART_RxCpltCallback+0x38>
				Uart_Start_Check_Message_Timer();	
 8001d8a:	f7ff fe73 	bl	8001a74 <Uart_Start_Check_Message_Timer>
 8001d8e:	e001      	b.n	8001d94 <HAL_UART_RxCpltCallback+0x3c>
			} else {
				Uart_Reload_Check_Message_Timer();
 8001d90:	f7ff fe82 	bl	8001a98 <Uart_Reload_Check_Message_Timer>
			}
		}
		uart_rx_buf_cnt++;
 8001d94:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <HAL_UART_RxCpltCallback+0x60>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_UART_RxCpltCallback+0x60>)
 8001d9e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &uart_chr, sizeof(uart_chr));
 8001da0:	2201      	movs	r2, #1
 8001da2:	4906      	ldr	r1, [pc, #24]	@ (8001dbc <HAL_UART_RxCpltCallback+0x64>)
 8001da4:	4803      	ldr	r0, [pc, #12]	@ (8001db4 <HAL_UART_RxCpltCallback+0x5c>)
 8001da6:	f003 fcac 	bl	8005702 <HAL_UART_Receive_IT>
	}
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200008c8 	.word	0x200008c8
 8001db8:	20000730 	.word	0x20000730
 8001dbc:	20000731 	.word	0x20000731
 8001dc0:	20000624 	.word	0x20000624

08001dc4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d104      	bne.n	8001de0 <HAL_TIM_PeriodElapsedCallback+0x1c>
		Uart_Stop_Check_Message_Timer();
 8001dd6:	f7ff fe6d 	bl	8001ab4 <Uart_Stop_Check_Message_Timer>
		Handle_Command();
 8001dda:	f000 f827 	bl	8001e2c <Handle_Command>
		if (cur_tick - last_data_sendtime_ms >= (sampling_interval - 100)) {
			last_data_sendtime_ms = HAL_GetTick();
			Send_Data();
		}
	}
}
 8001dde:	e019      	b.n	8001e14 <HAL_TIM_PeriodElapsedCallback+0x50>
	} else if (htim->Instance == TIM4) {
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0e      	ldr	r2, [pc, #56]	@ (8001e20 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d114      	bne.n	8001e14 <HAL_TIM_PeriodElapsedCallback+0x50>
		uint32_t cur_tick = HAL_GetTick();
 8001dea:	f000 fea5 	bl	8002b38 <HAL_GetTick>
 8001dee:	60f8      	str	r0, [r7, #12]
		Measure_And_Control();
 8001df0:	f7ff fe6e 	bl	8001ad0 <Measure_And_Control>
		if (cur_tick - last_data_sendtime_ms >= (sampling_interval - 100)) {
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	1ad2      	subs	r2, r2, r3
 8001dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	3b64      	subs	r3, #100	@ 0x64
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d306      	bcc.n	8001e14 <HAL_TIM_PeriodElapsedCallback+0x50>
			last_data_sendtime_ms = HAL_GetTick();
 8001e06:	f000 fe97 	bl	8002b38 <HAL_GetTick>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001e0e:	6013      	str	r3, [r2, #0]
			Send_Data();
 8001e10:	f7ff fea8 	bl	8001b64 <Send_Data>
}
 8001e14:	bf00      	nop
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40000400 	.word	0x40000400
 8001e20:	40000800 	.word	0x40000800
 8001e24:	20000734 	.word	0x20000734
 8001e28:	2000000c 	.word	0x2000000c

08001e2c <Handle_Command>:

void Handle_Command() {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	if (uart_rx_buf_cnt == UART_RECV_COMMAND_LENGTH && strncmp((char*) uart_rx_buf, "c:", 2) == 0) {
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <Handle_Command+0x50>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b06      	cmp	r3, #6
 8001e36:	d11d      	bne.n	8001e74 <Handle_Command+0x48>
 8001e38:	2202      	movs	r2, #2
 8001e3a:	4911      	ldr	r1, [pc, #68]	@ (8001e80 <Handle_Command+0x54>)
 8001e3c:	4811      	ldr	r0, [pc, #68]	@ (8001e84 <Handle_Command+0x58>)
 8001e3e:	f005 f97e 	bl	800713e <strncmp>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d115      	bne.n	8001e74 <Handle_Command+0x48>
		current_mode = uart_rx_buf[2];
 8001e48:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <Handle_Command+0x58>)
 8001e4a:	789a      	ldrb	r2, [r3, #2]
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <Handle_Command+0x5c>)
 8001e4e:	701a      	strb	r2, [r3, #0]
		sampling_interval = (uint32_t)((((uint32_t)uart_rx_buf[3]) << 8) | (uint32_t)uart_rx_buf[4]) * 1000;
 8001e50:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <Handle_Command+0x58>)
 8001e52:	78db      	ldrb	r3, [r3, #3]
 8001e54:	021b      	lsls	r3, r3, #8
 8001e56:	4a0b      	ldr	r2, [pc, #44]	@ (8001e84 <Handle_Command+0x58>)
 8001e58:	7912      	ldrb	r2, [r2, #4]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e60:	fb02 f303 	mul.w	r3, r2, r3
 8001e64:	4a09      	ldr	r2, [pc, #36]	@ (8001e8c <Handle_Command+0x60>)
 8001e66:	6013      	str	r3, [r2, #0]
		current_hum_threshold = uart_rx_buf[5];
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <Handle_Command+0x58>)
 8001e6a:	795a      	ldrb	r2, [r3, #5]
 8001e6c:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <Handle_Command+0x64>)
 8001e6e:	701a      	strb	r2, [r3, #0]
		Measure_And_Control();
 8001e70:	f7ff fe2e 	bl	8001ad0 <Measure_And_Control>
	}
	Clear_Uart_RxBuffer();
 8001e74:	f000 f80e 	bl	8001e94 <Clear_Uart_RxBuffer>
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000730 	.word	0x20000730
 8001e80:	0800a1f4 	.word	0x0800a1f4
 8001e84:	20000624 	.word	0x20000624
 8001e88:	20000011 	.word	0x20000011
 8001e8c:	2000000c 	.word	0x2000000c
 8001e90:	20000010 	.word	0x20000010

08001e94 <Clear_Uart_RxBuffer>:

void Clear_Uart_RxBuffer() {
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
	uart_rx_buf_cnt = 0;
 8001e98:	4b03      	ldr	r3, [pc, #12]	@ (8001ea8 <Clear_Uart_RxBuffer+0x14>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	701a      	strb	r2, [r3, #0]
}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	20000730 	.word	0x20000730

08001eac <Update_Screen>:

void Update_Screen() {
 8001eac:	b5b0      	push	{r4, r5, r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af02      	add	r7, sp, #8
	char line[24];

	Libs_Ssd1306_Fill(SSD1306_BLACK);
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f7ff fb90 	bl	80015d8 <Libs_Ssd1306_Fill>

	sprintf(line, "tem:%2.1f hum:%3.1f", tem, hum);
 8001eb8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fa4 <Update_Screen+0xf8>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe fb4b 	bl	8000558 <__aeabi_f2d>
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	460d      	mov	r5, r1
 8001ec6:	4b38      	ldr	r3, [pc, #224]	@ (8001fa8 <Update_Screen+0xfc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe fb44 	bl	8000558 <__aeabi_f2d>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4638      	mov	r0, r7
 8001ed6:	e9cd 2300 	strd	r2, r3, [sp]
 8001eda:	4622      	mov	r2, r4
 8001edc:	462b      	mov	r3, r5
 8001ede:	4933      	ldr	r1, [pc, #204]	@ (8001fac <Update_Screen+0x100>)
 8001ee0:	f005 f8c2 	bl	8007068 <siprintf>
	Libs_Ssd1306_SetCursor(2, 0);
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2002      	movs	r0, #2
 8001ee8:	f7ff fcc4 	bl	8001874 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001eec:	4a30      	ldr	r2, [pc, #192]	@ (8001fb0 <Update_Screen+0x104>)
 8001eee:	4638      	mov	r0, r7
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	ca06      	ldmia	r2, {r1, r2}
 8001ef4:	f7ff fc98 	bl	8001828 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "co2:%4ld ppm", co2_ppm);
 8001ef8:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb4 <Update_Screen+0x108>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	463b      	mov	r3, r7
 8001efe:	492e      	ldr	r1, [pc, #184]	@ (8001fb8 <Update_Screen+0x10c>)
 8001f00:	4618      	mov	r0, r3
 8001f02:	f005 f8b1 	bl	8007068 <siprintf>
	Libs_Ssd1306_SetCursor(2, 9);
 8001f06:	2109      	movs	r1, #9
 8001f08:	2002      	movs	r0, #2
 8001f0a:	f7ff fcb3 	bl	8001874 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001f0e:	4a28      	ldr	r2, [pc, #160]	@ (8001fb0 <Update_Screen+0x104>)
 8001f10:	4638      	mov	r0, r7
 8001f12:	2301      	movs	r3, #1
 8001f14:	ca06      	ldmia	r2, {r1, r2}
 8001f16:	f7ff fc87 	bl	8001828 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "mode:%s", current_mode ? "auto" : "manual");
 8001f1a:	4b28      	ldr	r3, [pc, #160]	@ (8001fbc <Update_Screen+0x110>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <Update_Screen+0x7a>
 8001f22:	4a27      	ldr	r2, [pc, #156]	@ (8001fc0 <Update_Screen+0x114>)
 8001f24:	e000      	b.n	8001f28 <Update_Screen+0x7c>
 8001f26:	4a27      	ldr	r2, [pc, #156]	@ (8001fc4 <Update_Screen+0x118>)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4927      	ldr	r1, [pc, #156]	@ (8001fc8 <Update_Screen+0x11c>)
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f005 f89b 	bl	8007068 <siprintf>
	Libs_Ssd1306_SetCursor(2, 18);
 8001f32:	2112      	movs	r1, #18
 8001f34:	2002      	movs	r0, #2
 8001f36:	f7ff fc9d 	bl	8001874 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001fb0 <Update_Screen+0x104>)
 8001f3c:	4638      	mov	r0, r7
 8001f3e:	2301      	movs	r3, #1
 8001f40:	ca06      	ldmia	r2, {r1, r2}
 8001f42:	f7ff fc71 	bl	8001828 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "state:%s", current_state ? "on" : "off");
 8001f46:	4b21      	ldr	r3, [pc, #132]	@ (8001fcc <Update_Screen+0x120>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <Update_Screen+0xa6>
 8001f4e:	4a20      	ldr	r2, [pc, #128]	@ (8001fd0 <Update_Screen+0x124>)
 8001f50:	e000      	b.n	8001f54 <Update_Screen+0xa8>
 8001f52:	4a20      	ldr	r2, [pc, #128]	@ (8001fd4 <Update_Screen+0x128>)
 8001f54:	463b      	mov	r3, r7
 8001f56:	4920      	ldr	r1, [pc, #128]	@ (8001fd8 <Update_Screen+0x12c>)
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f005 f885 	bl	8007068 <siprintf>
	Libs_Ssd1306_SetCursor(2, 27);
 8001f5e:	211b      	movs	r1, #27
 8001f60:	2002      	movs	r0, #2
 8001f62:	f7ff fc87 	bl	8001874 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001f66:	4a12      	ldr	r2, [pc, #72]	@ (8001fb0 <Update_Screen+0x104>)
 8001f68:	4638      	mov	r0, r7
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	ca06      	ldmia	r2, {r1, r2}
 8001f6e:	f7ff fc5b 	bl	8001828 <Libs_Ssd1306_WriteString>

	sprintf((char*) line, "hum th:%d %%", current_hum_threshold);
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <Update_Screen+0x130>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	463b      	mov	r3, r7
 8001f7a:	4919      	ldr	r1, [pc, #100]	@ (8001fe0 <Update_Screen+0x134>)
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f005 f873 	bl	8007068 <siprintf>
	Libs_Ssd1306_SetCursor(2, 36);
 8001f82:	2124      	movs	r1, #36	@ 0x24
 8001f84:	2002      	movs	r0, #2
 8001f86:	f7ff fc75 	bl	8001874 <Libs_Ssd1306_SetCursor>
	Libs_Ssd1306_WriteString(line, Font_6x8, SSD1306_WHITE);
 8001f8a:	4a09      	ldr	r2, [pc, #36]	@ (8001fb0 <Update_Screen+0x104>)
 8001f8c:	4638      	mov	r0, r7
 8001f8e:	2301      	movs	r3, #1
 8001f90:	ca06      	ldmia	r2, {r1, r2}
 8001f92:	f7ff fc49 	bl	8001828 <Libs_Ssd1306_WriteString>

	Libs_Ssd1306_UpdateScreen();
 8001f96:	f7ff fb43 	bl	8001620 <Libs_Ssd1306_UpdateScreen>
}
 8001f9a:	bf00      	nop
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000740 	.word	0x20000740
 8001fa8:	20000744 	.word	0x20000744
 8001fac:	0800a1f8 	.word	0x0800a1f8
 8001fb0:	20000004 	.word	0x20000004
 8001fb4:	2000073c 	.word	0x2000073c
 8001fb8:	0800a20c 	.word	0x0800a20c
 8001fbc:	20000011 	.word	0x20000011
 8001fc0:	0800a21c 	.word	0x0800a21c
 8001fc4:	0800a224 	.word	0x0800a224
 8001fc8:	0800a22c 	.word	0x0800a22c
 8001fcc:	20000739 	.word	0x20000739
 8001fd0:	0800a234 	.word	0x0800a234
 8001fd4:	0800a238 	.word	0x0800a238
 8001fd8:	0800a23c 	.word	0x0800a23c
 8001fdc:	20000010 	.word	0x20000010
 8001fe0:	0800a248 	.word	0x0800a248

08001fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fe8:	f000 fd40 	bl	8002a6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fec:	f000 f812 	bl	8002014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ff0:	f000 fa02 	bl	80023f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001ff4:	f000 f86e 	bl	80020d4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001ff8:	f000 f938 	bl	800226c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001ffc:	f000 f8ea 	bl	80021d4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8002000:	f000 f8ba 	bl	8002178 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002004:	f000 f9ce 	bl	80023a4 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8002008:	f000 f97e 	bl	8002308 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	Air_Monitor_Main();
 800200c:	f7ff fc7c 	bl	8001908 <Air_Monitor_Main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <main+0x2c>

08002014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b094      	sub	sp, #80	@ 0x50
 8002018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800201a:	f107 0320 	add.w	r3, r7, #32
 800201e:	2230      	movs	r2, #48	@ 0x30
 8002020:	2100      	movs	r1, #0
 8002022:	4618      	mov	r0, r3
 8002024:	f005 f883 	bl	800712e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002028:	f107 030c 	add.w	r3, r7, #12
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002038:	2300      	movs	r3, #0
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	4b23      	ldr	r3, [pc, #140]	@ (80020cc <SystemClock_Config+0xb8>)
 800203e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002040:	4a22      	ldr	r2, [pc, #136]	@ (80020cc <SystemClock_Config+0xb8>)
 8002042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002046:	6413      	str	r3, [r2, #64]	@ 0x40
 8002048:	4b20      	ldr	r3, [pc, #128]	@ (80020cc <SystemClock_Config+0xb8>)
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002054:	2300      	movs	r3, #0
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	4b1d      	ldr	r3, [pc, #116]	@ (80020d0 <SystemClock_Config+0xbc>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002060:	4a1b      	ldr	r2, [pc, #108]	@ (80020d0 <SystemClock_Config+0xbc>)
 8002062:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002066:	6013      	str	r3, [r2, #0]
 8002068:	4b19      	ldr	r3, [pc, #100]	@ (80020d0 <SystemClock_Config+0xbc>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002070:	607b      	str	r3, [r7, #4]
 8002072:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002074:	2302      	movs	r3, #2
 8002076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002078:	2301      	movs	r3, #1
 800207a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800207c:	2310      	movs	r3, #16
 800207e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002080:	2300      	movs	r3, #0
 8002082:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002084:	f107 0320 	add.w	r3, r7, #32
 8002088:	4618      	mov	r0, r3
 800208a:	f002 f935 	bl	80042f8 <HAL_RCC_OscConfig>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002094:	f000 fa2e 	bl	80024f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002098:	230f      	movs	r3, #15
 800209a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800209c:	2300      	movs	r3, #0
 800209e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	2100      	movs	r1, #0
 80020b2:	4618      	mov	r0, r3
 80020b4:	f002 fb98 	bl	80047e8 <HAL_RCC_ClockConfig>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80020be:	f000 fa19 	bl	80024f4 <Error_Handler>
  }
}
 80020c2:	bf00      	nop
 80020c4:	3750      	adds	r7, #80	@ 0x50
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40023800 	.word	0x40023800
 80020d0:	40007000 	.word	0x40007000

080020d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80020da:	463b      	mov	r3, r7
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
 80020e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80020e6:	4b21      	ldr	r3, [pc, #132]	@ (800216c <MX_ADC1_Init+0x98>)
 80020e8:	4a21      	ldr	r2, [pc, #132]	@ (8002170 <MX_ADC1_Init+0x9c>)
 80020ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80020ec:	4b1f      	ldr	r3, [pc, #124]	@ (800216c <MX_ADC1_Init+0x98>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80020f2:	4b1e      	ldr	r3, [pc, #120]	@ (800216c <MX_ADC1_Init+0x98>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80020f8:	4b1c      	ldr	r3, [pc, #112]	@ (800216c <MX_ADC1_Init+0x98>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80020fe:	4b1b      	ldr	r3, [pc, #108]	@ (800216c <MX_ADC1_Init+0x98>)
 8002100:	2200      	movs	r2, #0
 8002102:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002104:	4b19      	ldr	r3, [pc, #100]	@ (800216c <MX_ADC1_Init+0x98>)
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800210c:	4b17      	ldr	r3, [pc, #92]	@ (800216c <MX_ADC1_Init+0x98>)
 800210e:	2200      	movs	r2, #0
 8002110:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002112:	4b16      	ldr	r3, [pc, #88]	@ (800216c <MX_ADC1_Init+0x98>)
 8002114:	4a17      	ldr	r2, [pc, #92]	@ (8002174 <MX_ADC1_Init+0xa0>)
 8002116:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <MX_ADC1_Init+0x98>)
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <MX_ADC1_Init+0x98>)
 8002120:	2201      	movs	r2, #1
 8002122:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <MX_ADC1_Init+0x98>)
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800212c:	4b0f      	ldr	r3, [pc, #60]	@ (800216c <MX_ADC1_Init+0x98>)
 800212e:	2201      	movs	r2, #1
 8002130:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002132:	480e      	ldr	r0, [pc, #56]	@ (800216c <MX_ADC1_Init+0x98>)
 8002134:	f000 fd30 	bl	8002b98 <HAL_ADC_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800213e:	f000 f9d9 	bl	80024f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002142:	2300      	movs	r3, #0
 8002144:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002146:	2301      	movs	r3, #1
 8002148:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800214a:	2300      	movs	r3, #0
 800214c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800214e:	463b      	mov	r3, r7
 8002150:	4619      	mov	r1, r3
 8002152:	4806      	ldr	r0, [pc, #24]	@ (800216c <MX_ADC1_Init+0x98>)
 8002154:	f000 fee4 	bl	8002f20 <HAL_ADC_ConfigChannel>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800215e:	f000 f9c9 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000754 	.word	0x20000754
 8002170:	40012000 	.word	0x40012000
 8002174:	0f000001 	.word	0x0f000001

08002178 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800217c:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <MX_I2C1_Init+0x50>)
 800217e:	4a13      	ldr	r2, [pc, #76]	@ (80021cc <MX_I2C1_Init+0x54>)
 8002180:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002182:	4b11      	ldr	r3, [pc, #68]	@ (80021c8 <MX_I2C1_Init+0x50>)
 8002184:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <MX_I2C1_Init+0x58>)
 8002186:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002188:	4b0f      	ldr	r3, [pc, #60]	@ (80021c8 <MX_I2C1_Init+0x50>)
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <MX_I2C1_Init+0x50>)
 8002190:	2200      	movs	r2, #0
 8002192:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002194:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <MX_I2C1_Init+0x50>)
 8002196:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800219a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800219c:	4b0a      	ldr	r3, [pc, #40]	@ (80021c8 <MX_I2C1_Init+0x50>)
 800219e:	2200      	movs	r2, #0
 80021a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021a2:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <MX_I2C1_Init+0x50>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <MX_I2C1_Init+0x50>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021ae:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <MX_I2C1_Init+0x50>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021b4:	4804      	ldr	r0, [pc, #16]	@ (80021c8 <MX_I2C1_Init+0x50>)
 80021b6:	f001 fc43 	bl	8003a40 <HAL_I2C_Init>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021c0:	f000 f998 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	2000079c 	.word	0x2000079c
 80021cc:	40005400 	.word	0x40005400
 80021d0:	000186a0 	.word	0x000186a0

080021d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021da:	f107 0308 	add.w	r3, r7, #8
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e8:	463b      	mov	r3, r7
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <MX_TIM2_Init+0x94>)
 80021f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80021f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002268 <MX_TIM2_Init+0x94>)
 80021fa:	220f      	movs	r2, #15
 80021fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002204:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002206:	f04f 32ff 	mov.w	r2, #4294967295
 800220a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800220c:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <MX_TIM2_Init+0x94>)
 800220e:	2200      	movs	r2, #0
 8002210:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002218:	4813      	ldr	r0, [pc, #76]	@ (8002268 <MX_TIM2_Init+0x94>)
 800221a:	f002 fcc5 	bl	8004ba8 <HAL_TIM_Base_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002224:	f000 f966 	bl	80024f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002228:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800222c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800222e:	f107 0308 	add.w	r3, r7, #8
 8002232:	4619      	mov	r1, r3
 8002234:	480c      	ldr	r0, [pc, #48]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002236:	f002 fefa 	bl	800502e <HAL_TIM_ConfigClockSource>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002240:	f000 f958 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002244:	2300      	movs	r3, #0
 8002246:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002248:	2300      	movs	r3, #0
 800224a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800224c:	463b      	mov	r3, r7
 800224e:	4619      	mov	r1, r3
 8002250:	4805      	ldr	r0, [pc, #20]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002252:	f003 f8f5 	bl	8005440 <HAL_TIMEx_MasterConfigSynchronization>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800225c:	f000 f94a 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002260:	bf00      	nop
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	200007f0 	.word	0x200007f0

0800226c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002272:	f107 0308 	add.w	r3, r7, #8
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002280:	463b      	mov	r3, r7
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002288:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <MX_TIM3_Init+0x94>)
 800228a:	4a1e      	ldr	r2, [pc, #120]	@ (8002304 <MX_TIM3_Init+0x98>)
 800228c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 800228e:	4b1c      	ldr	r3, [pc, #112]	@ (8002300 <MX_TIM3_Init+0x94>)
 8002290:	f240 321f 	movw	r2, #799	@ 0x31f
 8002294:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002296:	4b1a      	ldr	r3, [pc, #104]	@ (8002300 <MX_TIM3_Init+0x94>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 399;
 800229c:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <MX_TIM3_Init+0x94>)
 800229e:	f240 128f 	movw	r2, #399	@ 0x18f
 80022a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a4:	4b16      	ldr	r3, [pc, #88]	@ (8002300 <MX_TIM3_Init+0x94>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <MX_TIM3_Init+0x94>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022b0:	4813      	ldr	r0, [pc, #76]	@ (8002300 <MX_TIM3_Init+0x94>)
 80022b2:	f002 fc79 	bl	8004ba8 <HAL_TIM_Base_Init>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80022bc:	f000 f91a 	bl	80024f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022c6:	f107 0308 	add.w	r3, r7, #8
 80022ca:	4619      	mov	r1, r3
 80022cc:	480c      	ldr	r0, [pc, #48]	@ (8002300 <MX_TIM3_Init+0x94>)
 80022ce:	f002 feae 	bl	800502e <HAL_TIM_ConfigClockSource>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80022d8:	f000 f90c 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022dc:	2300      	movs	r3, #0
 80022de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022e4:	463b      	mov	r3, r7
 80022e6:	4619      	mov	r1, r3
 80022e8:	4805      	ldr	r0, [pc, #20]	@ (8002300 <MX_TIM3_Init+0x94>)
 80022ea:	f003 f8a9 	bl	8005440 <HAL_TIMEx_MasterConfigSynchronization>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80022f4:	f000 f8fe 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022f8:	bf00      	nop
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20000838 	.word	0x20000838
 8002304:	40000400 	.word	0x40000400

08002308 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800230e:	f107 0308 	add.w	r3, r7, #8
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231c:	463b      	mov	r3, r7
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002324:	4b1d      	ldr	r3, [pc, #116]	@ (800239c <MX_TIM4_Init+0x94>)
 8002326:	4a1e      	ldr	r2, [pc, #120]	@ (80023a0 <MX_TIM4_Init+0x98>)
 8002328:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15999;
 800232a:	4b1c      	ldr	r3, [pc, #112]	@ (800239c <MX_TIM4_Init+0x94>)
 800232c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8002330:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002332:	4b1a      	ldr	r3, [pc, #104]	@ (800239c <MX_TIM4_Init+0x94>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4999;
 8002338:	4b18      	ldr	r3, [pc, #96]	@ (800239c <MX_TIM4_Init+0x94>)
 800233a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800233e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002340:	4b16      	ldr	r3, [pc, #88]	@ (800239c <MX_TIM4_Init+0x94>)
 8002342:	2200      	movs	r2, #0
 8002344:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <MX_TIM4_Init+0x94>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800234c:	4813      	ldr	r0, [pc, #76]	@ (800239c <MX_TIM4_Init+0x94>)
 800234e:	f002 fc2b 	bl	8004ba8 <HAL_TIM_Base_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002358:	f000 f8cc 	bl	80024f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800235c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002360:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002362:	f107 0308 	add.w	r3, r7, #8
 8002366:	4619      	mov	r1, r3
 8002368:	480c      	ldr	r0, [pc, #48]	@ (800239c <MX_TIM4_Init+0x94>)
 800236a:	f002 fe60 	bl	800502e <HAL_TIM_ConfigClockSource>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002374:	f000 f8be 	bl	80024f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002378:	2300      	movs	r3, #0
 800237a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002380:	463b      	mov	r3, r7
 8002382:	4619      	mov	r1, r3
 8002384:	4805      	ldr	r0, [pc, #20]	@ (800239c <MX_TIM4_Init+0x94>)
 8002386:	f003 f85b 	bl	8005440 <HAL_TIMEx_MasterConfigSynchronization>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002390:	f000 f8b0 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002394:	bf00      	nop
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000880 	.word	0x20000880
 80023a0:	40000800 	.word	0x40000800

080023a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023a8:	4b11      	ldr	r3, [pc, #68]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023aa:	4a12      	ldr	r2, [pc, #72]	@ (80023f4 <MX_USART2_UART_Init+0x50>)
 80023ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023b6:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023bc:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023be:	2200      	movs	r2, #0
 80023c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023c2:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023c8:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023ca:	220c      	movs	r2, #12
 80023cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d4:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023da:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <MX_USART2_UART_Init+0x4c>)
 80023dc:	f003 f8b2 	bl	8005544 <HAL_UART_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023e6:	f000 f885 	bl	80024f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200008c8 	.word	0x200008c8
 80023f4:	40004400 	.word	0x40004400

080023f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b088      	sub	sp, #32
 80023fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fe:	f107 030c 	add.w	r3, r7, #12
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	605a      	str	r2, [r3, #4]
 8002408:	609a      	str	r2, [r3, #8]
 800240a:	60da      	str	r2, [r3, #12]
 800240c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b35      	ldr	r3, [pc, #212]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a34      	ldr	r2, [pc, #208]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002418:	f043 0304 	orr.w	r3, r3, #4
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	607b      	str	r3, [r7, #4]
 800242e:	4b2e      	ldr	r3, [pc, #184]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	4a2d      	ldr	r2, [pc, #180]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6313      	str	r3, [r2, #48]	@ 0x30
 800243a:	4b2b      	ldr	r3, [pc, #172]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	607b      	str	r3, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002446:	2300      	movs	r3, #0
 8002448:	603b      	str	r3, [r7, #0]
 800244a:	4b27      	ldr	r3, [pc, #156]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244e:	4a26      	ldr	r2, [pc, #152]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002450:	f043 0302 	orr.w	r3, r3, #2
 8002454:	6313      	str	r3, [r2, #48]	@ 0x30
 8002456:	4b24      	ldr	r3, [pc, #144]	@ (80024e8 <MX_GPIO_Init+0xf0>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	603b      	str	r3, [r7, #0]
 8002460:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8002462:	2200      	movs	r2, #0
 8002464:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002468:	4820      	ldr	r0, [pc, #128]	@ (80024ec <MX_GPIO_Init+0xf4>)
 800246a:	f001 fab7 	bl	80039dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT_GPIO_Port, DHT_Pin, GPIO_PIN_RESET);
 800246e:	2200      	movs	r2, #0
 8002470:	2104      	movs	r1, #4
 8002472:	481f      	ldr	r0, [pc, #124]	@ (80024f0 <MX_GPIO_Init+0xf8>)
 8002474:	f001 fab2 	bl	80039dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 8002478:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800247c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800247e:	2301      	movs	r3, #1
 8002480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002486:	2300      	movs	r3, #0
 8002488:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 800248a:	f107 030c 	add.w	r3, r7, #12
 800248e:	4619      	mov	r1, r3
 8002490:	4816      	ldr	r0, [pc, #88]	@ (80024ec <MX_GPIO_Init+0xf4>)
 8002492:	f001 f907 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT_Pin */
  GPIO_InitStruct.Pin = DHT_Pin;
 8002496:	2304      	movs	r3, #4
 8002498:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249a:	2301      	movs	r3, #1
 800249c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DHT_GPIO_Port, &GPIO_InitStruct);
 80024a6:	f107 030c 	add.w	r3, r7, #12
 80024aa:	4619      	mov	r1, r3
 80024ac:	4810      	ldr	r0, [pc, #64]	@ (80024f0 <MX_GPIO_Init+0xf8>)
 80024ae:	f001 f8f9 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	4619      	mov	r1, r3
 80024c8:	4809      	ldr	r0, [pc, #36]	@ (80024f0 <MX_GPIO_Init+0xf8>)
 80024ca:	f001 f8eb 	bl	80036a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2107      	movs	r1, #7
 80024d2:	2028      	movs	r0, #40	@ 0x28
 80024d4:	f001 f81d 	bl	8003512 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024d8:	2028      	movs	r0, #40	@ 0x28
 80024da:	f001 f836 	bl	800354a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024de:	bf00      	nop
 80024e0:	3720      	adds	r7, #32
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40020800 	.word	0x40020800
 80024f0:	40020400 	.word	0x40020400

080024f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024f8:	b672      	cpsid	i
}
 80024fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024fc:	bf00      	nop
 80024fe:	e7fd      	b.n	80024fc <Error_Handler+0x8>

08002500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	607b      	str	r3, [r7, #4]
 800250a:	4b10      	ldr	r3, [pc, #64]	@ (800254c <HAL_MspInit+0x4c>)
 800250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250e:	4a0f      	ldr	r2, [pc, #60]	@ (800254c <HAL_MspInit+0x4c>)
 8002510:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002514:	6453      	str	r3, [r2, #68]	@ 0x44
 8002516:	4b0d      	ldr	r3, [pc, #52]	@ (800254c <HAL_MspInit+0x4c>)
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800251e:	607b      	str	r3, [r7, #4]
 8002520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	603b      	str	r3, [r7, #0]
 8002526:	4b09      	ldr	r3, [pc, #36]	@ (800254c <HAL_MspInit+0x4c>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252a:	4a08      	ldr	r2, [pc, #32]	@ (800254c <HAL_MspInit+0x4c>)
 800252c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002530:	6413      	str	r3, [r2, #64]	@ 0x40
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_MspInit+0x4c>)
 8002534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800

08002550 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	@ 0x28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 0314 	add.w	r3, r7, #20
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a17      	ldr	r2, [pc, #92]	@ (80025cc <HAL_ADC_MspInit+0x7c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d127      	bne.n	80025c2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	613b      	str	r3, [r7, #16]
 8002576:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <HAL_ADC_MspInit+0x80>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a15      	ldr	r2, [pc, #84]	@ (80025d0 <HAL_ADC_MspInit+0x80>)
 800257c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b13      	ldr	r3, [pc, #76]	@ (80025d0 <HAL_ADC_MspInit+0x80>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800258a:	613b      	str	r3, [r7, #16]
 800258c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	4b0f      	ldr	r3, [pc, #60]	@ (80025d0 <HAL_ADC_MspInit+0x80>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	4a0e      	ldr	r2, [pc, #56]	@ (80025d0 <HAL_ADC_MspInit+0x80>)
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	6313      	str	r3, [r2, #48]	@ 0x30
 800259e:	4b0c      	ldr	r3, [pc, #48]	@ (80025d0 <HAL_ADC_MspInit+0x80>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025aa:	2301      	movs	r3, #1
 80025ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025ae:	2303      	movs	r3, #3
 80025b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b6:	f107 0314 	add.w	r3, r7, #20
 80025ba:	4619      	mov	r1, r3
 80025bc:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <HAL_ADC_MspInit+0x84>)
 80025be:	f001 f871 	bl	80036a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80025c2:	bf00      	nop
 80025c4:	3728      	adds	r7, #40	@ 0x28
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40012000 	.word	0x40012000
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40020000 	.word	0x40020000

080025d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	@ 0x28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a19      	ldr	r2, [pc, #100]	@ (800265c <HAL_I2C_MspInit+0x84>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d12b      	bne.n	8002652 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	4b18      	ldr	r3, [pc, #96]	@ (8002660 <HAL_I2C_MspInit+0x88>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	4a17      	ldr	r2, [pc, #92]	@ (8002660 <HAL_I2C_MspInit+0x88>)
 8002604:	f043 0302 	orr.w	r3, r3, #2
 8002608:	6313      	str	r3, [r2, #48]	@ 0x30
 800260a:	4b15      	ldr	r3, [pc, #84]	@ (8002660 <HAL_I2C_MspInit+0x88>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002616:	23c0      	movs	r3, #192	@ 0xc0
 8002618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800261a:	2312      	movs	r3, #18
 800261c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002622:	2303      	movs	r3, #3
 8002624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002626:	2304      	movs	r3, #4
 8002628:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800262a:	f107 0314 	add.w	r3, r7, #20
 800262e:	4619      	mov	r1, r3
 8002630:	480c      	ldr	r0, [pc, #48]	@ (8002664 <HAL_I2C_MspInit+0x8c>)
 8002632:	f001 f837 	bl	80036a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	4b09      	ldr	r3, [pc, #36]	@ (8002660 <HAL_I2C_MspInit+0x88>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	4a08      	ldr	r2, [pc, #32]	@ (8002660 <HAL_I2C_MspInit+0x88>)
 8002640:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002644:	6413      	str	r3, [r2, #64]	@ 0x40
 8002646:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <HAL_I2C_MspInit+0x88>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002652:	bf00      	nop
 8002654:	3728      	adds	r7, #40	@ 0x28
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40005400 	.word	0x40005400
 8002660:	40023800 	.word	0x40023800
 8002664:	40020400 	.word	0x40020400

08002668 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002678:	d10e      	bne.n	8002698 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	4b24      	ldr	r3, [pc, #144]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002682:	4a23      	ldr	r2, [pc, #140]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6413      	str	r3, [r2, #64]	@ 0x40
 800268a:	4b21      	ldr	r3, [pc, #132]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002696:	e036      	b.n	8002706 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a1d      	ldr	r2, [pc, #116]	@ (8002714 <HAL_TIM_Base_MspInit+0xac>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d116      	bne.n	80026d0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	4a19      	ldr	r2, [pc, #100]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 80026ac:	f043 0302 	orr.w	r3, r3, #2
 80026b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b2:	4b17      	ldr	r3, [pc, #92]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80026be:	2200      	movs	r2, #0
 80026c0:	2103      	movs	r1, #3
 80026c2:	201d      	movs	r0, #29
 80026c4:	f000 ff25 	bl	8003512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026c8:	201d      	movs	r0, #29
 80026ca:	f000 ff3e 	bl	800354a <HAL_NVIC_EnableIRQ>
}
 80026ce:	e01a      	b.n	8002706 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a10      	ldr	r2, [pc, #64]	@ (8002718 <HAL_TIM_Base_MspInit+0xb0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d115      	bne.n	8002706 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	4b0c      	ldr	r3, [pc, #48]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 80026e4:	f043 0304 	orr.w	r3, r3, #4
 80026e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ea:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <HAL_TIM_Base_MspInit+0xa8>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2104      	movs	r1, #4
 80026fa:	201e      	movs	r0, #30
 80026fc:	f000 ff09 	bl	8003512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002700:	201e      	movs	r0, #30
 8002702:	f000 ff22 	bl	800354a <HAL_NVIC_EnableIRQ>
}
 8002706:	bf00      	nop
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40023800 	.word	0x40023800
 8002714:	40000400 	.word	0x40000400
 8002718:	40000800 	.word	0x40000800

0800271c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	@ 0x28
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002724:	f107 0314 	add.w	r3, r7, #20
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1d      	ldr	r2, [pc, #116]	@ (80027b0 <HAL_UART_MspInit+0x94>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d133      	bne.n	80027a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800273e:	2300      	movs	r3, #0
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	4b1c      	ldr	r3, [pc, #112]	@ (80027b4 <HAL_UART_MspInit+0x98>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	4a1b      	ldr	r2, [pc, #108]	@ (80027b4 <HAL_UART_MspInit+0x98>)
 8002748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800274c:	6413      	str	r3, [r2, #64]	@ 0x40
 800274e:	4b19      	ldr	r3, [pc, #100]	@ (80027b4 <HAL_UART_MspInit+0x98>)
 8002750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002756:	613b      	str	r3, [r7, #16]
 8002758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	4b15      	ldr	r3, [pc, #84]	@ (80027b4 <HAL_UART_MspInit+0x98>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	4a14      	ldr	r2, [pc, #80]	@ (80027b4 <HAL_UART_MspInit+0x98>)
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	6313      	str	r3, [r2, #48]	@ 0x30
 800276a:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_UART_MspInit+0x98>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002776:	230c      	movs	r3, #12
 8002778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277a:	2302      	movs	r3, #2
 800277c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002786:	2307      	movs	r3, #7
 8002788:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278a:	f107 0314 	add.w	r3, r7, #20
 800278e:	4619      	mov	r1, r3
 8002790:	4809      	ldr	r0, [pc, #36]	@ (80027b8 <HAL_UART_MspInit+0x9c>)
 8002792:	f000 ff87 	bl	80036a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 4, 0);
 8002796:	2200      	movs	r2, #0
 8002798:	2104      	movs	r1, #4
 800279a:	2026      	movs	r0, #38	@ 0x26
 800279c:	f000 feb9 	bl	8003512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80027a0:	2026      	movs	r0, #38	@ 0x26
 80027a2:	f000 fed2 	bl	800354a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027a6:	bf00      	nop
 80027a8:	3728      	adds	r7, #40	@ 0x28
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40004400 	.word	0x40004400
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40020000 	.word	0x40020000

080027bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <NMI_Handler+0x4>

080027c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <HardFault_Handler+0x4>

080027cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <MemManage_Handler+0x4>

080027d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <BusFault_Handler+0x4>

080027dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e0:	bf00      	nop
 80027e2:	e7fd      	b.n	80027e0 <UsageFault_Handler+0x4>

080027e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027f2:	b480      	push	{r7}
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002812:	f000 f97d 	bl	8002b10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002820:	4802      	ldr	r0, [pc, #8]	@ (800282c <TIM3_IRQHandler+0x10>)
 8002822:	f002 fafc 	bl	8004e1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000838 	.word	0x20000838

08002830 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002834:	4802      	ldr	r0, [pc, #8]	@ (8002840 <TIM4_IRQHandler+0x10>)
 8002836:	f002 faf2 	bl	8004e1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000880 	.word	0x20000880

08002844 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002848:	4802      	ldr	r0, [pc, #8]	@ (8002854 <USART2_IRQHandler+0x10>)
 800284a:	f002 ff8b 	bl	8005764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	200008c8 	.word	0x200008c8

08002858 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800285c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002860:	f001 f8d6 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002864:	bf00      	nop
 8002866:	bd80      	pop	{r7, pc}

08002868 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return 1;
 800286c:	2301      	movs	r3, #1
}
 800286e:	4618      	mov	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <_kill>:

int _kill(int pid, int sig)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002882:	f004 fcb9 	bl	80071f8 <__errno>
 8002886:	4603      	mov	r3, r0
 8002888:	2216      	movs	r2, #22
 800288a:	601a      	str	r2, [r3, #0]
  return -1;
 800288c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002890:	4618      	mov	r0, r3
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <_exit>:

void _exit (int status)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028a0:	f04f 31ff 	mov.w	r1, #4294967295
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7ff ffe7 	bl	8002878 <_kill>
  while (1) {}    /* Make sure we hang here */
 80028aa:	bf00      	nop
 80028ac:	e7fd      	b.n	80028aa <_exit+0x12>

080028ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b086      	sub	sp, #24
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	60f8      	str	r0, [r7, #12]
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	e00a      	b.n	80028d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028c0:	f3af 8000 	nop.w
 80028c4:	4601      	mov	r1, r0
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	1c5a      	adds	r2, r3, #1
 80028ca:	60ba      	str	r2, [r7, #8]
 80028cc:	b2ca      	uxtb	r2, r1
 80028ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	dbf0      	blt.n	80028c0 <_read+0x12>
  }

  return len;
 80028de:	687b      	ldr	r3, [r7, #4]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	e009      	b.n	800290e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	60ba      	str	r2, [r7, #8]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	3301      	adds	r3, #1
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	429a      	cmp	r2, r3
 8002914:	dbf1      	blt.n	80028fa <_write+0x12>
  }
  return len;
 8002916:	687b      	ldr	r3, [r7, #4]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <_close>:

int _close(int file)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002928:	f04f 33ff 	mov.w	r3, #4294967295
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002948:	605a      	str	r2, [r3, #4]
  return 0;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <_isatty>:

int _isatty(int file)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002960:	2301      	movs	r3, #1
}
 8002962:	4618      	mov	r0, r3
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800296e:	b480      	push	{r7}
 8002970:	b085      	sub	sp, #20
 8002972:	af00      	add	r7, sp, #0
 8002974:	60f8      	str	r0, [r7, #12]
 8002976:	60b9      	str	r1, [r7, #8]
 8002978:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002990:	4a14      	ldr	r2, [pc, #80]	@ (80029e4 <_sbrk+0x5c>)
 8002992:	4b15      	ldr	r3, [pc, #84]	@ (80029e8 <_sbrk+0x60>)
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800299c:	4b13      	ldr	r3, [pc, #76]	@ (80029ec <_sbrk+0x64>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d102      	bne.n	80029aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029a4:	4b11      	ldr	r3, [pc, #68]	@ (80029ec <_sbrk+0x64>)
 80029a6:	4a12      	ldr	r2, [pc, #72]	@ (80029f0 <_sbrk+0x68>)
 80029a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029aa:	4b10      	ldr	r3, [pc, #64]	@ (80029ec <_sbrk+0x64>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4413      	add	r3, r2
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d207      	bcs.n	80029c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029b8:	f004 fc1e 	bl	80071f8 <__errno>
 80029bc:	4603      	mov	r3, r0
 80029be:	220c      	movs	r2, #12
 80029c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029c2:	f04f 33ff 	mov.w	r3, #4294967295
 80029c6:	e009      	b.n	80029dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029c8:	4b08      	ldr	r3, [pc, #32]	@ (80029ec <_sbrk+0x64>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ce:	4b07      	ldr	r3, [pc, #28]	@ (80029ec <_sbrk+0x64>)
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4413      	add	r3, r2
 80029d6:	4a05      	ldr	r2, [pc, #20]	@ (80029ec <_sbrk+0x64>)
 80029d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029da:	68fb      	ldr	r3, [r7, #12]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20018000 	.word	0x20018000
 80029e8:	00000400 	.word	0x00000400
 80029ec:	2000090c 	.word	0x2000090c
 80029f0:	20000a60 	.word	0x20000a60

080029f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029f8:	4b06      	ldr	r3, [pc, #24]	@ (8002a14 <SystemInit+0x20>)
 80029fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fe:	4a05      	ldr	r2, [pc, #20]	@ (8002a14 <SystemInit+0x20>)
 8002a00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a08:	bf00      	nop
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	e000ed00 	.word	0xe000ed00

08002a18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a1c:	480d      	ldr	r0, [pc, #52]	@ (8002a54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a1e:	490e      	ldr	r1, [pc, #56]	@ (8002a58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a20:	4a0e      	ldr	r2, [pc, #56]	@ (8002a5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a24:	e002      	b.n	8002a2c <LoopCopyDataInit>

08002a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a2a:	3304      	adds	r3, #4

08002a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a30:	d3f9      	bcc.n	8002a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a32:	4a0b      	ldr	r2, [pc, #44]	@ (8002a60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a34:	4c0b      	ldr	r4, [pc, #44]	@ (8002a64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a38:	e001      	b.n	8002a3e <LoopFillZerobss>

08002a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a3c:	3204      	adds	r2, #4

08002a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a40:	d3fb      	bcc.n	8002a3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a42:	f7ff ffd7 	bl	80029f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a46:	f004 fbdd 	bl	8007204 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a4a:	f7ff facb 	bl	8001fe4 <main>
  bx  lr    
 8002a4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a58:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002a5c:	0800ac18 	.word	0x0800ac18
  ldr r2, =_sbss
 8002a60:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002a64:	20000a60 	.word	0x20000a60

08002a68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a68:	e7fe      	b.n	8002a68 <ADC_IRQHandler>
	...

08002a6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a70:	4b0e      	ldr	r3, [pc, #56]	@ (8002aac <HAL_Init+0x40>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a0d      	ldr	r2, [pc, #52]	@ (8002aac <HAL_Init+0x40>)
 8002a76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002aac <HAL_Init+0x40>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <HAL_Init+0x40>)
 8002a82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a88:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <HAL_Init+0x40>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a07      	ldr	r2, [pc, #28]	@ (8002aac <HAL_Init+0x40>)
 8002a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a94:	2003      	movs	r0, #3
 8002a96:	f000 fd31 	bl	80034fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	f000 f808 	bl	8002ab0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002aa0:	f7ff fd2e 	bl	8002500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00

08002ab0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ab8:	4b12      	ldr	r3, [pc, #72]	@ (8002b04 <HAL_InitTick+0x54>)
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <HAL_InitTick+0x58>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ac6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 fd49 	bl	8003566 <HAL_SYSTICK_Config>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e00e      	b.n	8002afc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b0f      	cmp	r3, #15
 8002ae2:	d80a      	bhi.n	8002afa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aec:	f000 fd11 	bl	8003512 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002af0:	4a06      	ldr	r2, [pc, #24]	@ (8002b0c <HAL_InitTick+0x5c>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
 8002af8:	e000      	b.n	8002afc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20000014 	.word	0x20000014
 8002b08:	2000001c 	.word	0x2000001c
 8002b0c:	20000018 	.word	0x20000018

08002b10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b14:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <HAL_IncTick+0x20>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4b06      	ldr	r3, [pc, #24]	@ (8002b34 <HAL_IncTick+0x24>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4413      	add	r3, r2
 8002b20:	4a04      	ldr	r2, [pc, #16]	@ (8002b34 <HAL_IncTick+0x24>)
 8002b22:	6013      	str	r3, [r2, #0]
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	2000001c 	.word	0x2000001c
 8002b34:	20000910 	.word	0x20000910

08002b38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b3c:	4b03      	ldr	r3, [pc, #12]	@ (8002b4c <HAL_GetTick+0x14>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	20000910 	.word	0x20000910

08002b50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b58:	f7ff ffee 	bl	8002b38 <HAL_GetTick>
 8002b5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b68:	d005      	beq.n	8002b76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b94 <HAL_Delay+0x44>)
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	461a      	mov	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4413      	add	r3, r2
 8002b74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b76:	bf00      	nop
 8002b78:	f7ff ffde 	bl	8002b38 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d8f7      	bhi.n	8002b78 <HAL_Delay+0x28>
  {
  }
}
 8002b88:	bf00      	nop
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	2000001c 	.word	0x2000001c

08002b98 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e033      	b.n	8002c16 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d109      	bne.n	8002bca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff fcca 	bl	8002550 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d118      	bne.n	8002c08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bde:	f023 0302 	bic.w	r3, r3, #2
 8002be2:	f043 0202 	orr.w	r2, r3, #2
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 faba 	bl	8003164 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	f023 0303 	bic.w	r3, r3, #3
 8002bfe:	f043 0201 	orr.w	r2, r3, #1
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c06:	e001      	b.n	8002c0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
	...

08002c20 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d101      	bne.n	8002c3a <HAL_ADC_Start+0x1a>
 8002c36:	2302      	movs	r3, #2
 8002c38:	e097      	b.n	8002d6a <HAL_ADC_Start+0x14a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d018      	beq.n	8002c82 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 0201 	orr.w	r2, r2, #1
 8002c5e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c60:	4b45      	ldr	r3, [pc, #276]	@ (8002d78 <HAL_ADC_Start+0x158>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a45      	ldr	r2, [pc, #276]	@ (8002d7c <HAL_ADC_Start+0x15c>)
 8002c66:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6a:	0c9a      	lsrs	r2, r3, #18
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	4413      	add	r3, r2
 8002c72:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002c74:	e002      	b.n	8002c7c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f9      	bne.n	8002c76 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d15f      	bne.n	8002d50 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c94:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002c98:	f023 0301 	bic.w	r3, r3, #1
 8002c9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d007      	beq.n	8002cc2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cce:	d106      	bne.n	8002cde <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd4:	f023 0206 	bic.w	r2, r3, #6
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	645a      	str	r2, [r3, #68]	@ 0x44
 8002cdc:	e002      	b.n	8002ce4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	645a      	str	r2, [r3, #68]	@ 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cec:	4b24      	ldr	r3, [pc, #144]	@ (8002d80 <HAL_ADC_Start+0x160>)
 8002cee:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002cf8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 031f 	and.w	r3, r3, #31
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10f      	bne.n	8002d26 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d129      	bne.n	8002d68 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689a      	ldr	r2, [r3, #8]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	e020      	b.n	8002d68 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a16      	ldr	r2, [pc, #88]	@ (8002d84 <HAL_ADC_Start+0x164>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d11b      	bne.n	8002d68 <HAL_ADC_Start+0x148>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d114      	bne.n	8002d68 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d4c:	609a      	str	r2, [r3, #8]
 8002d4e:	e00b      	b.n	8002d68 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d54:	f043 0210 	orr.w	r2, r3, #16
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d60:	f043 0201 	orr.w	r2, r3, #1
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	20000014 	.word	0x20000014
 8002d7c:	431bde83 	.word	0x431bde83
 8002d80:	40012300 	.word	0x40012300
 8002d84:	40012000 	.word	0x40012000

08002d88 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <HAL_ADC_Stop+0x16>
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e021      	b.n	8002de2 <HAL_ADC_Stop+0x5a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0201 	bic.w	r2, r2, #1
 8002db4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d109      	bne.n	8002dd8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002dcc:	f023 0301 	bic.w	r3, r3, #1
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b084      	sub	sp, #16
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e0a:	d113      	bne.n	8002e34 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e1a:	d10b      	bne.n	8002e34 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e20:	f043 0220 	orr.w	r2, r3, #32
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e063      	b.n	8002efc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002e34:	f7ff fe80 	bl	8002b38 <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e3a:	e021      	b.n	8002e80 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e42:	d01d      	beq.n	8002e80 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d007      	beq.n	8002e5a <HAL_ADC_PollForConversion+0x6c>
 8002e4a:	f7ff fe75 	bl	8002b38 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d212      	bcs.n	8002e80 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d00b      	beq.n	8002e80 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6c:	f043 0204 	orr.w	r2, r3, #4
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e03d      	b.n	8002efc <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d1d6      	bne.n	8002e3c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f06f 0212 	mvn.w	r2, #18
 8002e96:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d123      	bne.n	8002efa <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d11f      	bne.n	8002efa <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d006      	beq.n	8002ed6 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d111      	bne.n	8002efa <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d105      	bne.n	8002efa <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f043 0201 	orr.w	r2, r3, #1
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
	...

08002f20 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x1c>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e105      	b.n	8003148 <HAL_ADC_ConfigChannel+0x228>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2b09      	cmp	r3, #9
 8002f4a:	d925      	bls.n	8002f98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68d9      	ldr	r1, [r3, #12]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4413      	add	r3, r2
 8002f60:	3b1e      	subs	r3, #30
 8002f62:	2207      	movs	r2, #7
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43da      	mvns	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	400a      	ands	r2, r1
 8002f70:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68d9      	ldr	r1, [r3, #12]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	4618      	mov	r0, r3
 8002f84:	4603      	mov	r3, r0
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4403      	add	r3, r0
 8002f8a:	3b1e      	subs	r3, #30
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	60da      	str	r2, [r3, #12]
 8002f96:	e022      	b.n	8002fde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6919      	ldr	r1, [r3, #16]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	4413      	add	r3, r2
 8002fac:	2207      	movs	r2, #7
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	43da      	mvns	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	400a      	ands	r2, r1
 8002fba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6919      	ldr	r1, [r3, #16]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	4618      	mov	r0, r3
 8002fce:	4603      	mov	r3, r0
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	4403      	add	r3, r0
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d824      	bhi.n	8003030 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	3b05      	subs	r3, #5
 8002ff8:	221f      	movs	r2, #31
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43da      	mvns	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	400a      	ands	r2, r1
 8003006:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	b29b      	uxth	r3, r3
 8003014:	4618      	mov	r0, r3
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	3b05      	subs	r3, #5
 8003022:	fa00 f203 	lsl.w	r2, r0, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	635a      	str	r2, [r3, #52]	@ 0x34
 800302e:	e04c      	b.n	80030ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b0c      	cmp	r3, #12
 8003036:	d824      	bhi.n	8003082 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	3b23      	subs	r3, #35	@ 0x23
 800304a:	221f      	movs	r2, #31
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43da      	mvns	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	400a      	ands	r2, r1
 8003058:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	b29b      	uxth	r3, r3
 8003066:	4618      	mov	r0, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	3b23      	subs	r3, #35	@ 0x23
 8003074:	fa00 f203 	lsl.w	r2, r0, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003080:	e023      	b.n	80030ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	4613      	mov	r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	4413      	add	r3, r2
 8003092:	3b41      	subs	r3, #65	@ 0x41
 8003094:	221f      	movs	r2, #31
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	43da      	mvns	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	400a      	ands	r2, r1
 80030a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	4618      	mov	r0, r3
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	3b41      	subs	r3, #65	@ 0x41
 80030be:	fa00 f203 	lsl.w	r2, r0, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030ca:	4b22      	ldr	r3, [pc, #136]	@ (8003154 <HAL_ADC_ConfigChannel+0x234>)
 80030cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a21      	ldr	r2, [pc, #132]	@ (8003158 <HAL_ADC_ConfigChannel+0x238>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d109      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x1cc>
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b12      	cmp	r3, #18
 80030de:	d105      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a19      	ldr	r2, [pc, #100]	@ (8003158 <HAL_ADC_ConfigChannel+0x238>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d123      	bne.n	800313e <HAL_ADC_ConfigChannel+0x21e>
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2b10      	cmp	r3, #16
 80030fc:	d003      	beq.n	8003106 <HAL_ADC_ConfigChannel+0x1e6>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2b11      	cmp	r3, #17
 8003104:	d11b      	bne.n	800313e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2b10      	cmp	r3, #16
 8003118:	d111      	bne.n	800313e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800311a:	4b10      	ldr	r3, [pc, #64]	@ (800315c <HAL_ADC_ConfigChannel+0x23c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a10      	ldr	r2, [pc, #64]	@ (8003160 <HAL_ADC_ConfigChannel+0x240>)
 8003120:	fba2 2303 	umull	r2, r3, r2, r3
 8003124:	0c9a      	lsrs	r2, r3, #18
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003130:	e002      	b.n	8003138 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	3b01      	subs	r3, #1
 8003136:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f9      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	40012300 	.word	0x40012300
 8003158:	40012000 	.word	0x40012000
 800315c:	20000014 	.word	0x20000014
 8003160:	431bde83 	.word	0x431bde83

08003164 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800316c:	4b79      	ldr	r3, [pc, #484]	@ (8003354 <ADC_Init+0x1f0>)
 800316e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	685a      	ldr	r2, [r3, #4]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	431a      	orrs	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	021a      	lsls	r2, r3, #8
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	430a      	orrs	r2, r1
 80031ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80031bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6859      	ldr	r1, [r3, #4]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6899      	ldr	r1, [r3, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f6:	4a58      	ldr	r2, [pc, #352]	@ (8003358 <ADC_Init+0x1f4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d022      	beq.n	8003242 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800320a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6899      	ldr	r1, [r3, #8]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	430a      	orrs	r2, r1
 800321c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800322c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6899      	ldr	r1, [r3, #8]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	e00f      	b.n	8003262 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003250:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003260:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 0202 	bic.w	r2, r2, #2
 8003270:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6899      	ldr	r1, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	7e1b      	ldrb	r3, [r3, #24]
 800327c:	005a      	lsls	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 3020 	ldrb.w	r3, [r3, #32]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d01b      	beq.n	80032c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800329e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685a      	ldr	r2, [r3, #4]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80032ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6859      	ldr	r1, [r3, #4]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	3b01      	subs	r3, #1
 80032bc:	035a      	lsls	r2, r3, #13
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	e007      	b.n	80032d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80032e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	051a      	lsls	r2, r3, #20
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800330c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6899      	ldr	r1, [r3, #8]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800331a:	025a      	lsls	r2, r3, #9
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003332:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6899      	ldr	r1, [r3, #8]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	029a      	lsls	r2, r3, #10
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	609a      	str	r2, [r3, #8]
}
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	40012300 	.word	0x40012300
 8003358:	0f000001 	.word	0x0f000001

0800335c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800336c:	4b0c      	ldr	r3, [pc, #48]	@ (80033a0 <__NVIC_SetPriorityGrouping+0x44>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003378:	4013      	ands	r3, r2
 800337a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003384:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003388:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800338c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800338e:	4a04      	ldr	r2, [pc, #16]	@ (80033a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	60d3      	str	r3, [r2, #12]
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr
 80033a0:	e000ed00 	.word	0xe000ed00

080033a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033a8:	4b04      	ldr	r3, [pc, #16]	@ (80033bc <__NVIC_GetPriorityGrouping+0x18>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	0a1b      	lsrs	r3, r3, #8
 80033ae:	f003 0307 	and.w	r3, r3, #7
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	e000ed00 	.word	0xe000ed00

080033c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	db0b      	blt.n	80033ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033d2:	79fb      	ldrb	r3, [r7, #7]
 80033d4:	f003 021f 	and.w	r2, r3, #31
 80033d8:	4907      	ldr	r1, [pc, #28]	@ (80033f8 <__NVIC_EnableIRQ+0x38>)
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	095b      	lsrs	r3, r3, #5
 80033e0:	2001      	movs	r0, #1
 80033e2:	fa00 f202 	lsl.w	r2, r0, r2
 80033e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	e000e100 	.word	0xe000e100

080033fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	6039      	str	r1, [r7, #0]
 8003406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340c:	2b00      	cmp	r3, #0
 800340e:	db0a      	blt.n	8003426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	b2da      	uxtb	r2, r3
 8003414:	490c      	ldr	r1, [pc, #48]	@ (8003448 <__NVIC_SetPriority+0x4c>)
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	0112      	lsls	r2, r2, #4
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	440b      	add	r3, r1
 8003420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003424:	e00a      	b.n	800343c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	b2da      	uxtb	r2, r3
 800342a:	4908      	ldr	r1, [pc, #32]	@ (800344c <__NVIC_SetPriority+0x50>)
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	3b04      	subs	r3, #4
 8003434:	0112      	lsls	r2, r2, #4
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	440b      	add	r3, r1
 800343a:	761a      	strb	r2, [r3, #24]
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	e000e100 	.word	0xe000e100
 800344c:	e000ed00 	.word	0xe000ed00

08003450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003450:	b480      	push	{r7}
 8003452:	b089      	sub	sp, #36	@ 0x24
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	f1c3 0307 	rsb	r3, r3, #7
 800346a:	2b04      	cmp	r3, #4
 800346c:	bf28      	it	cs
 800346e:	2304      	movcs	r3, #4
 8003470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	3304      	adds	r3, #4
 8003476:	2b06      	cmp	r3, #6
 8003478:	d902      	bls.n	8003480 <NVIC_EncodePriority+0x30>
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	3b03      	subs	r3, #3
 800347e:	e000      	b.n	8003482 <NVIC_EncodePriority+0x32>
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003484:	f04f 32ff 	mov.w	r2, #4294967295
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	43da      	mvns	r2, r3
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	401a      	ands	r2, r3
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003498:	f04f 31ff 	mov.w	r1, #4294967295
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	fa01 f303 	lsl.w	r3, r1, r3
 80034a2:	43d9      	mvns	r1, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a8:	4313      	orrs	r3, r2
         );
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3724      	adds	r7, #36	@ 0x24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
	...

080034b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3b01      	subs	r3, #1
 80034c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034c8:	d301      	bcc.n	80034ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ca:	2301      	movs	r3, #1
 80034cc:	e00f      	b.n	80034ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ce:	4a0a      	ldr	r2, [pc, #40]	@ (80034f8 <SysTick_Config+0x40>)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034d6:	210f      	movs	r1, #15
 80034d8:	f04f 30ff 	mov.w	r0, #4294967295
 80034dc:	f7ff ff8e 	bl	80033fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034e0:	4b05      	ldr	r3, [pc, #20]	@ (80034f8 <SysTick_Config+0x40>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034e6:	4b04      	ldr	r3, [pc, #16]	@ (80034f8 <SysTick_Config+0x40>)
 80034e8:	2207      	movs	r2, #7
 80034ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	e000e010 	.word	0xe000e010

080034fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff ff29 	bl	800335c <__NVIC_SetPriorityGrouping>
}
 800350a:	bf00      	nop
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003512:	b580      	push	{r7, lr}
 8003514:	b086      	sub	sp, #24
 8003516:	af00      	add	r7, sp, #0
 8003518:	4603      	mov	r3, r0
 800351a:	60b9      	str	r1, [r7, #8]
 800351c:	607a      	str	r2, [r7, #4]
 800351e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003524:	f7ff ff3e 	bl	80033a4 <__NVIC_GetPriorityGrouping>
 8003528:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	6978      	ldr	r0, [r7, #20]
 8003530:	f7ff ff8e 	bl	8003450 <NVIC_EncodePriority>
 8003534:	4602      	mov	r2, r0
 8003536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800353a:	4611      	mov	r1, r2
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ff5d 	bl	80033fc <__NVIC_SetPriority>
}
 8003542:	bf00      	nop
 8003544:	3718      	adds	r7, #24
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b082      	sub	sp, #8
 800354e:	af00      	add	r7, sp, #0
 8003550:	4603      	mov	r3, r0
 8003552:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff ff31 	bl	80033c0 <__NVIC_EnableIRQ>
}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b082      	sub	sp, #8
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f7ff ffa2 	bl	80034b8 <SysTick_Config>
 8003574:	4603      	mov	r3, r0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800358c:	f7ff fad4 	bl	8002b38 <HAL_GetTick>
 8003590:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d008      	beq.n	80035b0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2280      	movs	r2, #128	@ 0x80
 80035a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e052      	b.n	8003656 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0216 	bic.w	r2, r2, #22
 80035be:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	695a      	ldr	r2, [r3, #20]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035ce:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d103      	bne.n	80035e0 <HAL_DMA_Abort+0x62>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0208 	bic.w	r2, r2, #8
 80035ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f022 0201 	bic.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003600:	e013      	b.n	800362a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003602:	f7ff fa99 	bl	8002b38 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b05      	cmp	r3, #5
 800360e:	d90c      	bls.n	800362a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2220      	movs	r2, #32
 8003614:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2203      	movs	r2, #3
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e015      	b.n	8003656 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1e4      	bne.n	8003602 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800363c:	223f      	movs	r2, #63	@ 0x3f
 800363e:	409a      	lsls	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d004      	beq.n	800367c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2280      	movs	r2, #128	@ 0x80
 8003676:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e00c      	b.n	8003696 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2205      	movs	r2, #5
 8003680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0201 	bic.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
	...

080036a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b089      	sub	sp, #36	@ 0x24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036b2:	2300      	movs	r3, #0
 80036b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
 80036be:	e159      	b.n	8003974 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036c0:	2201      	movs	r2, #1
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	4013      	ands	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	429a      	cmp	r2, r3
 80036da:	f040 8148 	bne.w	800396e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d005      	beq.n	80036f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d130      	bne.n	8003758 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	2203      	movs	r2, #3
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43db      	mvns	r3, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68da      	ldr	r2, [r3, #12]
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800372c:	2201      	movs	r2, #1
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	43db      	mvns	r3, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	091b      	lsrs	r3, r3, #4
 8003742:	f003 0201 	and.w	r2, r3, #1
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4313      	orrs	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f003 0303 	and.w	r3, r3, #3
 8003760:	2b03      	cmp	r3, #3
 8003762:	d017      	beq.n	8003794 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	2203      	movs	r2, #3
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 0303 	and.w	r3, r3, #3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d123      	bne.n	80037e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	08da      	lsrs	r2, r3, #3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3208      	adds	r2, #8
 80037a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f003 0307 	and.w	r3, r3, #7
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	220f      	movs	r2, #15
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	43db      	mvns	r3, r3
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	4013      	ands	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	691a      	ldr	r2, [r3, #16]
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	f003 0307 	and.w	r3, r3, #7
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	08da      	lsrs	r2, r3, #3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	3208      	adds	r2, #8
 80037e2:	69b9      	ldr	r1, [r7, #24]
 80037e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	2203      	movs	r2, #3
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4013      	ands	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 0203 	and.w	r2, r3, #3
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	4313      	orrs	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 80a2 	beq.w	800396e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	60fb      	str	r3, [r7, #12]
 800382e:	4b57      	ldr	r3, [pc, #348]	@ (800398c <HAL_GPIO_Init+0x2e8>)
 8003830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003832:	4a56      	ldr	r2, [pc, #344]	@ (800398c <HAL_GPIO_Init+0x2e8>)
 8003834:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003838:	6453      	str	r3, [r2, #68]	@ 0x44
 800383a:	4b54      	ldr	r3, [pc, #336]	@ (800398c <HAL_GPIO_Init+0x2e8>)
 800383c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003846:	4a52      	ldr	r2, [pc, #328]	@ (8003990 <HAL_GPIO_Init+0x2ec>)
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	089b      	lsrs	r3, r3, #2
 800384c:	3302      	adds	r3, #2
 800384e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003852:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	220f      	movs	r2, #15
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4013      	ands	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a49      	ldr	r2, [pc, #292]	@ (8003994 <HAL_GPIO_Init+0x2f0>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d019      	beq.n	80038a6 <HAL_GPIO_Init+0x202>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a48      	ldr	r2, [pc, #288]	@ (8003998 <HAL_GPIO_Init+0x2f4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_GPIO_Init+0x1fe>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a47      	ldr	r2, [pc, #284]	@ (800399c <HAL_GPIO_Init+0x2f8>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00d      	beq.n	800389e <HAL_GPIO_Init+0x1fa>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a46      	ldr	r2, [pc, #280]	@ (80039a0 <HAL_GPIO_Init+0x2fc>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d007      	beq.n	800389a <HAL_GPIO_Init+0x1f6>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a45      	ldr	r2, [pc, #276]	@ (80039a4 <HAL_GPIO_Init+0x300>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d101      	bne.n	8003896 <HAL_GPIO_Init+0x1f2>
 8003892:	2304      	movs	r3, #4
 8003894:	e008      	b.n	80038a8 <HAL_GPIO_Init+0x204>
 8003896:	2307      	movs	r3, #7
 8003898:	e006      	b.n	80038a8 <HAL_GPIO_Init+0x204>
 800389a:	2303      	movs	r3, #3
 800389c:	e004      	b.n	80038a8 <HAL_GPIO_Init+0x204>
 800389e:	2302      	movs	r3, #2
 80038a0:	e002      	b.n	80038a8 <HAL_GPIO_Init+0x204>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_GPIO_Init+0x204>
 80038a6:	2300      	movs	r3, #0
 80038a8:	69fa      	ldr	r2, [r7, #28]
 80038aa:	f002 0203 	and.w	r2, r2, #3
 80038ae:	0092      	lsls	r2, r2, #2
 80038b0:	4093      	lsls	r3, r2
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038b8:	4935      	ldr	r1, [pc, #212]	@ (8003990 <HAL_GPIO_Init+0x2ec>)
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3302      	adds	r3, #2
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038c6:	4b38      	ldr	r3, [pc, #224]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ea:	4a2f      	ldr	r2, [pc, #188]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038f0:	4b2d      	ldr	r3, [pc, #180]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003914:	4a24      	ldr	r2, [pc, #144]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800391a:	4b23      	ldr	r3, [pc, #140]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800393e:	4a1a      	ldr	r2, [pc, #104]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003944:	4b18      	ldr	r3, [pc, #96]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003968:	4a0f      	ldr	r2, [pc, #60]	@ (80039a8 <HAL_GPIO_Init+0x304>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3301      	adds	r3, #1
 8003972:	61fb      	str	r3, [r7, #28]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	2b0f      	cmp	r3, #15
 8003978:	f67f aea2 	bls.w	80036c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	3724      	adds	r7, #36	@ 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40023800 	.word	0x40023800
 8003990:	40013800 	.word	0x40013800
 8003994:	40020000 	.word	0x40020000
 8003998:	40020400 	.word	0x40020400
 800399c:	40020800 	.word	0x40020800
 80039a0:	40020c00 	.word	0x40020c00
 80039a4:	40021000 	.word	0x40021000
 80039a8:	40013c00 	.word	0x40013c00

080039ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	887b      	ldrh	r3, [r7, #2]
 80039be:	4013      	ands	r3, r2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d002      	beq.n	80039ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039c4:	2301      	movs	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
 80039c8:	e001      	b.n	80039ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039ca:	2300      	movs	r3, #0
 80039cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3714      	adds	r7, #20
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	460b      	mov	r3, r1
 80039e6:	807b      	strh	r3, [r7, #2]
 80039e8:	4613      	mov	r3, r2
 80039ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039ec:	787b      	ldrb	r3, [r7, #1]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039f2:	887a      	ldrh	r2, [r7, #2]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039f8:	e003      	b.n	8003a02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039fa:	887b      	ldrh	r3, [r7, #2]
 80039fc:	041a      	lsls	r2, r3, #16
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	619a      	str	r2, [r3, #24]
}
 8003a02:	bf00      	nop
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
	...

08003a10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	4603      	mov	r3, r0
 8003a18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a1a:	4b08      	ldr	r3, [pc, #32]	@ (8003a3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	88fb      	ldrh	r3, [r7, #6]
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d006      	beq.n	8003a34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a26:	4a05      	ldr	r2, [pc, #20]	@ (8003a3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a2c:	88fb      	ldrh	r3, [r7, #6]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fe f868 	bl	8001b04 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40013c00 	.word	0x40013c00

08003a40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e12b      	b.n	8003caa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d106      	bne.n	8003a6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7fe fdb6 	bl	80025d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2224      	movs	r2, #36	@ 0x24
 8003a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0201 	bic.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003aa2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003aa4:	f001 f858 	bl	8004b58 <HAL_RCC_GetPCLK1Freq>
 8003aa8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4a81      	ldr	r2, [pc, #516]	@ (8003cb4 <HAL_I2C_Init+0x274>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d807      	bhi.n	8003ac4 <HAL_I2C_Init+0x84>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4a80      	ldr	r2, [pc, #512]	@ (8003cb8 <HAL_I2C_Init+0x278>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	bf94      	ite	ls
 8003abc:	2301      	movls	r3, #1
 8003abe:	2300      	movhi	r3, #0
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	e006      	b.n	8003ad2 <HAL_I2C_Init+0x92>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	4a7d      	ldr	r2, [pc, #500]	@ (8003cbc <HAL_I2C_Init+0x27c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	bf94      	ite	ls
 8003acc:	2301      	movls	r3, #1
 8003ace:	2300      	movhi	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e0e7      	b.n	8003caa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	4a78      	ldr	r2, [pc, #480]	@ (8003cc0 <HAL_I2C_Init+0x280>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	0c9b      	lsrs	r3, r3, #18
 8003ae4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb4 <HAL_I2C_Init+0x274>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d802      	bhi.n	8003b14 <HAL_I2C_Init+0xd4>
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	3301      	adds	r3, #1
 8003b12:	e009      	b.n	8003b28 <HAL_I2C_Init+0xe8>
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b1a:	fb02 f303 	mul.w	r3, r2, r3
 8003b1e:	4a69      	ldr	r2, [pc, #420]	@ (8003cc4 <HAL_I2C_Init+0x284>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	099b      	lsrs	r3, r3, #6
 8003b26:	3301      	adds	r3, #1
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	495c      	ldr	r1, [pc, #368]	@ (8003cb4 <HAL_I2C_Init+0x274>)
 8003b44:	428b      	cmp	r3, r1
 8003b46:	d819      	bhi.n	8003b7c <HAL_I2C_Init+0x13c>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	1e59      	subs	r1, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b56:	1c59      	adds	r1, r3, #1
 8003b58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b5c:	400b      	ands	r3, r1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <HAL_I2C_Init+0x138>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1e59      	subs	r1, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b70:	3301      	adds	r3, #1
 8003b72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b76:	e051      	b.n	8003c1c <HAL_I2C_Init+0x1dc>
 8003b78:	2304      	movs	r3, #4
 8003b7a:	e04f      	b.n	8003c1c <HAL_I2C_Init+0x1dc>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d111      	bne.n	8003ba8 <HAL_I2C_Init+0x168>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	1e58      	subs	r0, r3, #1
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6859      	ldr	r1, [r3, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	440b      	add	r3, r1
 8003b92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b96:	3301      	adds	r3, #1
 8003b98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	bf0c      	ite	eq
 8003ba0:	2301      	moveq	r3, #1
 8003ba2:	2300      	movne	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	e012      	b.n	8003bce <HAL_I2C_Init+0x18e>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	1e58      	subs	r0, r3, #1
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6859      	ldr	r1, [r3, #4]
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	0099      	lsls	r1, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	bf0c      	ite	eq
 8003bc8:	2301      	moveq	r3, #1
 8003bca:	2300      	movne	r3, #0
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_I2C_Init+0x196>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e022      	b.n	8003c1c <HAL_I2C_Init+0x1dc>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10e      	bne.n	8003bfc <HAL_I2C_Init+0x1bc>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	1e58      	subs	r0, r3, #1
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6859      	ldr	r1, [r3, #4]
 8003be6:	460b      	mov	r3, r1
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	440b      	add	r3, r1
 8003bec:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bfa:	e00f      	b.n	8003c1c <HAL_I2C_Init+0x1dc>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	1e58      	subs	r0, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	0099      	lsls	r1, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c12:	3301      	adds	r3, #1
 8003c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c1c:	6879      	ldr	r1, [r7, #4]
 8003c1e:	6809      	ldr	r1, [r1, #0]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69da      	ldr	r2, [r3, #28]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6911      	ldr	r1, [r2, #16]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	68d2      	ldr	r2, [r2, #12]
 8003c56:	4311      	orrs	r1, r2
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	6812      	ldr	r2, [r2, #0]
 8003c5c:	430b      	orrs	r3, r1
 8003c5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	695a      	ldr	r2, [r3, #20]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2220      	movs	r2, #32
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	000186a0 	.word	0x000186a0
 8003cb8:	001e847f 	.word	0x001e847f
 8003cbc:	003d08ff 	.word	0x003d08ff
 8003cc0:	431bde83 	.word	0x431bde83
 8003cc4:	10624dd3 	.word	0x10624dd3

08003cc8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	817b      	strh	r3, [r7, #10]
 8003cda:	460b      	mov	r3, r1
 8003cdc:	813b      	strh	r3, [r7, #8]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ce2:	f7fe ff29 	bl	8002b38 <HAL_GetTick>
 8003ce6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	f040 80d9 	bne.w	8003ea8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	2319      	movs	r3, #25
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	496d      	ldr	r1, [pc, #436]	@ (8003eb4 <HAL_I2C_Mem_Write+0x1ec>)
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 f971 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e0cc      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Mem_Write+0x56>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e0c5      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d007      	beq.n	8003d44 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2221      	movs	r2, #33	@ 0x21
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2240      	movs	r2, #64	@ 0x40
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a3a      	ldr	r2, [r7, #32]
 8003d6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4a4d      	ldr	r2, [pc, #308]	@ (8003eb8 <HAL_I2C_Mem_Write+0x1f0>)
 8003d84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d86:	88f8      	ldrh	r0, [r7, #6]
 8003d88:	893a      	ldrh	r2, [r7, #8]
 8003d8a:	8979      	ldrh	r1, [r7, #10]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	9301      	str	r3, [sp, #4]
 8003d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4603      	mov	r3, r0
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 f890 	bl	8003ebc <I2C_RequestMemoryWrite>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d052      	beq.n	8003e48 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e081      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f9f2 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d107      	bne.n	8003dce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e06b      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	781a      	ldrb	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	d11b      	bne.n	8003e48 <HAL_I2C_Mem_Write+0x180>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d017      	beq.n	8003e48 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	781a      	ldrb	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1aa      	bne.n	8003da6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f000 f9de 	bl	8004216 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00d      	beq.n	8003e7c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d107      	bne.n	8003e78 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e76:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e016      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	e000      	b.n	8003eaa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ea8:	2302      	movs	r3, #2
  }
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	00100002 	.word	0x00100002
 8003eb8:	ffff0000 	.word	0xffff0000

08003ebc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	817b      	strh	r3, [r7, #10]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	813b      	strh	r3, [r7, #8]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ee4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 f878 	bl	8003fe8 <I2C_WaitOnFlagUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00d      	beq.n	8003f1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f0c:	d103      	bne.n	8003f16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f14:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e05f      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f1a:	897b      	ldrh	r3, [r7, #10]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	6a3a      	ldr	r2, [r7, #32]
 8003f2e:	492d      	ldr	r1, [pc, #180]	@ (8003fe4 <I2C_RequestMemoryWrite+0x128>)
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 f8b0 	bl	8004096 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e04c      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f58:	6a39      	ldr	r1, [r7, #32]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f91a 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d107      	bne.n	8003f7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e02b      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f82:	88fb      	ldrh	r3, [r7, #6]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d105      	bne.n	8003f94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f88:	893b      	ldrh	r3, [r7, #8]
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	611a      	str	r2, [r3, #16]
 8003f92:	e021      	b.n	8003fd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f94:	893b      	ldrh	r3, [r7, #8]
 8003f96:	0a1b      	lsrs	r3, r3, #8
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa4:	6a39      	ldr	r1, [r7, #32]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 f8f4 	bl	8004194 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00d      	beq.n	8003fce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d107      	bne.n	8003fca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e005      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fce:	893b      	ldrh	r3, [r7, #8]
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	00010002 	.word	0x00010002

08003fe8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	603b      	str	r3, [r7, #0]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ff8:	e025      	b.n	8004046 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004000:	d021      	beq.n	8004046 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004002:	f7fe fd99 	bl	8002b38 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	429a      	cmp	r2, r3
 8004010:	d302      	bcc.n	8004018 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d116      	bne.n	8004046 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004032:	f043 0220 	orr.w	r2, r3, #32
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e023      	b.n	800408e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	0c1b      	lsrs	r3, r3, #16
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b01      	cmp	r3, #1
 800404e:	d10d      	bne.n	800406c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	43da      	mvns	r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	4013      	ands	r3, r2
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	bf0c      	ite	eq
 8004062:	2301      	moveq	r3, #1
 8004064:	2300      	movne	r3, #0
 8004066:	b2db      	uxtb	r3, r3
 8004068:	461a      	mov	r2, r3
 800406a:	e00c      	b.n	8004086 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	43da      	mvns	r2, r3
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4013      	ands	r3, r2
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	bf0c      	ite	eq
 800407e:	2301      	moveq	r3, #1
 8004080:	2300      	movne	r3, #0
 8004082:	b2db      	uxtb	r3, r3
 8004084:	461a      	mov	r2, r3
 8004086:	79fb      	ldrb	r3, [r7, #7]
 8004088:	429a      	cmp	r2, r3
 800408a:	d0b6      	beq.n	8003ffa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
 800409c:	60f8      	str	r0, [r7, #12]
 800409e:	60b9      	str	r1, [r7, #8]
 80040a0:	607a      	str	r2, [r7, #4]
 80040a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040a4:	e051      	b.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b4:	d123      	bne.n	80040fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	f043 0204 	orr.w	r2, r3, #4
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e046      	b.n	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004104:	d021      	beq.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004106:	f7fe fd17 	bl	8002b38 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	429a      	cmp	r2, r3
 8004114:	d302      	bcc.n	800411c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d116      	bne.n	800414a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004136:	f043 0220 	orr.w	r2, r3, #32
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e020      	b.n	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d10c      	bne.n	800416e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	43da      	mvns	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	4013      	ands	r3, r2
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	bf14      	ite	ne
 8004166:	2301      	movne	r3, #1
 8004168:	2300      	moveq	r3, #0
 800416a:	b2db      	uxtb	r3, r3
 800416c:	e00b      	b.n	8004186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	43da      	mvns	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	4013      	ands	r3, r2
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	bf14      	ite	ne
 8004180:	2301      	movne	r3, #1
 8004182:	2300      	moveq	r3, #0
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d18d      	bne.n	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041a0:	e02d      	b.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f878 	bl	8004298 <I2C_IsAcknowledgeFailed>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e02d      	b.n	800420e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b8:	d021      	beq.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ba:	f7fe fcbd 	bl	8002b38 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d302      	bcc.n	80041d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d116      	bne.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2220      	movs	r2, #32
 80041da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ea:	f043 0220 	orr.w	r2, r3, #32
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e007      	b.n	800420e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004208:	2b80      	cmp	r3, #128	@ 0x80
 800420a:	d1ca      	bne.n	80041a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b084      	sub	sp, #16
 800421a:	af00      	add	r7, sp, #0
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004222:	e02d      	b.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 f837 	bl	8004298 <I2C_IsAcknowledgeFailed>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e02d      	b.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423a:	d021      	beq.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423c:	f7fe fc7c 	bl	8002b38 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	d302      	bcc.n	8004252 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d116      	bne.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e007      	b.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b04      	cmp	r3, #4
 800428c:	d1ca      	bne.n	8004224 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ae:	d11b      	bne.n	80042e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d4:	f043 0204 	orr.w	r2, r3, #4
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
	...

080042f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e267      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d075      	beq.n	8004402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004316:	4b88      	ldr	r3, [pc, #544]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	2b04      	cmp	r3, #4
 8004320:	d00c      	beq.n	800433c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004322:	4b85      	ldr	r3, [pc, #532]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432a:	2b08      	cmp	r3, #8
 800432c:	d112      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432e:	4b82      	ldr	r3, [pc, #520]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800433a:	d10b      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433c:	4b7e      	ldr	r3, [pc, #504]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d05b      	beq.n	8004400 <HAL_RCC_OscConfig+0x108>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d157      	bne.n	8004400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e242      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800435c:	d106      	bne.n	800436c <HAL_RCC_OscConfig+0x74>
 800435e:	4b76      	ldr	r3, [pc, #472]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a75      	ldr	r2, [pc, #468]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e01d      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004374:	d10c      	bne.n	8004390 <HAL_RCC_OscConfig+0x98>
 8004376:	4b70      	ldr	r3, [pc, #448]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a6f      	ldr	r2, [pc, #444]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800437c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4b6d      	ldr	r3, [pc, #436]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a6c      	ldr	r2, [pc, #432]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	e00b      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 8004390:	4b69      	ldr	r3, [pc, #420]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a68      	ldr	r2, [pc, #416]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	4b66      	ldr	r3, [pc, #408]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a65      	ldr	r2, [pc, #404]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80043a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d013      	beq.n	80043d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b0:	f7fe fbc2 	bl	8002b38 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043b8:	f7fe fbbe 	bl	8002b38 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b64      	cmp	r3, #100	@ 0x64
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e207      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0xc0>
 80043d6:	e014      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f7fe fbae 	bl	8002b38 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e0:	f7fe fbaa 	bl	8002b38 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b64      	cmp	r3, #100	@ 0x64
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e1f3      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f2:	4b51      	ldr	r3, [pc, #324]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0xe8>
 80043fe:	e000      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d063      	beq.n	80044d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800440e:	4b4a      	ldr	r3, [pc, #296]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 030c 	and.w	r3, r3, #12
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00b      	beq.n	8004432 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441a:	4b47      	ldr	r3, [pc, #284]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004422:	2b08      	cmp	r3, #8
 8004424:	d11c      	bne.n	8004460 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004426:	4b44      	ldr	r3, [pc, #272]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d116      	bne.n	8004460 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004432:	4b41      	ldr	r3, [pc, #260]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d005      	beq.n	800444a <HAL_RCC_OscConfig+0x152>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	2b01      	cmp	r3, #1
 8004444:	d001      	beq.n	800444a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e1c7      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444a:	4b3b      	ldr	r3, [pc, #236]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4937      	ldr	r1, [pc, #220]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800445a:	4313      	orrs	r3, r2
 800445c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800445e:	e03a      	b.n	80044d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004468:	4b34      	ldr	r3, [pc, #208]	@ (800453c <HAL_RCC_OscConfig+0x244>)
 800446a:	2201      	movs	r2, #1
 800446c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446e:	f7fe fb63 	bl	8002b38 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004476:	f7fe fb5f 	bl	8002b38 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e1a8      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004488:	4b2b      	ldr	r3, [pc, #172]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0f0      	beq.n	8004476 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004494:	4b28      	ldr	r3, [pc, #160]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	00db      	lsls	r3, r3, #3
 80044a2:	4925      	ldr	r1, [pc, #148]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	600b      	str	r3, [r1, #0]
 80044a8:	e015      	b.n	80044d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044aa:	4b24      	ldr	r3, [pc, #144]	@ (800453c <HAL_RCC_OscConfig+0x244>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fe fb42 	bl	8002b38 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044b8:	f7fe fb3e 	bl	8002b38 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e187      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d036      	beq.n	8004550 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d016      	beq.n	8004518 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ea:	4b15      	ldr	r3, [pc, #84]	@ (8004540 <HAL_RCC_OscConfig+0x248>)
 80044ec:	2201      	movs	r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f0:	f7fe fb22 	bl	8002b38 <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044f8:	f7fe fb1e 	bl	8002b38 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e167      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450a:	4b0b      	ldr	r3, [pc, #44]	@ (8004538 <HAL_RCC_OscConfig+0x240>)
 800450c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0f0      	beq.n	80044f8 <HAL_RCC_OscConfig+0x200>
 8004516:	e01b      	b.n	8004550 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004518:	4b09      	ldr	r3, [pc, #36]	@ (8004540 <HAL_RCC_OscConfig+0x248>)
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800451e:	f7fe fb0b 	bl	8002b38 <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004524:	e00e      	b.n	8004544 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004526:	f7fe fb07 	bl	8002b38 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d907      	bls.n	8004544 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e150      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
 8004538:	40023800 	.word	0x40023800
 800453c:	42470000 	.word	0x42470000
 8004540:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004544:	4b88      	ldr	r3, [pc, #544]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1ea      	bne.n	8004526 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8097 	beq.w	800468c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800455e:	2300      	movs	r3, #0
 8004560:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004562:	4b81      	ldr	r3, [pc, #516]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10f      	bne.n	800458e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456e:	2300      	movs	r3, #0
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	4b7d      	ldr	r3, [pc, #500]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	4a7c      	ldr	r2, [pc, #496]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800457c:	6413      	str	r3, [r2, #64]	@ 0x40
 800457e:	4b7a      	ldr	r3, [pc, #488]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004586:	60bb      	str	r3, [r7, #8]
 8004588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800458a:	2301      	movs	r3, #1
 800458c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458e:	4b77      	ldr	r3, [pc, #476]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004596:	2b00      	cmp	r3, #0
 8004598:	d118      	bne.n	80045cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800459a:	4b74      	ldr	r3, [pc, #464]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a73      	ldr	r2, [pc, #460]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 80045a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a6:	f7fe fac7 	bl	8002b38 <HAL_GetTick>
 80045aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ae:	f7fe fac3 	bl	8002b38 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e10c      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c0:	4b6a      	ldr	r3, [pc, #424]	@ (800476c <HAL_RCC_OscConfig+0x474>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0f0      	beq.n	80045ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d106      	bne.n	80045e2 <HAL_RCC_OscConfig+0x2ea>
 80045d4:	4b64      	ldr	r3, [pc, #400]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d8:	4a63      	ldr	r2, [pc, #396]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	6713      	str	r3, [r2, #112]	@ 0x70
 80045e0:	e01c      	b.n	800461c <HAL_RCC_OscConfig+0x324>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	2b05      	cmp	r3, #5
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0x30c>
 80045ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ee:	4a5e      	ldr	r2, [pc, #376]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045f0:	f043 0304 	orr.w	r3, r3, #4
 80045f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f6:	4b5c      	ldr	r3, [pc, #368]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fa:	4a5b      	ldr	r2, [pc, #364]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	6713      	str	r3, [r2, #112]	@ 0x70
 8004602:	e00b      	b.n	800461c <HAL_RCC_OscConfig+0x324>
 8004604:	4b58      	ldr	r3, [pc, #352]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004608:	4a57      	ldr	r2, [pc, #348]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 800460a:	f023 0301 	bic.w	r3, r3, #1
 800460e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004610:	4b55      	ldr	r3, [pc, #340]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004614:	4a54      	ldr	r2, [pc, #336]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004616:	f023 0304 	bic.w	r3, r3, #4
 800461a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d015      	beq.n	8004650 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004624:	f7fe fa88 	bl	8002b38 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462a:	e00a      	b.n	8004642 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800462c:	f7fe fa84 	bl	8002b38 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800463a:	4293      	cmp	r3, r2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e0cb      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004642:	4b49      	ldr	r3, [pc, #292]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0ee      	beq.n	800462c <HAL_RCC_OscConfig+0x334>
 800464e:	e014      	b.n	800467a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004650:	f7fe fa72 	bl	8002b38 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004656:	e00a      	b.n	800466e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004658:	f7fe fa6e 	bl	8002b38 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004666:	4293      	cmp	r3, r2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e0b5      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800466e:	4b3e      	ldr	r3, [pc, #248]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1ee      	bne.n	8004658 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800467a:	7dfb      	ldrb	r3, [r7, #23]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d105      	bne.n	800468c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004680:	4b39      	ldr	r3, [pc, #228]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004684:	4a38      	ldr	r2, [pc, #224]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004686:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800468a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 80a1 	beq.w	80047d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004696:	4b34      	ldr	r3, [pc, #208]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f003 030c 	and.w	r3, r3, #12
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d05c      	beq.n	800475c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d141      	bne.n	800472e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046aa:	4b31      	ldr	r3, [pc, #196]	@ (8004770 <HAL_RCC_OscConfig+0x478>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fe fa42 	bl	8002b38 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b8:	f7fe fa3e 	bl	8002b38 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e087      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ca:	4b27      	ldr	r3, [pc, #156]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69da      	ldr	r2, [r3, #28]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e4:	019b      	lsls	r3, r3, #6
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ec:	085b      	lsrs	r3, r3, #1
 80046ee:	3b01      	subs	r3, #1
 80046f0:	041b      	lsls	r3, r3, #16
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f8:	061b      	lsls	r3, r3, #24
 80046fa:	491b      	ldr	r1, [pc, #108]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004700:	4b1b      	ldr	r3, [pc, #108]	@ (8004770 <HAL_RCC_OscConfig+0x478>)
 8004702:	2201      	movs	r2, #1
 8004704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004706:	f7fe fa17 	bl	8002b38 <HAL_GetTick>
 800470a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800470c:	e008      	b.n	8004720 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800470e:	f7fe fa13 	bl	8002b38 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d901      	bls.n	8004720 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e05c      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004720:	4b11      	ldr	r3, [pc, #68]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0f0      	beq.n	800470e <HAL_RCC_OscConfig+0x416>
 800472c:	e054      	b.n	80047d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800472e:	4b10      	ldr	r3, [pc, #64]	@ (8004770 <HAL_RCC_OscConfig+0x478>)
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004734:	f7fe fa00 	bl	8002b38 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800473c:	f7fe f9fc 	bl	8002b38 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e045      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800474e:	4b06      	ldr	r3, [pc, #24]	@ (8004768 <HAL_RCC_OscConfig+0x470>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0x444>
 800475a:	e03d      	b.n	80047d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d107      	bne.n	8004774 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e038      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
 8004768:	40023800 	.word	0x40023800
 800476c:	40007000 	.word	0x40007000
 8004770:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004774:	4b1b      	ldr	r3, [pc, #108]	@ (80047e4 <HAL_RCC_OscConfig+0x4ec>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d028      	beq.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800478c:	429a      	cmp	r2, r3
 800478e:	d121      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800479a:	429a      	cmp	r2, r3
 800479c:	d11a      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047a4:	4013      	ands	r3, r2
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d111      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	085b      	lsrs	r3, r3, #1
 80047bc:	3b01      	subs	r3, #1
 80047be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d107      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e000      	b.n	80047da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40023800 	.word	0x40023800

080047e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e0cc      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047fc:	4b68      	ldr	r3, [pc, #416]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0307 	and.w	r3, r3, #7
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	429a      	cmp	r2, r3
 8004808:	d90c      	bls.n	8004824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480a:	4b65      	ldr	r3, [pc, #404]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004812:	4b63      	ldr	r3, [pc, #396]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0307 	and.w	r3, r3, #7
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d001      	beq.n	8004824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0b8      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d020      	beq.n	8004872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d005      	beq.n	8004848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800483c:	4b59      	ldr	r3, [pc, #356]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	4a58      	ldr	r2, [pc, #352]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004846:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0308 	and.w	r3, r3, #8
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004854:	4b53      	ldr	r3, [pc, #332]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	4a52      	ldr	r2, [pc, #328]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800485a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800485e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004860:	4b50      	ldr	r3, [pc, #320]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	494d      	ldr	r1, [pc, #308]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d044      	beq.n	8004908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d107      	bne.n	8004896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004886:	4b47      	ldr	r3, [pc, #284]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d119      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e07f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d003      	beq.n	80048a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048a2:	2b03      	cmp	r3, #3
 80048a4:	d107      	bne.n	80048b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a6:	4b3f      	ldr	r3, [pc, #252]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e06f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b6:	4b3b      	ldr	r3, [pc, #236]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e067      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048c6:	4b37      	ldr	r3, [pc, #220]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f023 0203 	bic.w	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4934      	ldr	r1, [pc, #208]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048d8:	f7fe f92e 	bl	8002b38 <HAL_GetTick>
 80048dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048de:	e00a      	b.n	80048f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e0:	f7fe f92a 	bl	8002b38 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e04f      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048f6:	4b2b      	ldr	r3, [pc, #172]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 020c 	and.w	r2, r3, #12
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	429a      	cmp	r2, r3
 8004906:	d1eb      	bne.n	80048e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004908:	4b25      	ldr	r3, [pc, #148]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d20c      	bcs.n	8004930 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004916:	4b22      	ldr	r3, [pc, #136]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800491e:	4b20      	ldr	r3, [pc, #128]	@ (80049a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	429a      	cmp	r2, r3
 800492a:	d001      	beq.n	8004930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e032      	b.n	8004996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d008      	beq.n	800494e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800493c:	4b19      	ldr	r3, [pc, #100]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	4916      	ldr	r1, [pc, #88]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	4313      	orrs	r3, r2
 800494c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d009      	beq.n	800496e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800495a:	4b12      	ldr	r3, [pc, #72]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	490e      	ldr	r1, [pc, #56]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	4313      	orrs	r3, r2
 800496c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800496e:	f000 f821 	bl	80049b4 <HAL_RCC_GetSysClockFreq>
 8004972:	4602      	mov	r2, r0
 8004974:	4b0b      	ldr	r3, [pc, #44]	@ (80049a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	490a      	ldr	r1, [pc, #40]	@ (80049a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004980:	5ccb      	ldrb	r3, [r1, r3]
 8004982:	fa22 f303 	lsr.w	r3, r2, r3
 8004986:	4a09      	ldr	r2, [pc, #36]	@ (80049ac <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800498a:	4b09      	ldr	r3, [pc, #36]	@ (80049b0 <HAL_RCC_ClockConfig+0x1c8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f7fe f88e 	bl	8002ab0 <HAL_InitTick>

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40023c00 	.word	0x40023c00
 80049a4:	40023800 	.word	0x40023800
 80049a8:	0800a84c 	.word	0x0800a84c
 80049ac:	20000014 	.word	0x20000014
 80049b0:	20000018 	.word	0x20000018

080049b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049b8:	b090      	sub	sp, #64	@ 0x40
 80049ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	637b      	str	r3, [r7, #52]	@ 0x34
 80049c0:	2300      	movs	r3, #0
 80049c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049c4:	2300      	movs	r3, #0
 80049c6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049cc:	4b59      	ldr	r3, [pc, #356]	@ (8004b34 <HAL_RCC_GetSysClockFreq+0x180>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f003 030c 	and.w	r3, r3, #12
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d00d      	beq.n	80049f4 <HAL_RCC_GetSysClockFreq+0x40>
 80049d8:	2b08      	cmp	r3, #8
 80049da:	f200 80a1 	bhi.w	8004b20 <HAL_RCC_GetSysClockFreq+0x16c>
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <HAL_RCC_GetSysClockFreq+0x34>
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d003      	beq.n	80049ee <HAL_RCC_GetSysClockFreq+0x3a>
 80049e6:	e09b      	b.n	8004b20 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049e8:	4b53      	ldr	r3, [pc, #332]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x184>)
 80049ea:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80049ec:	e09b      	b.n	8004b26 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049ee:	4b53      	ldr	r3, [pc, #332]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x188>)
 80049f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049f2:	e098      	b.n	8004b26 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049f4:	4b4f      	ldr	r3, [pc, #316]	@ (8004b34 <HAL_RCC_GetSysClockFreq+0x180>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049fc:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004b34 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d028      	beq.n	8004a5c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8004b34 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	099b      	lsrs	r3, r3, #6
 8004a10:	2200      	movs	r2, #0
 8004a12:	623b      	str	r3, [r7, #32]
 8004a14:	627a      	str	r2, [r7, #36]	@ 0x24
 8004a16:	6a3b      	ldr	r3, [r7, #32]
 8004a18:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	4b47      	ldr	r3, [pc, #284]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x188>)
 8004a20:	fb03 f201 	mul.w	r2, r3, r1
 8004a24:	2300      	movs	r3, #0
 8004a26:	fb00 f303 	mul.w	r3, r0, r3
 8004a2a:	4413      	add	r3, r2
 8004a2c:	4a43      	ldr	r2, [pc, #268]	@ (8004b3c <HAL_RCC_GetSysClockFreq+0x188>)
 8004a2e:	fba0 1202 	umull	r1, r2, r0, r2
 8004a32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a34:	460a      	mov	r2, r1
 8004a36:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004a38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a3a:	4413      	add	r3, r2
 8004a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a40:	2200      	movs	r2, #0
 8004a42:	61bb      	str	r3, [r7, #24]
 8004a44:	61fa      	str	r2, [r7, #28]
 8004a46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a4a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a4e:	f7fc f903 	bl	8000c58 <__aeabi_uldivmod>
 8004a52:	4602      	mov	r2, r0
 8004a54:	460b      	mov	r3, r1
 8004a56:	4613      	mov	r3, r2
 8004a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a5a:	e053      	b.n	8004b04 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a5c:	4b35      	ldr	r3, [pc, #212]	@ (8004b34 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	099b      	lsrs	r3, r3, #6
 8004a62:	2200      	movs	r2, #0
 8004a64:	613b      	str	r3, [r7, #16]
 8004a66:	617a      	str	r2, [r7, #20]
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a6e:	f04f 0b00 	mov.w	fp, #0
 8004a72:	4652      	mov	r2, sl
 8004a74:	465b      	mov	r3, fp
 8004a76:	f04f 0000 	mov.w	r0, #0
 8004a7a:	f04f 0100 	mov.w	r1, #0
 8004a7e:	0159      	lsls	r1, r3, #5
 8004a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a84:	0150      	lsls	r0, r2, #5
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	ebb2 080a 	subs.w	r8, r2, sl
 8004a8e:	eb63 090b 	sbc.w	r9, r3, fp
 8004a92:	f04f 0200 	mov.w	r2, #0
 8004a96:	f04f 0300 	mov.w	r3, #0
 8004a9a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a9e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004aa2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004aa6:	ebb2 0408 	subs.w	r4, r2, r8
 8004aaa:	eb63 0509 	sbc.w	r5, r3, r9
 8004aae:	f04f 0200 	mov.w	r2, #0
 8004ab2:	f04f 0300 	mov.w	r3, #0
 8004ab6:	00eb      	lsls	r3, r5, #3
 8004ab8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004abc:	00e2      	lsls	r2, r4, #3
 8004abe:	4614      	mov	r4, r2
 8004ac0:	461d      	mov	r5, r3
 8004ac2:	eb14 030a 	adds.w	r3, r4, sl
 8004ac6:	603b      	str	r3, [r7, #0]
 8004ac8:	eb45 030b 	adc.w	r3, r5, fp
 8004acc:	607b      	str	r3, [r7, #4]
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	f04f 0300 	mov.w	r3, #0
 8004ad6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ada:	4629      	mov	r1, r5
 8004adc:	028b      	lsls	r3, r1, #10
 8004ade:	4621      	mov	r1, r4
 8004ae0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ae4:	4621      	mov	r1, r4
 8004ae6:	028a      	lsls	r2, r1, #10
 8004ae8:	4610      	mov	r0, r2
 8004aea:	4619      	mov	r1, r3
 8004aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aee:	2200      	movs	r2, #0
 8004af0:	60bb      	str	r3, [r7, #8]
 8004af2:	60fa      	str	r2, [r7, #12]
 8004af4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004af8:	f7fc f8ae 	bl	8000c58 <__aeabi_uldivmod>
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	4613      	mov	r3, r2
 8004b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	0c1b      	lsrs	r3, r3, #16
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	3301      	adds	r3, #1
 8004b10:	005b      	lsls	r3, r3, #1
 8004b12:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004b14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b1e:	e002      	b.n	8004b26 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b20:	4b05      	ldr	r3, [pc, #20]	@ (8004b38 <HAL_RCC_GetSysClockFreq+0x184>)
 8004b22:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3740      	adds	r7, #64	@ 0x40
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b32:	bf00      	nop
 8004b34:	40023800 	.word	0x40023800
 8004b38:	00f42400 	.word	0x00f42400
 8004b3c:	017d7840 	.word	0x017d7840

08004b40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b40:	b480      	push	{r7}
 8004b42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b44:	4b03      	ldr	r3, [pc, #12]	@ (8004b54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b46:	681b      	ldr	r3, [r3, #0]
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	20000014 	.word	0x20000014

08004b58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b5c:	f7ff fff0 	bl	8004b40 <HAL_RCC_GetHCLKFreq>
 8004b60:	4602      	mov	r2, r0
 8004b62:	4b05      	ldr	r3, [pc, #20]	@ (8004b78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	0a9b      	lsrs	r3, r3, #10
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	4903      	ldr	r1, [pc, #12]	@ (8004b7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b6e:	5ccb      	ldrb	r3, [r1, r3]
 8004b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	40023800 	.word	0x40023800
 8004b7c:	0800a85c 	.word	0x0800a85c

08004b80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b84:	f7ff ffdc 	bl	8004b40 <HAL_RCC_GetHCLKFreq>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	4b05      	ldr	r3, [pc, #20]	@ (8004ba0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	0b5b      	lsrs	r3, r3, #13
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	4903      	ldr	r1, [pc, #12]	@ (8004ba4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b96:	5ccb      	ldrb	r3, [r1, r3]
 8004b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	40023800 	.word	0x40023800
 8004ba4:	0800a85c 	.word	0x0800a85c

08004ba8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e041      	b.n	8004c3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d106      	bne.n	8004bd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7fd fd4a 	bl	8002668 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3304      	adds	r3, #4
 8004be4:	4619      	mov	r1, r3
 8004be6:	4610      	mov	r0, r2
 8004be8:	f000 fb10 	bl	800520c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3708      	adds	r7, #8
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
	...

08004c48 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d001      	beq.n	8004c60 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e03c      	b.n	8004cda <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ce8 <HAL_TIM_Base_Start+0xa0>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d018      	beq.n	8004ca4 <HAL_TIM_Base_Start+0x5c>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c7a:	d013      	beq.n	8004ca4 <HAL_TIM_Base_Start+0x5c>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a1a      	ldr	r2, [pc, #104]	@ (8004cec <HAL_TIM_Base_Start+0xa4>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00e      	beq.n	8004ca4 <HAL_TIM_Base_Start+0x5c>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a19      	ldr	r2, [pc, #100]	@ (8004cf0 <HAL_TIM_Base_Start+0xa8>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d009      	beq.n	8004ca4 <HAL_TIM_Base_Start+0x5c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a17      	ldr	r2, [pc, #92]	@ (8004cf4 <HAL_TIM_Base_Start+0xac>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d004      	beq.n	8004ca4 <HAL_TIM_Base_Start+0x5c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a16      	ldr	r2, [pc, #88]	@ (8004cf8 <HAL_TIM_Base_Start+0xb0>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d111      	bne.n	8004cc8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 0307 	and.w	r3, r3, #7
 8004cae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2b06      	cmp	r3, #6
 8004cb4:	d010      	beq.n	8004cd8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f042 0201 	orr.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc6:	e007      	b.n	8004cd8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	40010000 	.word	0x40010000
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40000800 	.word	0x40000800
 8004cf4:	40000c00 	.word	0x40000c00
 8004cf8:	40014000 	.word	0x40014000

08004cfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d001      	beq.n	8004d14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e044      	b.n	8004d9e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0201 	orr.w	r2, r2, #1
 8004d2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a1e      	ldr	r2, [pc, #120]	@ (8004dac <HAL_TIM_Base_Start_IT+0xb0>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d018      	beq.n	8004d68 <HAL_TIM_Base_Start_IT+0x6c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3e:	d013      	beq.n	8004d68 <HAL_TIM_Base_Start_IT+0x6c>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a1a      	ldr	r2, [pc, #104]	@ (8004db0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d00e      	beq.n	8004d68 <HAL_TIM_Base_Start_IT+0x6c>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a19      	ldr	r2, [pc, #100]	@ (8004db4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d009      	beq.n	8004d68 <HAL_TIM_Base_Start_IT+0x6c>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a17      	ldr	r2, [pc, #92]	@ (8004db8 <HAL_TIM_Base_Start_IT+0xbc>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d004      	beq.n	8004d68 <HAL_TIM_Base_Start_IT+0x6c>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a16      	ldr	r2, [pc, #88]	@ (8004dbc <HAL_TIM_Base_Start_IT+0xc0>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d111      	bne.n	8004d8c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2b06      	cmp	r3, #6
 8004d78:	d010      	beq.n	8004d9c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f042 0201 	orr.w	r2, r2, #1
 8004d88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d8a:	e007      	b.n	8004d9c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f042 0201 	orr.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	40010000 	.word	0x40010000
 8004db0:	40000400 	.word	0x40000400
 8004db4:	40000800 	.word	0x40000800
 8004db8:	40000c00 	.word	0x40000c00
 8004dbc:	40014000 	.word	0x40014000

08004dc0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68da      	ldr	r2, [r3, #12]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0201 	bic.w	r2, r2, #1
 8004dd6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6a1a      	ldr	r2, [r3, #32]
 8004dde:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004de2:	4013      	ands	r3, r2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d10f      	bne.n	8004e08 <HAL_TIM_Base_Stop_IT+0x48>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6a1a      	ldr	r2, [r3, #32]
 8004dee:	f240 4344 	movw	r3, #1092	@ 0x444
 8004df2:	4013      	ands	r3, r2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d107      	bne.n	8004e08 <HAL_TIM_Base_Stop_IT+0x48>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0201 	bic.w	r2, r2, #1
 8004e06:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b082      	sub	sp, #8
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	f003 0302 	and.w	r3, r3, #2
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d122      	bne.n	8004e7a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d11b      	bne.n	8004e7a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f06f 0202 	mvn.w	r2, #2
 8004e4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f003 0303 	and.w	r3, r3, #3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 f9b5 	bl	80051d0 <HAL_TIM_IC_CaptureCallback>
 8004e66:	e005      	b.n	8004e74 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f9a7 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 f9b8 	bl	80051e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d122      	bne.n	8004ece <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d11b      	bne.n	8004ece <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f06f 0204 	mvn.w	r2, #4
 8004e9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d003      	beq.n	8004ebc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 f98b 	bl	80051d0 <HAL_TIM_IC_CaptureCallback>
 8004eba:	e005      	b.n	8004ec8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f97d 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f98e 	bl	80051e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d122      	bne.n	8004f22 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	f003 0308 	and.w	r3, r3, #8
 8004ee6:	2b08      	cmp	r3, #8
 8004ee8:	d11b      	bne.n	8004f22 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f06f 0208 	mvn.w	r2, #8
 8004ef2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2204      	movs	r2, #4
 8004ef8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69db      	ldr	r3, [r3, #28]
 8004f00:	f003 0303 	and.w	r3, r3, #3
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 f961 	bl	80051d0 <HAL_TIM_IC_CaptureCallback>
 8004f0e:	e005      	b.n	8004f1c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 f953 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f964 	bl	80051e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	f003 0310 	and.w	r3, r3, #16
 8004f2c:	2b10      	cmp	r3, #16
 8004f2e:	d122      	bne.n	8004f76 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	f003 0310 	and.w	r3, r3, #16
 8004f3a:	2b10      	cmp	r3, #16
 8004f3c:	d11b      	bne.n	8004f76 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f06f 0210 	mvn.w	r2, #16
 8004f46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2208      	movs	r2, #8
 8004f4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d003      	beq.n	8004f64 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 f937 	bl	80051d0 <HAL_TIM_IC_CaptureCallback>
 8004f62:	e005      	b.n	8004f70 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f929 	bl	80051bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f93a 	bl	80051e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d10e      	bne.n	8004fa2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d107      	bne.n	8004fa2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f06f 0201 	mvn.w	r2, #1
 8004f9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7fc ff11 	bl	8001dc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fac:	2b80      	cmp	r3, #128	@ 0x80
 8004fae:	d10e      	bne.n	8004fce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fba:	2b80      	cmp	r3, #128	@ 0x80
 8004fbc:	d107      	bne.n	8004fce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004fc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 fab1 	bl	8005530 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd8:	2b40      	cmp	r3, #64	@ 0x40
 8004fda:	d10e      	bne.n	8004ffa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe6:	2b40      	cmp	r3, #64	@ 0x40
 8004fe8:	d107      	bne.n	8004ffa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f8ff 	bl	80051f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	f003 0320 	and.w	r3, r3, #32
 8005004:	2b20      	cmp	r3, #32
 8005006:	d10e      	bne.n	8005026 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	f003 0320 	and.w	r3, r3, #32
 8005012:	2b20      	cmp	r3, #32
 8005014:	d107      	bne.n	8005026 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f06f 0220 	mvn.w	r2, #32
 800501e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fa7b 	bl	800551c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005026:	bf00      	nop
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005038:	2300      	movs	r3, #0
 800503a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005042:	2b01      	cmp	r3, #1
 8005044:	d101      	bne.n	800504a <HAL_TIM_ConfigClockSource+0x1c>
 8005046:	2302      	movs	r3, #2
 8005048:	e0b4      	b.n	80051b4 <HAL_TIM_ConfigClockSource+0x186>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2202      	movs	r2, #2
 8005056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005068:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005070:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005082:	d03e      	beq.n	8005102 <HAL_TIM_ConfigClockSource+0xd4>
 8005084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005088:	f200 8087 	bhi.w	800519a <HAL_TIM_ConfigClockSource+0x16c>
 800508c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005090:	f000 8086 	beq.w	80051a0 <HAL_TIM_ConfigClockSource+0x172>
 8005094:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005098:	d87f      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 800509a:	2b70      	cmp	r3, #112	@ 0x70
 800509c:	d01a      	beq.n	80050d4 <HAL_TIM_ConfigClockSource+0xa6>
 800509e:	2b70      	cmp	r3, #112	@ 0x70
 80050a0:	d87b      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 80050a2:	2b60      	cmp	r3, #96	@ 0x60
 80050a4:	d050      	beq.n	8005148 <HAL_TIM_ConfigClockSource+0x11a>
 80050a6:	2b60      	cmp	r3, #96	@ 0x60
 80050a8:	d877      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 80050aa:	2b50      	cmp	r3, #80	@ 0x50
 80050ac:	d03c      	beq.n	8005128 <HAL_TIM_ConfigClockSource+0xfa>
 80050ae:	2b50      	cmp	r3, #80	@ 0x50
 80050b0:	d873      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 80050b2:	2b40      	cmp	r3, #64	@ 0x40
 80050b4:	d058      	beq.n	8005168 <HAL_TIM_ConfigClockSource+0x13a>
 80050b6:	2b40      	cmp	r3, #64	@ 0x40
 80050b8:	d86f      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 80050ba:	2b30      	cmp	r3, #48	@ 0x30
 80050bc:	d064      	beq.n	8005188 <HAL_TIM_ConfigClockSource+0x15a>
 80050be:	2b30      	cmp	r3, #48	@ 0x30
 80050c0:	d86b      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 80050c2:	2b20      	cmp	r3, #32
 80050c4:	d060      	beq.n	8005188 <HAL_TIM_ConfigClockSource+0x15a>
 80050c6:	2b20      	cmp	r3, #32
 80050c8:	d867      	bhi.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d05c      	beq.n	8005188 <HAL_TIM_ConfigClockSource+0x15a>
 80050ce:	2b10      	cmp	r3, #16
 80050d0:	d05a      	beq.n	8005188 <HAL_TIM_ConfigClockSource+0x15a>
 80050d2:	e062      	b.n	800519a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6818      	ldr	r0, [r3, #0]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	6899      	ldr	r1, [r3, #8]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	f000 f98c 	bl	8005400 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	609a      	str	r2, [r3, #8]
      break;
 8005100:	e04f      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6818      	ldr	r0, [r3, #0]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	6899      	ldr	r1, [r3, #8]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	f000 f975 	bl	8005400 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005124:	609a      	str	r2, [r3, #8]
      break;
 8005126:	e03c      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6818      	ldr	r0, [r3, #0]
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	6859      	ldr	r1, [r3, #4]
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	461a      	mov	r2, r3
 8005136:	f000 f8e9 	bl	800530c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2150      	movs	r1, #80	@ 0x50
 8005140:	4618      	mov	r0, r3
 8005142:	f000 f942 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8005146:	e02c      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6818      	ldr	r0, [r3, #0]
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	6859      	ldr	r1, [r3, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	461a      	mov	r2, r3
 8005156:	f000 f908 	bl	800536a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2160      	movs	r1, #96	@ 0x60
 8005160:	4618      	mov	r0, r3
 8005162:	f000 f932 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8005166:	e01c      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6818      	ldr	r0, [r3, #0]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	6859      	ldr	r1, [r3, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	461a      	mov	r2, r3
 8005176:	f000 f8c9 	bl	800530c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2140      	movs	r1, #64	@ 0x40
 8005180:	4618      	mov	r0, r3
 8005182:	f000 f922 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8005186:	e00c      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4619      	mov	r1, r3
 8005192:	4610      	mov	r0, r2
 8005194:	f000 f919 	bl	80053ca <TIM_ITRx_SetConfig>
      break;
 8005198:	e003      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	73fb      	strb	r3, [r7, #15]
      break;
 800519e:	e000      	b.n	80051a2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a34      	ldr	r2, [pc, #208]	@ (80052f0 <TIM_Base_SetConfig+0xe4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d00f      	beq.n	8005244 <TIM_Base_SetConfig+0x38>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800522a:	d00b      	beq.n	8005244 <TIM_Base_SetConfig+0x38>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a31      	ldr	r2, [pc, #196]	@ (80052f4 <TIM_Base_SetConfig+0xe8>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d007      	beq.n	8005244 <TIM_Base_SetConfig+0x38>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a30      	ldr	r2, [pc, #192]	@ (80052f8 <TIM_Base_SetConfig+0xec>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d003      	beq.n	8005244 <TIM_Base_SetConfig+0x38>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a2f      	ldr	r2, [pc, #188]	@ (80052fc <TIM_Base_SetConfig+0xf0>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d108      	bne.n	8005256 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800524a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a25      	ldr	r2, [pc, #148]	@ (80052f0 <TIM_Base_SetConfig+0xe4>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d01b      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005264:	d017      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a22      	ldr	r2, [pc, #136]	@ (80052f4 <TIM_Base_SetConfig+0xe8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a21      	ldr	r2, [pc, #132]	@ (80052f8 <TIM_Base_SetConfig+0xec>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d00f      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a20      	ldr	r2, [pc, #128]	@ (80052fc <TIM_Base_SetConfig+0xf0>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00b      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a1f      	ldr	r2, [pc, #124]	@ (8005300 <TIM_Base_SetConfig+0xf4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d007      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a1e      	ldr	r2, [pc, #120]	@ (8005304 <TIM_Base_SetConfig+0xf8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <TIM_Base_SetConfig+0x8a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a1d      	ldr	r2, [pc, #116]	@ (8005308 <TIM_Base_SetConfig+0xfc>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d108      	bne.n	80052a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800529c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a08      	ldr	r2, [pc, #32]	@ (80052f0 <TIM_Base_SetConfig+0xe4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d103      	bne.n	80052dc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	615a      	str	r2, [r3, #20]
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40000400 	.word	0x40000400
 80052f8:	40000800 	.word	0x40000800
 80052fc:	40000c00 	.word	0x40000c00
 8005300:	40014000 	.word	0x40014000
 8005304:	40014400 	.word	0x40014400
 8005308:	40014800 	.word	0x40014800

0800530c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	f023 0201 	bic.w	r2, r3, #1
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005336:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	011b      	lsls	r3, r3, #4
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	4313      	orrs	r3, r2
 8005340:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f023 030a 	bic.w	r3, r3, #10
 8005348:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	621a      	str	r2, [r3, #32]
}
 800535e:	bf00      	nop
 8005360:	371c      	adds	r7, #28
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800536a:	b480      	push	{r7}
 800536c:	b087      	sub	sp, #28
 800536e:	af00      	add	r7, sp, #0
 8005370:	60f8      	str	r0, [r7, #12]
 8005372:	60b9      	str	r1, [r7, #8]
 8005374:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	f023 0210 	bic.w	r2, r3, #16
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a1b      	ldr	r3, [r3, #32]
 800538c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005394:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	031b      	lsls	r3, r3, #12
 800539a:	697a      	ldr	r2, [r7, #20]
 800539c:	4313      	orrs	r3, r2
 800539e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	621a      	str	r2, [r3, #32]
}
 80053be:	bf00      	nop
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b085      	sub	sp, #20
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f043 0307 	orr.w	r3, r3, #7
 80053ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	609a      	str	r2, [r3, #8]
}
 80053f4:	bf00      	nop
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800541a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	021a      	lsls	r2, r3, #8
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	431a      	orrs	r2, r3
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	4313      	orrs	r3, r2
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	609a      	str	r2, [r3, #8]
}
 8005434:	bf00      	nop
 8005436:	371c      	adds	r7, #28
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005450:	2b01      	cmp	r3, #1
 8005452:	d101      	bne.n	8005458 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005454:	2302      	movs	r3, #2
 8005456:	e050      	b.n	80054fa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2202      	movs	r2, #2
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800547e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	4313      	orrs	r3, r2
 8005488:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a1c      	ldr	r2, [pc, #112]	@ (8005508 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d018      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054a4:	d013      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a18      	ldr	r2, [pc, #96]	@ (800550c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00e      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a16      	ldr	r2, [pc, #88]	@ (8005510 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d009      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a15      	ldr	r2, [pc, #84]	@ (8005514 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d004      	beq.n	80054ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a13      	ldr	r2, [pc, #76]	@ (8005518 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d10c      	bne.n	80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	68ba      	ldr	r2, [r7, #8]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40010000 	.word	0x40010000
 800550c:	40000400 	.word	0x40000400
 8005510:	40000800 	.word	0x40000800
 8005514:	40000c00 	.word	0x40000c00
 8005518:	40014000 	.word	0x40014000

0800551c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e03f      	b.n	80055d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d106      	bne.n	8005570 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f7fd f8d6 	bl	800271c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2224      	movs	r2, #36	@ 0x24
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68da      	ldr	r2, [r3, #12]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005586:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 fddf 	bl	800614c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	691a      	ldr	r2, [r3, #16]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800559c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	695a      	ldr	r2, [r3, #20]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2220      	movs	r2, #32
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b08a      	sub	sp, #40	@ 0x28
 80055e2:	af02      	add	r7, sp, #8
 80055e4:	60f8      	str	r0, [r7, #12]
 80055e6:	60b9      	str	r1, [r7, #8]
 80055e8:	603b      	str	r3, [r7, #0]
 80055ea:	4613      	mov	r3, r2
 80055ec:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b20      	cmp	r3, #32
 80055fc:	d17c      	bne.n	80056f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d002      	beq.n	800560a <HAL_UART_Transmit+0x2c>
 8005604:	88fb      	ldrh	r3, [r7, #6]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e075      	b.n	80056fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005614:	2b01      	cmp	r3, #1
 8005616:	d101      	bne.n	800561c <HAL_UART_Transmit+0x3e>
 8005618:	2302      	movs	r3, #2
 800561a:	e06e      	b.n	80056fa <HAL_UART_Transmit+0x11c>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2221      	movs	r2, #33	@ 0x21
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005632:	f7fd fa81 	bl	8002b38 <HAL_GetTick>
 8005636:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	88fa      	ldrh	r2, [r7, #6]
 8005642:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800564c:	d108      	bne.n	8005660 <HAL_UART_Transmit+0x82>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d104      	bne.n	8005660 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005656:	2300      	movs	r3, #0
 8005658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	61bb      	str	r3, [r7, #24]
 800565e:	e003      	b.n	8005668 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005664:	2300      	movs	r3, #0
 8005666:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8005670:	e02a      	b.n	80056c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2200      	movs	r2, #0
 800567a:	2180      	movs	r1, #128	@ 0x80
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 fb1f 	bl	8005cc0 <UART_WaitOnFlagUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d001      	beq.n	800568c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e036      	b.n	80056fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10b      	bne.n	80056aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	881b      	ldrh	r3, [r3, #0]
 8005696:	461a      	mov	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	3302      	adds	r3, #2
 80056a6:	61bb      	str	r3, [r7, #24]
 80056a8:	e007      	b.n	80056ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	781a      	ldrb	r2, [r3, #0]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	3301      	adds	r3, #1
 80056b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056be:	b29b      	uxth	r3, r3
 80056c0:	3b01      	subs	r3, #1
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1cf      	bne.n	8005672 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2200      	movs	r2, #0
 80056da:	2140      	movs	r1, #64	@ 0x40
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 faef 	bl	8005cc0 <UART_WaitOnFlagUntilTimeout>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e006      	b.n	80056fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80056f4:	2300      	movs	r3, #0
 80056f6:	e000      	b.n	80056fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056f8:	2302      	movs	r3, #2
  }
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3720      	adds	r7, #32
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b084      	sub	sp, #16
 8005706:	af00      	add	r7, sp, #0
 8005708:	60f8      	str	r0, [r7, #12]
 800570a:	60b9      	str	r1, [r7, #8]
 800570c:	4613      	mov	r3, r2
 800570e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005716:	b2db      	uxtb	r3, r3
 8005718:	2b20      	cmp	r3, #32
 800571a:	d11d      	bne.n	8005758 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <HAL_UART_Receive_IT+0x26>
 8005722:	88fb      	ldrh	r3, [r7, #6]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e016      	b.n	800575a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <HAL_UART_Receive_IT+0x38>
 8005736:	2302      	movs	r3, #2
 8005738:	e00f      	b.n	800575a <HAL_UART_Receive_IT+0x58>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005748:	88fb      	ldrh	r3, [r7, #6]
 800574a:	461a      	mov	r2, r3
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 fb24 	bl	8005d9c <UART_Start_Receive_IT>
 8005754:	4603      	mov	r3, r0
 8005756:	e000      	b.n	800575a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005758:	2302      	movs	r3, #2
  }
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
	...

08005764 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b0ba      	sub	sp, #232	@ 0xe8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800578a:	2300      	movs	r3, #0
 800578c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005790:	2300      	movs	r3, #0
 8005792:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800579a:	f003 030f 	and.w	r3, r3, #15
 800579e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80057a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10f      	bne.n	80057ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d009      	beq.n	80057ca <HAL_UART_IRQHandler+0x66>
 80057b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fc07 	bl	8005fd6 <UART_Receive_IT>
      return;
 80057c8:	e256      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 80de 	beq.w	8005990 <HAL_UART_IRQHandler+0x22c>
 80057d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057d8:	f003 0301 	and.w	r3, r3, #1
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d106      	bne.n	80057ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 80d1 	beq.w	8005990 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00b      	beq.n	8005812 <HAL_UART_IRQHandler+0xae>
 80057fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005802:	2b00      	cmp	r3, #0
 8005804:	d005      	beq.n	8005812 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	f043 0201 	orr.w	r2, r3, #1
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005816:	f003 0304 	and.w	r3, r3, #4
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00b      	beq.n	8005836 <HAL_UART_IRQHandler+0xd2>
 800581e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d005      	beq.n	8005836 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	f043 0202 	orr.w	r2, r3, #2
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00b      	beq.n	800585a <HAL_UART_IRQHandler+0xf6>
 8005842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d005      	beq.n	800585a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005852:	f043 0204 	orr.w	r2, r3, #4
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800585a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800585e:	f003 0308 	and.w	r3, r3, #8
 8005862:	2b00      	cmp	r3, #0
 8005864:	d011      	beq.n	800588a <HAL_UART_IRQHandler+0x126>
 8005866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800586a:	f003 0320 	and.w	r3, r3, #32
 800586e:	2b00      	cmp	r3, #0
 8005870:	d105      	bne.n	800587e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d005      	beq.n	800588a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005882:	f043 0208 	orr.w	r2, r3, #8
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 81ed 	beq.w	8005c6e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005898:	f003 0320 	and.w	r3, r3, #32
 800589c:	2b00      	cmp	r3, #0
 800589e:	d008      	beq.n	80058b2 <HAL_UART_IRQHandler+0x14e>
 80058a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058a4:	f003 0320 	and.w	r3, r3, #32
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 fb92 	bl	8005fd6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058bc:	2b40      	cmp	r3, #64	@ 0x40
 80058be:	bf0c      	ite	eq
 80058c0:	2301      	moveq	r3, #1
 80058c2:	2300      	movne	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ce:	f003 0308 	and.w	r3, r3, #8
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d103      	bne.n	80058de <HAL_UART_IRQHandler+0x17a>
 80058d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d04f      	beq.n	800597e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fa9a 	bl	8005e18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ee:	2b40      	cmp	r3, #64	@ 0x40
 80058f0:	d141      	bne.n	8005976 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3314      	adds	r3, #20
 80058f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005900:	e853 3f00 	ldrex	r3, [r3]
 8005904:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005908:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800590c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005910:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3314      	adds	r3, #20
 800591a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800591e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005922:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800592a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1d9      	bne.n	80058f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005942:	2b00      	cmp	r3, #0
 8005944:	d013      	beq.n	800596e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b40 <HAL_UART_IRQHandler+0x3dc>)
 800594c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005952:	4618      	mov	r0, r3
 8005954:	f7fd fe83 	bl	800365e <HAL_DMA_Abort_IT>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d016      	beq.n	800598c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005968:	4610      	mov	r0, r2
 800596a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800596c:	e00e      	b.n	800598c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f990 	bl	8005c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005974:	e00a      	b.n	800598c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f98c 	bl	8005c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597c:	e006      	b.n	800598c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f988 	bl	8005c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800598a:	e170      	b.n	8005c6e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800598c:	bf00      	nop
    return;
 800598e:	e16e      	b.n	8005c6e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005994:	2b01      	cmp	r3, #1
 8005996:	f040 814a 	bne.w	8005c2e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800599a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800599e:	f003 0310 	and.w	r3, r3, #16
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 8143 	beq.w	8005c2e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059ac:	f003 0310 	and.w	r3, r3, #16
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 813c 	beq.w	8005c2e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059b6:	2300      	movs	r3, #0
 80059b8:	60bb      	str	r3, [r7, #8]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	60bb      	str	r3, [r7, #8]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	60bb      	str	r3, [r7, #8]
 80059ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d6:	2b40      	cmp	r3, #64	@ 0x40
 80059d8:	f040 80b4 	bne.w	8005b44 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 8140 	beq.w	8005c72 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059fa:	429a      	cmp	r2, r3
 80059fc:	f080 8139 	bcs.w	8005c72 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a06:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a12:	f000 8088 	beq.w	8005b26 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	330c      	adds	r3, #12
 8005a1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	330c      	adds	r3, #12
 8005a3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005a42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1d9      	bne.n	8005a16 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3314      	adds	r3, #20
 8005a68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a74:	f023 0301 	bic.w	r3, r3, #1
 8005a78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	3314      	adds	r3, #20
 8005a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a86:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a92:	e841 2300 	strex	r3, r2, [r1]
 8005a96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1e1      	bne.n	8005a62 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3314      	adds	r3, #20
 8005aa4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3314      	adds	r3, #20
 8005abe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ac2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ac8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005aca:	e841 2300 	strex	r3, r2, [r1]
 8005ace:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1e3      	bne.n	8005a9e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aee:	e853 3f00 	ldrex	r3, [r3]
 8005af2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005af4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005af6:	f023 0310 	bic.w	r3, r3, #16
 8005afa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	330c      	adds	r3, #12
 8005b04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005b08:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005b0a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b10:	e841 2300 	strex	r3, r2, [r1]
 8005b14:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1e3      	bne.n	8005ae4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7fd fd2c 	bl	800357e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f8b6 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b3c:	e099      	b.n	8005c72 <HAL_UART_IRQHandler+0x50e>
 8005b3e:	bf00      	nop
 8005b40:	08005edf 	.word	0x08005edf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f000 808b 	beq.w	8005c76 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8086 	beq.w	8005c76 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	330c      	adds	r3, #12
 8005b70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	330c      	adds	r3, #12
 8005b8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005b8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b96:	e841 2300 	strex	r3, r2, [r1]
 8005b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1e3      	bne.n	8005b6a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	3314      	adds	r3, #20
 8005ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	e853 3f00 	ldrex	r3, [r3]
 8005bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	f023 0301 	bic.w	r3, r3, #1
 8005bb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3314      	adds	r3, #20
 8005bc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005bc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bce:	e841 2300 	strex	r3, r2, [r1]
 8005bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1e3      	bne.n	8005ba2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	e853 3f00 	ldrex	r3, [r3]
 8005bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f023 0310 	bic.w	r3, r3, #16
 8005bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	330c      	adds	r3, #12
 8005c08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005c0c:	61fa      	str	r2, [r7, #28]
 8005c0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	69b9      	ldr	r1, [r7, #24]
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	617b      	str	r3, [r7, #20]
   return(result);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e3      	bne.n	8005be8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c24:	4619      	mov	r1, r3
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f83e 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c2c:	e023      	b.n	8005c76 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d009      	beq.n	8005c4e <HAL_UART_IRQHandler+0x4ea>
 8005c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f95d 	bl	8005f06 <UART_Transmit_IT>
    return;
 8005c4c:	e014      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00e      	beq.n	8005c78 <HAL_UART_IRQHandler+0x514>
 8005c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d008      	beq.n	8005c78 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f99d 	bl	8005fa6 <UART_EndTransmit_IT>
    return;
 8005c6c:	e004      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
    return;
 8005c6e:	bf00      	nop
 8005c70:	e002      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
      return;
 8005c72:	bf00      	nop
 8005c74:	e000      	b.n	8005c78 <HAL_UART_IRQHandler+0x514>
      return;
 8005c76:	bf00      	nop
  }
}
 8005c78:	37e8      	adds	r7, #232	@ 0xe8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop

08005c80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b090      	sub	sp, #64	@ 0x40
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cd0:	e050      	b.n	8005d74 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd8:	d04c      	beq.n	8005d74 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d007      	beq.n	8005cf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ce0:	f7fc ff2a 	bl	8002b38 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d241      	bcs.n	8005d74 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	330c      	adds	r3, #12
 8005cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cfa:	e853 3f00 	ldrex	r3, [r3]
 8005cfe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d02:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	330c      	adds	r3, #12
 8005d0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d10:	637a      	str	r2, [r7, #52]	@ 0x34
 8005d12:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d18:	e841 2300 	strex	r3, r2, [r1]
 8005d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1e5      	bne.n	8005cf0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3314      	adds	r3, #20
 8005d2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	e853 3f00 	ldrex	r3, [r3]
 8005d32:	613b      	str	r3, [r7, #16]
   return(result);
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3314      	adds	r3, #20
 8005d42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d44:	623a      	str	r2, [r7, #32]
 8005d46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d48:	69f9      	ldr	r1, [r7, #28]
 8005d4a:	6a3a      	ldr	r2, [r7, #32]
 8005d4c:	e841 2300 	strex	r3, r2, [r1]
 8005d50:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1e5      	bne.n	8005d24 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2220      	movs	r2, #32
 8005d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e00f      	b.n	8005d94 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	bf0c      	ite	eq
 8005d84:	2301      	moveq	r3, #1
 8005d86:	2300      	movne	r3, #0
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	79fb      	ldrb	r3, [r7, #7]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d09f      	beq.n	8005cd2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3740      	adds	r7, #64	@ 0x40
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	4613      	mov	r3, r2
 8005da8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	88fa      	ldrh	r2, [r7, #6]
 8005db4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	88fa      	ldrh	r2, [r7, #6]
 8005dba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2222      	movs	r2, #34	@ 0x22
 8005dc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d007      	beq.n	8005dea <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68da      	ldr	r2, [r3, #12]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005de8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	695a      	ldr	r2, [r3, #20]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0201 	orr.w	r2, r2, #1
 8005df8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0220 	orr.w	r2, r2, #32
 8005e08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b095      	sub	sp, #84	@ 0x54
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	330c      	adds	r3, #12
 8005e26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	330c      	adds	r3, #12
 8005e3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e40:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e5      	bne.n	8005e20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3314      	adds	r3, #20
 8005e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	e853 3f00 	ldrex	r3, [r3]
 8005e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	f023 0301 	bic.w	r3, r3, #1
 8005e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	3314      	adds	r3, #20
 8005e72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e7c:	e841 2300 	strex	r3, r2, [r1]
 8005e80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e5      	bne.n	8005e54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d119      	bne.n	8005ec4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	330c      	adds	r3, #12
 8005e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	e853 3f00 	ldrex	r3, [r3]
 8005e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f023 0310 	bic.w	r3, r3, #16
 8005ea6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	330c      	adds	r3, #12
 8005eae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005eb0:	61ba      	str	r2, [r7, #24]
 8005eb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb4:	6979      	ldr	r1, [r7, #20]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	e841 2300 	strex	r3, r2, [r1]
 8005ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1e5      	bne.n	8005e90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ed2:	bf00      	nop
 8005ed4:	3754      	adds	r7, #84	@ 0x54
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b084      	sub	sp, #16
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f7ff fecb 	bl	8005c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005efe:	bf00      	nop
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b085      	sub	sp, #20
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b21      	cmp	r3, #33	@ 0x21
 8005f18:	d13e      	bne.n	8005f98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f22:	d114      	bne.n	8005f4e <UART_Transmit_IT+0x48>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d110      	bne.n	8005f4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	881b      	ldrh	r3, [r3, #0]
 8005f36:	461a      	mov	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a1b      	ldr	r3, [r3, #32]
 8005f46:	1c9a      	adds	r2, r3, #2
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	621a      	str	r2, [r3, #32]
 8005f4c:	e008      	b.n	8005f60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	1c59      	adds	r1, r3, #1
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	6211      	str	r1, [r2, #32]
 8005f58:	781a      	ldrb	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10f      	bne.n	8005f94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	e000      	b.n	8005f9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f98:	2302      	movs	r3, #2
  }
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3714      	adds	r7, #20
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr

08005fa6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b082      	sub	sp, #8
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68da      	ldr	r2, [r3, #12]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fbc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f7ff fe5a 	bl	8005c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3708      	adds	r7, #8
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}

08005fd6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b08c      	sub	sp, #48	@ 0x30
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b22      	cmp	r3, #34	@ 0x22
 8005fe8:	f040 80ab 	bne.w	8006142 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff4:	d117      	bne.n	8006026 <UART_Receive_IT+0x50>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d113      	bne.n	8006026 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ffe:	2300      	movs	r3, #0
 8006000:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	b29b      	uxth	r3, r3
 8006010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006014:	b29a      	uxth	r2, r3
 8006016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006018:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601e:	1c9a      	adds	r2, r3, #2
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	629a      	str	r2, [r3, #40]	@ 0x28
 8006024:	e026      	b.n	8006074 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800602c:	2300      	movs	r3, #0
 800602e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006038:	d007      	beq.n	800604a <UART_Receive_IT+0x74>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10a      	bne.n	8006058 <UART_Receive_IT+0x82>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d106      	bne.n	8006058 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	b2da      	uxtb	r2, r3
 8006052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006054:	701a      	strb	r2, [r3, #0]
 8006056:	e008      	b.n	800606a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	b2db      	uxtb	r3, r3
 8006060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006064:	b2da      	uxtb	r2, r3
 8006066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006068:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800606e:	1c5a      	adds	r2, r3, #1
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006078:	b29b      	uxth	r3, r3
 800607a:	3b01      	subs	r3, #1
 800607c:	b29b      	uxth	r3, r3
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	4619      	mov	r1, r3
 8006082:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006084:	2b00      	cmp	r3, #0
 8006086:	d15a      	bne.n	800613e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68da      	ldr	r2, [r3, #12]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f022 0220 	bic.w	r2, r2, #32
 8006096:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68da      	ldr	r2, [r3, #12]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	695a      	ldr	r2, [r3, #20]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f022 0201 	bic.w	r2, r2, #1
 80060b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d135      	bne.n	8006134 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	330c      	adds	r3, #12
 80060d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	e853 3f00 	ldrex	r3, [r3]
 80060dc:	613b      	str	r3, [r7, #16]
   return(result);
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f023 0310 	bic.w	r3, r3, #16
 80060e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	330c      	adds	r3, #12
 80060ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ee:	623a      	str	r2, [r7, #32]
 80060f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f2:	69f9      	ldr	r1, [r7, #28]
 80060f4:	6a3a      	ldr	r2, [r7, #32]
 80060f6:	e841 2300 	strex	r3, r2, [r1]
 80060fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1e5      	bne.n	80060ce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b10      	cmp	r3, #16
 800610e:	d10a      	bne.n	8006126 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006110:	2300      	movs	r3, #0
 8006112:	60fb      	str	r3, [r7, #12]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800612a:	4619      	mov	r1, r3
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f7ff fdbb 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
 8006132:	e002      	b.n	800613a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fb fe0f 	bl	8001d58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800613a:	2300      	movs	r3, #0
 800613c:	e002      	b.n	8006144 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	e000      	b.n	8006144 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006142:	2302      	movs	r3, #2
  }
}
 8006144:	4618      	mov	r0, r3
 8006146:	3730      	adds	r7, #48	@ 0x30
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800614c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006150:	b0c0      	sub	sp, #256	@ 0x100
 8006152:	af00      	add	r7, sp, #0
 8006154:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006168:	68d9      	ldr	r1, [r3, #12]
 800616a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	ea40 0301 	orr.w	r3, r0, r1
 8006174:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800617a:	689a      	ldr	r2, [r3, #8]
 800617c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	431a      	orrs	r2, r3
 8006184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	431a      	orrs	r2, r3
 800618c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	4313      	orrs	r3, r2
 8006194:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80061a4:	f021 010c 	bic.w	r1, r1, #12
 80061a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80061b2:	430b      	orrs	r3, r1
 80061b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	695b      	ldr	r3, [r3, #20]
 80061be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80061c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c6:	6999      	ldr	r1, [r3, #24]
 80061c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	ea40 0301 	orr.w	r3, r0, r1
 80061d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	4b8f      	ldr	r3, [pc, #572]	@ (8006418 <UART_SetConfig+0x2cc>)
 80061dc:	429a      	cmp	r2, r3
 80061de:	d005      	beq.n	80061ec <UART_SetConfig+0xa0>
 80061e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	4b8d      	ldr	r3, [pc, #564]	@ (800641c <UART_SetConfig+0x2d0>)
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d104      	bne.n	80061f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061ec:	f7fe fcc8 	bl	8004b80 <HAL_RCC_GetPCLK2Freq>
 80061f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80061f4:	e003      	b.n	80061fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061f6:	f7fe fcaf 	bl	8004b58 <HAL_RCC_GetPCLK1Freq>
 80061fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006208:	f040 810c 	bne.w	8006424 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800620c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006210:	2200      	movs	r2, #0
 8006212:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006216:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800621a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800621e:	4622      	mov	r2, r4
 8006220:	462b      	mov	r3, r5
 8006222:	1891      	adds	r1, r2, r2
 8006224:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006226:	415b      	adcs	r3, r3
 8006228:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800622a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800622e:	4621      	mov	r1, r4
 8006230:	eb12 0801 	adds.w	r8, r2, r1
 8006234:	4629      	mov	r1, r5
 8006236:	eb43 0901 	adc.w	r9, r3, r1
 800623a:	f04f 0200 	mov.w	r2, #0
 800623e:	f04f 0300 	mov.w	r3, #0
 8006242:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006246:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800624a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800624e:	4690      	mov	r8, r2
 8006250:	4699      	mov	r9, r3
 8006252:	4623      	mov	r3, r4
 8006254:	eb18 0303 	adds.w	r3, r8, r3
 8006258:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800625c:	462b      	mov	r3, r5
 800625e:	eb49 0303 	adc.w	r3, r9, r3
 8006262:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006272:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006276:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800627a:	460b      	mov	r3, r1
 800627c:	18db      	adds	r3, r3, r3
 800627e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006280:	4613      	mov	r3, r2
 8006282:	eb42 0303 	adc.w	r3, r2, r3
 8006286:	657b      	str	r3, [r7, #84]	@ 0x54
 8006288:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800628c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006290:	f7fa fce2 	bl	8000c58 <__aeabi_uldivmod>
 8006294:	4602      	mov	r2, r0
 8006296:	460b      	mov	r3, r1
 8006298:	4b61      	ldr	r3, [pc, #388]	@ (8006420 <UART_SetConfig+0x2d4>)
 800629a:	fba3 2302 	umull	r2, r3, r3, r2
 800629e:	095b      	lsrs	r3, r3, #5
 80062a0:	011c      	lsls	r4, r3, #4
 80062a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062a6:	2200      	movs	r2, #0
 80062a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80062ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80062b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80062b4:	4642      	mov	r2, r8
 80062b6:	464b      	mov	r3, r9
 80062b8:	1891      	adds	r1, r2, r2
 80062ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80062bc:	415b      	adcs	r3, r3
 80062be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80062c4:	4641      	mov	r1, r8
 80062c6:	eb12 0a01 	adds.w	sl, r2, r1
 80062ca:	4649      	mov	r1, r9
 80062cc:	eb43 0b01 	adc.w	fp, r3, r1
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062e4:	4692      	mov	sl, r2
 80062e6:	469b      	mov	fp, r3
 80062e8:	4643      	mov	r3, r8
 80062ea:	eb1a 0303 	adds.w	r3, sl, r3
 80062ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062f2:	464b      	mov	r3, r9
 80062f4:	eb4b 0303 	adc.w	r3, fp, r3
 80062f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006308:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800630c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006310:	460b      	mov	r3, r1
 8006312:	18db      	adds	r3, r3, r3
 8006314:	643b      	str	r3, [r7, #64]	@ 0x40
 8006316:	4613      	mov	r3, r2
 8006318:	eb42 0303 	adc.w	r3, r2, r3
 800631c:	647b      	str	r3, [r7, #68]	@ 0x44
 800631e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006322:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006326:	f7fa fc97 	bl	8000c58 <__aeabi_uldivmod>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	4611      	mov	r1, r2
 8006330:	4b3b      	ldr	r3, [pc, #236]	@ (8006420 <UART_SetConfig+0x2d4>)
 8006332:	fba3 2301 	umull	r2, r3, r3, r1
 8006336:	095b      	lsrs	r3, r3, #5
 8006338:	2264      	movs	r2, #100	@ 0x64
 800633a:	fb02 f303 	mul.w	r3, r2, r3
 800633e:	1acb      	subs	r3, r1, r3
 8006340:	00db      	lsls	r3, r3, #3
 8006342:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006346:	4b36      	ldr	r3, [pc, #216]	@ (8006420 <UART_SetConfig+0x2d4>)
 8006348:	fba3 2302 	umull	r2, r3, r3, r2
 800634c:	095b      	lsrs	r3, r3, #5
 800634e:	005b      	lsls	r3, r3, #1
 8006350:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006354:	441c      	add	r4, r3
 8006356:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800635a:	2200      	movs	r2, #0
 800635c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006360:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006364:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006368:	4642      	mov	r2, r8
 800636a:	464b      	mov	r3, r9
 800636c:	1891      	adds	r1, r2, r2
 800636e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006370:	415b      	adcs	r3, r3
 8006372:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006374:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006378:	4641      	mov	r1, r8
 800637a:	1851      	adds	r1, r2, r1
 800637c:	6339      	str	r1, [r7, #48]	@ 0x30
 800637e:	4649      	mov	r1, r9
 8006380:	414b      	adcs	r3, r1
 8006382:	637b      	str	r3, [r7, #52]	@ 0x34
 8006384:	f04f 0200 	mov.w	r2, #0
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006390:	4659      	mov	r1, fp
 8006392:	00cb      	lsls	r3, r1, #3
 8006394:	4651      	mov	r1, sl
 8006396:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800639a:	4651      	mov	r1, sl
 800639c:	00ca      	lsls	r2, r1, #3
 800639e:	4610      	mov	r0, r2
 80063a0:	4619      	mov	r1, r3
 80063a2:	4603      	mov	r3, r0
 80063a4:	4642      	mov	r2, r8
 80063a6:	189b      	adds	r3, r3, r2
 80063a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063ac:	464b      	mov	r3, r9
 80063ae:	460a      	mov	r2, r1
 80063b0:	eb42 0303 	adc.w	r3, r2, r3
 80063b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80063c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80063c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80063cc:	460b      	mov	r3, r1
 80063ce:	18db      	adds	r3, r3, r3
 80063d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063d2:	4613      	mov	r3, r2
 80063d4:	eb42 0303 	adc.w	r3, r2, r3
 80063d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80063e2:	f7fa fc39 	bl	8000c58 <__aeabi_uldivmod>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006420 <UART_SetConfig+0x2d4>)
 80063ec:	fba3 1302 	umull	r1, r3, r3, r2
 80063f0:	095b      	lsrs	r3, r3, #5
 80063f2:	2164      	movs	r1, #100	@ 0x64
 80063f4:	fb01 f303 	mul.w	r3, r1, r3
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	00db      	lsls	r3, r3, #3
 80063fc:	3332      	adds	r3, #50	@ 0x32
 80063fe:	4a08      	ldr	r2, [pc, #32]	@ (8006420 <UART_SetConfig+0x2d4>)
 8006400:	fba2 2303 	umull	r2, r3, r2, r3
 8006404:	095b      	lsrs	r3, r3, #5
 8006406:	f003 0207 	and.w	r2, r3, #7
 800640a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4422      	add	r2, r4
 8006412:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006414:	e106      	b.n	8006624 <UART_SetConfig+0x4d8>
 8006416:	bf00      	nop
 8006418:	40011000 	.word	0x40011000
 800641c:	40011400 	.word	0x40011400
 8006420:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006428:	2200      	movs	r2, #0
 800642a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800642e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006432:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006436:	4642      	mov	r2, r8
 8006438:	464b      	mov	r3, r9
 800643a:	1891      	adds	r1, r2, r2
 800643c:	6239      	str	r1, [r7, #32]
 800643e:	415b      	adcs	r3, r3
 8006440:	627b      	str	r3, [r7, #36]	@ 0x24
 8006442:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006446:	4641      	mov	r1, r8
 8006448:	1854      	adds	r4, r2, r1
 800644a:	4649      	mov	r1, r9
 800644c:	eb43 0501 	adc.w	r5, r3, r1
 8006450:	f04f 0200 	mov.w	r2, #0
 8006454:	f04f 0300 	mov.w	r3, #0
 8006458:	00eb      	lsls	r3, r5, #3
 800645a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800645e:	00e2      	lsls	r2, r4, #3
 8006460:	4614      	mov	r4, r2
 8006462:	461d      	mov	r5, r3
 8006464:	4643      	mov	r3, r8
 8006466:	18e3      	adds	r3, r4, r3
 8006468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800646c:	464b      	mov	r3, r9
 800646e:	eb45 0303 	adc.w	r3, r5, r3
 8006472:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006482:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006486:	f04f 0200 	mov.w	r2, #0
 800648a:	f04f 0300 	mov.w	r3, #0
 800648e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006492:	4629      	mov	r1, r5
 8006494:	008b      	lsls	r3, r1, #2
 8006496:	4621      	mov	r1, r4
 8006498:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800649c:	4621      	mov	r1, r4
 800649e:	008a      	lsls	r2, r1, #2
 80064a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80064a4:	f7fa fbd8 	bl	8000c58 <__aeabi_uldivmod>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4b60      	ldr	r3, [pc, #384]	@ (8006630 <UART_SetConfig+0x4e4>)
 80064ae:	fba3 2302 	umull	r2, r3, r3, r2
 80064b2:	095b      	lsrs	r3, r3, #5
 80064b4:	011c      	lsls	r4, r3, #4
 80064b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064ba:	2200      	movs	r2, #0
 80064bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80064c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80064c8:	4642      	mov	r2, r8
 80064ca:	464b      	mov	r3, r9
 80064cc:	1891      	adds	r1, r2, r2
 80064ce:	61b9      	str	r1, [r7, #24]
 80064d0:	415b      	adcs	r3, r3
 80064d2:	61fb      	str	r3, [r7, #28]
 80064d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064d8:	4641      	mov	r1, r8
 80064da:	1851      	adds	r1, r2, r1
 80064dc:	6139      	str	r1, [r7, #16]
 80064de:	4649      	mov	r1, r9
 80064e0:	414b      	adcs	r3, r1
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064f0:	4659      	mov	r1, fp
 80064f2:	00cb      	lsls	r3, r1, #3
 80064f4:	4651      	mov	r1, sl
 80064f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064fa:	4651      	mov	r1, sl
 80064fc:	00ca      	lsls	r2, r1, #3
 80064fe:	4610      	mov	r0, r2
 8006500:	4619      	mov	r1, r3
 8006502:	4603      	mov	r3, r0
 8006504:	4642      	mov	r2, r8
 8006506:	189b      	adds	r3, r3, r2
 8006508:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800650c:	464b      	mov	r3, r9
 800650e:	460a      	mov	r2, r1
 8006510:	eb42 0303 	adc.w	r3, r2, r3
 8006514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006522:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006524:	f04f 0200 	mov.w	r2, #0
 8006528:	f04f 0300 	mov.w	r3, #0
 800652c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006530:	4649      	mov	r1, r9
 8006532:	008b      	lsls	r3, r1, #2
 8006534:	4641      	mov	r1, r8
 8006536:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800653a:	4641      	mov	r1, r8
 800653c:	008a      	lsls	r2, r1, #2
 800653e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006542:	f7fa fb89 	bl	8000c58 <__aeabi_uldivmod>
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4611      	mov	r1, r2
 800654c:	4b38      	ldr	r3, [pc, #224]	@ (8006630 <UART_SetConfig+0x4e4>)
 800654e:	fba3 2301 	umull	r2, r3, r3, r1
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	2264      	movs	r2, #100	@ 0x64
 8006556:	fb02 f303 	mul.w	r3, r2, r3
 800655a:	1acb      	subs	r3, r1, r3
 800655c:	011b      	lsls	r3, r3, #4
 800655e:	3332      	adds	r3, #50	@ 0x32
 8006560:	4a33      	ldr	r2, [pc, #204]	@ (8006630 <UART_SetConfig+0x4e4>)
 8006562:	fba2 2303 	umull	r2, r3, r2, r3
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800656c:	441c      	add	r4, r3
 800656e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006572:	2200      	movs	r2, #0
 8006574:	673b      	str	r3, [r7, #112]	@ 0x70
 8006576:	677a      	str	r2, [r7, #116]	@ 0x74
 8006578:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800657c:	4642      	mov	r2, r8
 800657e:	464b      	mov	r3, r9
 8006580:	1891      	adds	r1, r2, r2
 8006582:	60b9      	str	r1, [r7, #8]
 8006584:	415b      	adcs	r3, r3
 8006586:	60fb      	str	r3, [r7, #12]
 8006588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800658c:	4641      	mov	r1, r8
 800658e:	1851      	adds	r1, r2, r1
 8006590:	6039      	str	r1, [r7, #0]
 8006592:	4649      	mov	r1, r9
 8006594:	414b      	adcs	r3, r1
 8006596:	607b      	str	r3, [r7, #4]
 8006598:	f04f 0200 	mov.w	r2, #0
 800659c:	f04f 0300 	mov.w	r3, #0
 80065a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80065a4:	4659      	mov	r1, fp
 80065a6:	00cb      	lsls	r3, r1, #3
 80065a8:	4651      	mov	r1, sl
 80065aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065ae:	4651      	mov	r1, sl
 80065b0:	00ca      	lsls	r2, r1, #3
 80065b2:	4610      	mov	r0, r2
 80065b4:	4619      	mov	r1, r3
 80065b6:	4603      	mov	r3, r0
 80065b8:	4642      	mov	r2, r8
 80065ba:	189b      	adds	r3, r3, r2
 80065bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065be:	464b      	mov	r3, r9
 80065c0:	460a      	mov	r2, r1
 80065c2:	eb42 0303 	adc.w	r3, r2, r3
 80065c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80065c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80065d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80065e0:	4649      	mov	r1, r9
 80065e2:	008b      	lsls	r3, r1, #2
 80065e4:	4641      	mov	r1, r8
 80065e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ea:	4641      	mov	r1, r8
 80065ec:	008a      	lsls	r2, r1, #2
 80065ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80065f2:	f7fa fb31 	bl	8000c58 <__aeabi_uldivmod>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006630 <UART_SetConfig+0x4e4>)
 80065fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006600:	095b      	lsrs	r3, r3, #5
 8006602:	2164      	movs	r1, #100	@ 0x64
 8006604:	fb01 f303 	mul.w	r3, r1, r3
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	011b      	lsls	r3, r3, #4
 800660c:	3332      	adds	r3, #50	@ 0x32
 800660e:	4a08      	ldr	r2, [pc, #32]	@ (8006630 <UART_SetConfig+0x4e4>)
 8006610:	fba2 2303 	umull	r2, r3, r2, r3
 8006614:	095b      	lsrs	r3, r3, #5
 8006616:	f003 020f 	and.w	r2, r3, #15
 800661a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4422      	add	r2, r4
 8006622:	609a      	str	r2, [r3, #8]
}
 8006624:	bf00      	nop
 8006626:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800662a:	46bd      	mov	sp, r7
 800662c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006630:	51eb851f 	.word	0x51eb851f

08006634 <__cvt>:
 8006634:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006638:	ec57 6b10 	vmov	r6, r7, d0
 800663c:	2f00      	cmp	r7, #0
 800663e:	460c      	mov	r4, r1
 8006640:	4619      	mov	r1, r3
 8006642:	463b      	mov	r3, r7
 8006644:	bfbb      	ittet	lt
 8006646:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800664a:	461f      	movlt	r7, r3
 800664c:	2300      	movge	r3, #0
 800664e:	232d      	movlt	r3, #45	@ 0x2d
 8006650:	700b      	strb	r3, [r1, #0]
 8006652:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006654:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006658:	4691      	mov	r9, r2
 800665a:	f023 0820 	bic.w	r8, r3, #32
 800665e:	bfbc      	itt	lt
 8006660:	4632      	movlt	r2, r6
 8006662:	4616      	movlt	r6, r2
 8006664:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006668:	d005      	beq.n	8006676 <__cvt+0x42>
 800666a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800666e:	d100      	bne.n	8006672 <__cvt+0x3e>
 8006670:	3401      	adds	r4, #1
 8006672:	2102      	movs	r1, #2
 8006674:	e000      	b.n	8006678 <__cvt+0x44>
 8006676:	2103      	movs	r1, #3
 8006678:	ab03      	add	r3, sp, #12
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	ab02      	add	r3, sp, #8
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	ec47 6b10 	vmov	d0, r6, r7
 8006684:	4653      	mov	r3, sl
 8006686:	4622      	mov	r2, r4
 8006688:	f000 fe7a 	bl	8007380 <_dtoa_r>
 800668c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006690:	4605      	mov	r5, r0
 8006692:	d119      	bne.n	80066c8 <__cvt+0x94>
 8006694:	f019 0f01 	tst.w	r9, #1
 8006698:	d00e      	beq.n	80066b8 <__cvt+0x84>
 800669a:	eb00 0904 	add.w	r9, r0, r4
 800669e:	2200      	movs	r2, #0
 80066a0:	2300      	movs	r3, #0
 80066a2:	4630      	mov	r0, r6
 80066a4:	4639      	mov	r1, r7
 80066a6:	f7fa fa17 	bl	8000ad8 <__aeabi_dcmpeq>
 80066aa:	b108      	cbz	r0, 80066b0 <__cvt+0x7c>
 80066ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80066b0:	2230      	movs	r2, #48	@ 0x30
 80066b2:	9b03      	ldr	r3, [sp, #12]
 80066b4:	454b      	cmp	r3, r9
 80066b6:	d31e      	bcc.n	80066f6 <__cvt+0xc2>
 80066b8:	9b03      	ldr	r3, [sp, #12]
 80066ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066bc:	1b5b      	subs	r3, r3, r5
 80066be:	4628      	mov	r0, r5
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	b004      	add	sp, #16
 80066c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066cc:	eb00 0904 	add.w	r9, r0, r4
 80066d0:	d1e5      	bne.n	800669e <__cvt+0x6a>
 80066d2:	7803      	ldrb	r3, [r0, #0]
 80066d4:	2b30      	cmp	r3, #48	@ 0x30
 80066d6:	d10a      	bne.n	80066ee <__cvt+0xba>
 80066d8:	2200      	movs	r2, #0
 80066da:	2300      	movs	r3, #0
 80066dc:	4630      	mov	r0, r6
 80066de:	4639      	mov	r1, r7
 80066e0:	f7fa f9fa 	bl	8000ad8 <__aeabi_dcmpeq>
 80066e4:	b918      	cbnz	r0, 80066ee <__cvt+0xba>
 80066e6:	f1c4 0401 	rsb	r4, r4, #1
 80066ea:	f8ca 4000 	str.w	r4, [sl]
 80066ee:	f8da 3000 	ldr.w	r3, [sl]
 80066f2:	4499      	add	r9, r3
 80066f4:	e7d3      	b.n	800669e <__cvt+0x6a>
 80066f6:	1c59      	adds	r1, r3, #1
 80066f8:	9103      	str	r1, [sp, #12]
 80066fa:	701a      	strb	r2, [r3, #0]
 80066fc:	e7d9      	b.n	80066b2 <__cvt+0x7e>

080066fe <__exponent>:
 80066fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006700:	2900      	cmp	r1, #0
 8006702:	bfba      	itte	lt
 8006704:	4249      	neglt	r1, r1
 8006706:	232d      	movlt	r3, #45	@ 0x2d
 8006708:	232b      	movge	r3, #43	@ 0x2b
 800670a:	2909      	cmp	r1, #9
 800670c:	7002      	strb	r2, [r0, #0]
 800670e:	7043      	strb	r3, [r0, #1]
 8006710:	dd29      	ble.n	8006766 <__exponent+0x68>
 8006712:	f10d 0307 	add.w	r3, sp, #7
 8006716:	461d      	mov	r5, r3
 8006718:	270a      	movs	r7, #10
 800671a:	461a      	mov	r2, r3
 800671c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006720:	fb07 1416 	mls	r4, r7, r6, r1
 8006724:	3430      	adds	r4, #48	@ 0x30
 8006726:	f802 4c01 	strb.w	r4, [r2, #-1]
 800672a:	460c      	mov	r4, r1
 800672c:	2c63      	cmp	r4, #99	@ 0x63
 800672e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006732:	4631      	mov	r1, r6
 8006734:	dcf1      	bgt.n	800671a <__exponent+0x1c>
 8006736:	3130      	adds	r1, #48	@ 0x30
 8006738:	1e94      	subs	r4, r2, #2
 800673a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800673e:	1c41      	adds	r1, r0, #1
 8006740:	4623      	mov	r3, r4
 8006742:	42ab      	cmp	r3, r5
 8006744:	d30a      	bcc.n	800675c <__exponent+0x5e>
 8006746:	f10d 0309 	add.w	r3, sp, #9
 800674a:	1a9b      	subs	r3, r3, r2
 800674c:	42ac      	cmp	r4, r5
 800674e:	bf88      	it	hi
 8006750:	2300      	movhi	r3, #0
 8006752:	3302      	adds	r3, #2
 8006754:	4403      	add	r3, r0
 8006756:	1a18      	subs	r0, r3, r0
 8006758:	b003      	add	sp, #12
 800675a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800675c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006760:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006764:	e7ed      	b.n	8006742 <__exponent+0x44>
 8006766:	2330      	movs	r3, #48	@ 0x30
 8006768:	3130      	adds	r1, #48	@ 0x30
 800676a:	7083      	strb	r3, [r0, #2]
 800676c:	70c1      	strb	r1, [r0, #3]
 800676e:	1d03      	adds	r3, r0, #4
 8006770:	e7f1      	b.n	8006756 <__exponent+0x58>
	...

08006774 <_printf_float>:
 8006774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006778:	b08d      	sub	sp, #52	@ 0x34
 800677a:	460c      	mov	r4, r1
 800677c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006780:	4616      	mov	r6, r2
 8006782:	461f      	mov	r7, r3
 8006784:	4605      	mov	r5, r0
 8006786:	f000 fced 	bl	8007164 <_localeconv_r>
 800678a:	6803      	ldr	r3, [r0, #0]
 800678c:	9304      	str	r3, [sp, #16]
 800678e:	4618      	mov	r0, r3
 8006790:	f7f9 fd76 	bl	8000280 <strlen>
 8006794:	2300      	movs	r3, #0
 8006796:	930a      	str	r3, [sp, #40]	@ 0x28
 8006798:	f8d8 3000 	ldr.w	r3, [r8]
 800679c:	9005      	str	r0, [sp, #20]
 800679e:	3307      	adds	r3, #7
 80067a0:	f023 0307 	bic.w	r3, r3, #7
 80067a4:	f103 0208 	add.w	r2, r3, #8
 80067a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80067ac:	f8d4 b000 	ldr.w	fp, [r4]
 80067b0:	f8c8 2000 	str.w	r2, [r8]
 80067b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80067bc:	9307      	str	r3, [sp, #28]
 80067be:	f8cd 8018 	str.w	r8, [sp, #24]
 80067c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80067c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067ca:	4b9c      	ldr	r3, [pc, #624]	@ (8006a3c <_printf_float+0x2c8>)
 80067cc:	f04f 32ff 	mov.w	r2, #4294967295
 80067d0:	f7fa f9b4 	bl	8000b3c <__aeabi_dcmpun>
 80067d4:	bb70      	cbnz	r0, 8006834 <_printf_float+0xc0>
 80067d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067da:	4b98      	ldr	r3, [pc, #608]	@ (8006a3c <_printf_float+0x2c8>)
 80067dc:	f04f 32ff 	mov.w	r2, #4294967295
 80067e0:	f7fa f98e 	bl	8000b00 <__aeabi_dcmple>
 80067e4:	bb30      	cbnz	r0, 8006834 <_printf_float+0xc0>
 80067e6:	2200      	movs	r2, #0
 80067e8:	2300      	movs	r3, #0
 80067ea:	4640      	mov	r0, r8
 80067ec:	4649      	mov	r1, r9
 80067ee:	f7fa f97d 	bl	8000aec <__aeabi_dcmplt>
 80067f2:	b110      	cbz	r0, 80067fa <_printf_float+0x86>
 80067f4:	232d      	movs	r3, #45	@ 0x2d
 80067f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067fa:	4a91      	ldr	r2, [pc, #580]	@ (8006a40 <_printf_float+0x2cc>)
 80067fc:	4b91      	ldr	r3, [pc, #580]	@ (8006a44 <_printf_float+0x2d0>)
 80067fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006802:	bf94      	ite	ls
 8006804:	4690      	movls	r8, r2
 8006806:	4698      	movhi	r8, r3
 8006808:	2303      	movs	r3, #3
 800680a:	6123      	str	r3, [r4, #16]
 800680c:	f02b 0304 	bic.w	r3, fp, #4
 8006810:	6023      	str	r3, [r4, #0]
 8006812:	f04f 0900 	mov.w	r9, #0
 8006816:	9700      	str	r7, [sp, #0]
 8006818:	4633      	mov	r3, r6
 800681a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800681c:	4621      	mov	r1, r4
 800681e:	4628      	mov	r0, r5
 8006820:	f000 f9d2 	bl	8006bc8 <_printf_common>
 8006824:	3001      	adds	r0, #1
 8006826:	f040 808d 	bne.w	8006944 <_printf_float+0x1d0>
 800682a:	f04f 30ff 	mov.w	r0, #4294967295
 800682e:	b00d      	add	sp, #52	@ 0x34
 8006830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006834:	4642      	mov	r2, r8
 8006836:	464b      	mov	r3, r9
 8006838:	4640      	mov	r0, r8
 800683a:	4649      	mov	r1, r9
 800683c:	f7fa f97e 	bl	8000b3c <__aeabi_dcmpun>
 8006840:	b140      	cbz	r0, 8006854 <_printf_float+0xe0>
 8006842:	464b      	mov	r3, r9
 8006844:	2b00      	cmp	r3, #0
 8006846:	bfbc      	itt	lt
 8006848:	232d      	movlt	r3, #45	@ 0x2d
 800684a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800684e:	4a7e      	ldr	r2, [pc, #504]	@ (8006a48 <_printf_float+0x2d4>)
 8006850:	4b7e      	ldr	r3, [pc, #504]	@ (8006a4c <_printf_float+0x2d8>)
 8006852:	e7d4      	b.n	80067fe <_printf_float+0x8a>
 8006854:	6863      	ldr	r3, [r4, #4]
 8006856:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800685a:	9206      	str	r2, [sp, #24]
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	d13b      	bne.n	80068d8 <_printf_float+0x164>
 8006860:	2306      	movs	r3, #6
 8006862:	6063      	str	r3, [r4, #4]
 8006864:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006868:	2300      	movs	r3, #0
 800686a:	6022      	str	r2, [r4, #0]
 800686c:	9303      	str	r3, [sp, #12]
 800686e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006870:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006874:	ab09      	add	r3, sp, #36	@ 0x24
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	6861      	ldr	r1, [r4, #4]
 800687a:	ec49 8b10 	vmov	d0, r8, r9
 800687e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006882:	4628      	mov	r0, r5
 8006884:	f7ff fed6 	bl	8006634 <__cvt>
 8006888:	9b06      	ldr	r3, [sp, #24]
 800688a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800688c:	2b47      	cmp	r3, #71	@ 0x47
 800688e:	4680      	mov	r8, r0
 8006890:	d129      	bne.n	80068e6 <_printf_float+0x172>
 8006892:	1cc8      	adds	r0, r1, #3
 8006894:	db02      	blt.n	800689c <_printf_float+0x128>
 8006896:	6863      	ldr	r3, [r4, #4]
 8006898:	4299      	cmp	r1, r3
 800689a:	dd41      	ble.n	8006920 <_printf_float+0x1ac>
 800689c:	f1aa 0a02 	sub.w	sl, sl, #2
 80068a0:	fa5f fa8a 	uxtb.w	sl, sl
 80068a4:	3901      	subs	r1, #1
 80068a6:	4652      	mov	r2, sl
 80068a8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80068ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80068ae:	f7ff ff26 	bl	80066fe <__exponent>
 80068b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068b4:	1813      	adds	r3, r2, r0
 80068b6:	2a01      	cmp	r2, #1
 80068b8:	4681      	mov	r9, r0
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	dc02      	bgt.n	80068c4 <_printf_float+0x150>
 80068be:	6822      	ldr	r2, [r4, #0]
 80068c0:	07d2      	lsls	r2, r2, #31
 80068c2:	d501      	bpl.n	80068c8 <_printf_float+0x154>
 80068c4:	3301      	adds	r3, #1
 80068c6:	6123      	str	r3, [r4, #16]
 80068c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d0a2      	beq.n	8006816 <_printf_float+0xa2>
 80068d0:	232d      	movs	r3, #45	@ 0x2d
 80068d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068d6:	e79e      	b.n	8006816 <_printf_float+0xa2>
 80068d8:	9a06      	ldr	r2, [sp, #24]
 80068da:	2a47      	cmp	r2, #71	@ 0x47
 80068dc:	d1c2      	bne.n	8006864 <_printf_float+0xf0>
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1c0      	bne.n	8006864 <_printf_float+0xf0>
 80068e2:	2301      	movs	r3, #1
 80068e4:	e7bd      	b.n	8006862 <_printf_float+0xee>
 80068e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068ea:	d9db      	bls.n	80068a4 <_printf_float+0x130>
 80068ec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80068f0:	d118      	bne.n	8006924 <_printf_float+0x1b0>
 80068f2:	2900      	cmp	r1, #0
 80068f4:	6863      	ldr	r3, [r4, #4]
 80068f6:	dd0b      	ble.n	8006910 <_printf_float+0x19c>
 80068f8:	6121      	str	r1, [r4, #16]
 80068fa:	b913      	cbnz	r3, 8006902 <_printf_float+0x18e>
 80068fc:	6822      	ldr	r2, [r4, #0]
 80068fe:	07d0      	lsls	r0, r2, #31
 8006900:	d502      	bpl.n	8006908 <_printf_float+0x194>
 8006902:	3301      	adds	r3, #1
 8006904:	440b      	add	r3, r1
 8006906:	6123      	str	r3, [r4, #16]
 8006908:	65a1      	str	r1, [r4, #88]	@ 0x58
 800690a:	f04f 0900 	mov.w	r9, #0
 800690e:	e7db      	b.n	80068c8 <_printf_float+0x154>
 8006910:	b913      	cbnz	r3, 8006918 <_printf_float+0x1a4>
 8006912:	6822      	ldr	r2, [r4, #0]
 8006914:	07d2      	lsls	r2, r2, #31
 8006916:	d501      	bpl.n	800691c <_printf_float+0x1a8>
 8006918:	3302      	adds	r3, #2
 800691a:	e7f4      	b.n	8006906 <_printf_float+0x192>
 800691c:	2301      	movs	r3, #1
 800691e:	e7f2      	b.n	8006906 <_printf_float+0x192>
 8006920:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006926:	4299      	cmp	r1, r3
 8006928:	db05      	blt.n	8006936 <_printf_float+0x1c2>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	6121      	str	r1, [r4, #16]
 800692e:	07d8      	lsls	r0, r3, #31
 8006930:	d5ea      	bpl.n	8006908 <_printf_float+0x194>
 8006932:	1c4b      	adds	r3, r1, #1
 8006934:	e7e7      	b.n	8006906 <_printf_float+0x192>
 8006936:	2900      	cmp	r1, #0
 8006938:	bfd4      	ite	le
 800693a:	f1c1 0202 	rsble	r2, r1, #2
 800693e:	2201      	movgt	r2, #1
 8006940:	4413      	add	r3, r2
 8006942:	e7e0      	b.n	8006906 <_printf_float+0x192>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	055a      	lsls	r2, r3, #21
 8006948:	d407      	bmi.n	800695a <_printf_float+0x1e6>
 800694a:	6923      	ldr	r3, [r4, #16]
 800694c:	4642      	mov	r2, r8
 800694e:	4631      	mov	r1, r6
 8006950:	4628      	mov	r0, r5
 8006952:	47b8      	blx	r7
 8006954:	3001      	adds	r0, #1
 8006956:	d12b      	bne.n	80069b0 <_printf_float+0x23c>
 8006958:	e767      	b.n	800682a <_printf_float+0xb6>
 800695a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800695e:	f240 80dd 	bls.w	8006b1c <_printf_float+0x3a8>
 8006962:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006966:	2200      	movs	r2, #0
 8006968:	2300      	movs	r3, #0
 800696a:	f7fa f8b5 	bl	8000ad8 <__aeabi_dcmpeq>
 800696e:	2800      	cmp	r0, #0
 8006970:	d033      	beq.n	80069da <_printf_float+0x266>
 8006972:	4a37      	ldr	r2, [pc, #220]	@ (8006a50 <_printf_float+0x2dc>)
 8006974:	2301      	movs	r3, #1
 8006976:	4631      	mov	r1, r6
 8006978:	4628      	mov	r0, r5
 800697a:	47b8      	blx	r7
 800697c:	3001      	adds	r0, #1
 800697e:	f43f af54 	beq.w	800682a <_printf_float+0xb6>
 8006982:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006986:	4543      	cmp	r3, r8
 8006988:	db02      	blt.n	8006990 <_printf_float+0x21c>
 800698a:	6823      	ldr	r3, [r4, #0]
 800698c:	07d8      	lsls	r0, r3, #31
 800698e:	d50f      	bpl.n	80069b0 <_printf_float+0x23c>
 8006990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006994:	4631      	mov	r1, r6
 8006996:	4628      	mov	r0, r5
 8006998:	47b8      	blx	r7
 800699a:	3001      	adds	r0, #1
 800699c:	f43f af45 	beq.w	800682a <_printf_float+0xb6>
 80069a0:	f04f 0900 	mov.w	r9, #0
 80069a4:	f108 38ff 	add.w	r8, r8, #4294967295
 80069a8:	f104 0a1a 	add.w	sl, r4, #26
 80069ac:	45c8      	cmp	r8, r9
 80069ae:	dc09      	bgt.n	80069c4 <_printf_float+0x250>
 80069b0:	6823      	ldr	r3, [r4, #0]
 80069b2:	079b      	lsls	r3, r3, #30
 80069b4:	f100 8103 	bmi.w	8006bbe <_printf_float+0x44a>
 80069b8:	68e0      	ldr	r0, [r4, #12]
 80069ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069bc:	4298      	cmp	r0, r3
 80069be:	bfb8      	it	lt
 80069c0:	4618      	movlt	r0, r3
 80069c2:	e734      	b.n	800682e <_printf_float+0xba>
 80069c4:	2301      	movs	r3, #1
 80069c6:	4652      	mov	r2, sl
 80069c8:	4631      	mov	r1, r6
 80069ca:	4628      	mov	r0, r5
 80069cc:	47b8      	blx	r7
 80069ce:	3001      	adds	r0, #1
 80069d0:	f43f af2b 	beq.w	800682a <_printf_float+0xb6>
 80069d4:	f109 0901 	add.w	r9, r9, #1
 80069d8:	e7e8      	b.n	80069ac <_printf_float+0x238>
 80069da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069dc:	2b00      	cmp	r3, #0
 80069de:	dc39      	bgt.n	8006a54 <_printf_float+0x2e0>
 80069e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a50 <_printf_float+0x2dc>)
 80069e2:	2301      	movs	r3, #1
 80069e4:	4631      	mov	r1, r6
 80069e6:	4628      	mov	r0, r5
 80069e8:	47b8      	blx	r7
 80069ea:	3001      	adds	r0, #1
 80069ec:	f43f af1d 	beq.w	800682a <_printf_float+0xb6>
 80069f0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80069f4:	ea59 0303 	orrs.w	r3, r9, r3
 80069f8:	d102      	bne.n	8006a00 <_printf_float+0x28c>
 80069fa:	6823      	ldr	r3, [r4, #0]
 80069fc:	07d9      	lsls	r1, r3, #31
 80069fe:	d5d7      	bpl.n	80069b0 <_printf_float+0x23c>
 8006a00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a04:	4631      	mov	r1, r6
 8006a06:	4628      	mov	r0, r5
 8006a08:	47b8      	blx	r7
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	f43f af0d 	beq.w	800682a <_printf_float+0xb6>
 8006a10:	f04f 0a00 	mov.w	sl, #0
 8006a14:	f104 0b1a 	add.w	fp, r4, #26
 8006a18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a1a:	425b      	negs	r3, r3
 8006a1c:	4553      	cmp	r3, sl
 8006a1e:	dc01      	bgt.n	8006a24 <_printf_float+0x2b0>
 8006a20:	464b      	mov	r3, r9
 8006a22:	e793      	b.n	800694c <_printf_float+0x1d8>
 8006a24:	2301      	movs	r3, #1
 8006a26:	465a      	mov	r2, fp
 8006a28:	4631      	mov	r1, r6
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	47b8      	blx	r7
 8006a2e:	3001      	adds	r0, #1
 8006a30:	f43f aefb 	beq.w	800682a <_printf_float+0xb6>
 8006a34:	f10a 0a01 	add.w	sl, sl, #1
 8006a38:	e7ee      	b.n	8006a18 <_printf_float+0x2a4>
 8006a3a:	bf00      	nop
 8006a3c:	7fefffff 	.word	0x7fefffff
 8006a40:	0800a864 	.word	0x0800a864
 8006a44:	0800a868 	.word	0x0800a868
 8006a48:	0800a86c 	.word	0x0800a86c
 8006a4c:	0800a870 	.word	0x0800a870
 8006a50:	0800a874 	.word	0x0800a874
 8006a54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a5a:	4553      	cmp	r3, sl
 8006a5c:	bfa8      	it	ge
 8006a5e:	4653      	movge	r3, sl
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	4699      	mov	r9, r3
 8006a64:	dc36      	bgt.n	8006ad4 <_printf_float+0x360>
 8006a66:	f04f 0b00 	mov.w	fp, #0
 8006a6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a6e:	f104 021a 	add.w	r2, r4, #26
 8006a72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a74:	9306      	str	r3, [sp, #24]
 8006a76:	eba3 0309 	sub.w	r3, r3, r9
 8006a7a:	455b      	cmp	r3, fp
 8006a7c:	dc31      	bgt.n	8006ae2 <_printf_float+0x36e>
 8006a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a80:	459a      	cmp	sl, r3
 8006a82:	dc3a      	bgt.n	8006afa <_printf_float+0x386>
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	07da      	lsls	r2, r3, #31
 8006a88:	d437      	bmi.n	8006afa <_printf_float+0x386>
 8006a8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a8c:	ebaa 0903 	sub.w	r9, sl, r3
 8006a90:	9b06      	ldr	r3, [sp, #24]
 8006a92:	ebaa 0303 	sub.w	r3, sl, r3
 8006a96:	4599      	cmp	r9, r3
 8006a98:	bfa8      	it	ge
 8006a9a:	4699      	movge	r9, r3
 8006a9c:	f1b9 0f00 	cmp.w	r9, #0
 8006aa0:	dc33      	bgt.n	8006b0a <_printf_float+0x396>
 8006aa2:	f04f 0800 	mov.w	r8, #0
 8006aa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006aaa:	f104 0b1a 	add.w	fp, r4, #26
 8006aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ab0:	ebaa 0303 	sub.w	r3, sl, r3
 8006ab4:	eba3 0309 	sub.w	r3, r3, r9
 8006ab8:	4543      	cmp	r3, r8
 8006aba:	f77f af79 	ble.w	80069b0 <_printf_float+0x23c>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	465a      	mov	r2, fp
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	47b8      	blx	r7
 8006ac8:	3001      	adds	r0, #1
 8006aca:	f43f aeae 	beq.w	800682a <_printf_float+0xb6>
 8006ace:	f108 0801 	add.w	r8, r8, #1
 8006ad2:	e7ec      	b.n	8006aae <_printf_float+0x33a>
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	4631      	mov	r1, r6
 8006ad8:	4628      	mov	r0, r5
 8006ada:	47b8      	blx	r7
 8006adc:	3001      	adds	r0, #1
 8006ade:	d1c2      	bne.n	8006a66 <_printf_float+0x2f2>
 8006ae0:	e6a3      	b.n	800682a <_printf_float+0xb6>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	9206      	str	r2, [sp, #24]
 8006aea:	47b8      	blx	r7
 8006aec:	3001      	adds	r0, #1
 8006aee:	f43f ae9c 	beq.w	800682a <_printf_float+0xb6>
 8006af2:	9a06      	ldr	r2, [sp, #24]
 8006af4:	f10b 0b01 	add.w	fp, fp, #1
 8006af8:	e7bb      	b.n	8006a72 <_printf_float+0x2fe>
 8006afa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	d1c0      	bne.n	8006a8a <_printf_float+0x316>
 8006b08:	e68f      	b.n	800682a <_printf_float+0xb6>
 8006b0a:	9a06      	ldr	r2, [sp, #24]
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	4442      	add	r2, r8
 8006b10:	4631      	mov	r1, r6
 8006b12:	4628      	mov	r0, r5
 8006b14:	47b8      	blx	r7
 8006b16:	3001      	adds	r0, #1
 8006b18:	d1c3      	bne.n	8006aa2 <_printf_float+0x32e>
 8006b1a:	e686      	b.n	800682a <_printf_float+0xb6>
 8006b1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b20:	f1ba 0f01 	cmp.w	sl, #1
 8006b24:	dc01      	bgt.n	8006b2a <_printf_float+0x3b6>
 8006b26:	07db      	lsls	r3, r3, #31
 8006b28:	d536      	bpl.n	8006b98 <_printf_float+0x424>
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	4642      	mov	r2, r8
 8006b2e:	4631      	mov	r1, r6
 8006b30:	4628      	mov	r0, r5
 8006b32:	47b8      	blx	r7
 8006b34:	3001      	adds	r0, #1
 8006b36:	f43f ae78 	beq.w	800682a <_printf_float+0xb6>
 8006b3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b3e:	4631      	mov	r1, r6
 8006b40:	4628      	mov	r0, r5
 8006b42:	47b8      	blx	r7
 8006b44:	3001      	adds	r0, #1
 8006b46:	f43f ae70 	beq.w	800682a <_printf_float+0xb6>
 8006b4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b4e:	2200      	movs	r2, #0
 8006b50:	2300      	movs	r3, #0
 8006b52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b56:	f7f9 ffbf 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b5a:	b9c0      	cbnz	r0, 8006b8e <_printf_float+0x41a>
 8006b5c:	4653      	mov	r3, sl
 8006b5e:	f108 0201 	add.w	r2, r8, #1
 8006b62:	4631      	mov	r1, r6
 8006b64:	4628      	mov	r0, r5
 8006b66:	47b8      	blx	r7
 8006b68:	3001      	adds	r0, #1
 8006b6a:	d10c      	bne.n	8006b86 <_printf_float+0x412>
 8006b6c:	e65d      	b.n	800682a <_printf_float+0xb6>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	465a      	mov	r2, fp
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f43f ae56 	beq.w	800682a <_printf_float+0xb6>
 8006b7e:	f108 0801 	add.w	r8, r8, #1
 8006b82:	45d0      	cmp	r8, sl
 8006b84:	dbf3      	blt.n	8006b6e <_printf_float+0x3fa>
 8006b86:	464b      	mov	r3, r9
 8006b88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b8c:	e6df      	b.n	800694e <_printf_float+0x1da>
 8006b8e:	f04f 0800 	mov.w	r8, #0
 8006b92:	f104 0b1a 	add.w	fp, r4, #26
 8006b96:	e7f4      	b.n	8006b82 <_printf_float+0x40e>
 8006b98:	2301      	movs	r3, #1
 8006b9a:	4642      	mov	r2, r8
 8006b9c:	e7e1      	b.n	8006b62 <_printf_float+0x3ee>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	464a      	mov	r2, r9
 8006ba2:	4631      	mov	r1, r6
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	47b8      	blx	r7
 8006ba8:	3001      	adds	r0, #1
 8006baa:	f43f ae3e 	beq.w	800682a <_printf_float+0xb6>
 8006bae:	f108 0801 	add.w	r8, r8, #1
 8006bb2:	68e3      	ldr	r3, [r4, #12]
 8006bb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bb6:	1a5b      	subs	r3, r3, r1
 8006bb8:	4543      	cmp	r3, r8
 8006bba:	dcf0      	bgt.n	8006b9e <_printf_float+0x42a>
 8006bbc:	e6fc      	b.n	80069b8 <_printf_float+0x244>
 8006bbe:	f04f 0800 	mov.w	r8, #0
 8006bc2:	f104 0919 	add.w	r9, r4, #25
 8006bc6:	e7f4      	b.n	8006bb2 <_printf_float+0x43e>

08006bc8 <_printf_common>:
 8006bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bcc:	4616      	mov	r6, r2
 8006bce:	4698      	mov	r8, r3
 8006bd0:	688a      	ldr	r2, [r1, #8]
 8006bd2:	690b      	ldr	r3, [r1, #16]
 8006bd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	bfb8      	it	lt
 8006bdc:	4613      	movlt	r3, r2
 8006bde:	6033      	str	r3, [r6, #0]
 8006be0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006be4:	4607      	mov	r7, r0
 8006be6:	460c      	mov	r4, r1
 8006be8:	b10a      	cbz	r2, 8006bee <_printf_common+0x26>
 8006bea:	3301      	adds	r3, #1
 8006bec:	6033      	str	r3, [r6, #0]
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	0699      	lsls	r1, r3, #26
 8006bf2:	bf42      	ittt	mi
 8006bf4:	6833      	ldrmi	r3, [r6, #0]
 8006bf6:	3302      	addmi	r3, #2
 8006bf8:	6033      	strmi	r3, [r6, #0]
 8006bfa:	6825      	ldr	r5, [r4, #0]
 8006bfc:	f015 0506 	ands.w	r5, r5, #6
 8006c00:	d106      	bne.n	8006c10 <_printf_common+0x48>
 8006c02:	f104 0a19 	add.w	sl, r4, #25
 8006c06:	68e3      	ldr	r3, [r4, #12]
 8006c08:	6832      	ldr	r2, [r6, #0]
 8006c0a:	1a9b      	subs	r3, r3, r2
 8006c0c:	42ab      	cmp	r3, r5
 8006c0e:	dc26      	bgt.n	8006c5e <_printf_common+0x96>
 8006c10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c14:	6822      	ldr	r2, [r4, #0]
 8006c16:	3b00      	subs	r3, #0
 8006c18:	bf18      	it	ne
 8006c1a:	2301      	movne	r3, #1
 8006c1c:	0692      	lsls	r2, r2, #26
 8006c1e:	d42b      	bmi.n	8006c78 <_printf_common+0xb0>
 8006c20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c24:	4641      	mov	r1, r8
 8006c26:	4638      	mov	r0, r7
 8006c28:	47c8      	blx	r9
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	d01e      	beq.n	8006c6c <_printf_common+0xa4>
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	6922      	ldr	r2, [r4, #16]
 8006c32:	f003 0306 	and.w	r3, r3, #6
 8006c36:	2b04      	cmp	r3, #4
 8006c38:	bf02      	ittt	eq
 8006c3a:	68e5      	ldreq	r5, [r4, #12]
 8006c3c:	6833      	ldreq	r3, [r6, #0]
 8006c3e:	1aed      	subeq	r5, r5, r3
 8006c40:	68a3      	ldr	r3, [r4, #8]
 8006c42:	bf0c      	ite	eq
 8006c44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c48:	2500      	movne	r5, #0
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	bfc4      	itt	gt
 8006c4e:	1a9b      	subgt	r3, r3, r2
 8006c50:	18ed      	addgt	r5, r5, r3
 8006c52:	2600      	movs	r6, #0
 8006c54:	341a      	adds	r4, #26
 8006c56:	42b5      	cmp	r5, r6
 8006c58:	d11a      	bne.n	8006c90 <_printf_common+0xc8>
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	e008      	b.n	8006c70 <_printf_common+0xa8>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	4652      	mov	r2, sl
 8006c62:	4641      	mov	r1, r8
 8006c64:	4638      	mov	r0, r7
 8006c66:	47c8      	blx	r9
 8006c68:	3001      	adds	r0, #1
 8006c6a:	d103      	bne.n	8006c74 <_printf_common+0xac>
 8006c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c74:	3501      	adds	r5, #1
 8006c76:	e7c6      	b.n	8006c06 <_printf_common+0x3e>
 8006c78:	18e1      	adds	r1, r4, r3
 8006c7a:	1c5a      	adds	r2, r3, #1
 8006c7c:	2030      	movs	r0, #48	@ 0x30
 8006c7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c82:	4422      	add	r2, r4
 8006c84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c8c:	3302      	adds	r3, #2
 8006c8e:	e7c7      	b.n	8006c20 <_printf_common+0x58>
 8006c90:	2301      	movs	r3, #1
 8006c92:	4622      	mov	r2, r4
 8006c94:	4641      	mov	r1, r8
 8006c96:	4638      	mov	r0, r7
 8006c98:	47c8      	blx	r9
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d0e6      	beq.n	8006c6c <_printf_common+0xa4>
 8006c9e:	3601      	adds	r6, #1
 8006ca0:	e7d9      	b.n	8006c56 <_printf_common+0x8e>
	...

08006ca4 <_printf_i>:
 8006ca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ca8:	7e0f      	ldrb	r7, [r1, #24]
 8006caa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cac:	2f78      	cmp	r7, #120	@ 0x78
 8006cae:	4691      	mov	r9, r2
 8006cb0:	4680      	mov	r8, r0
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	469a      	mov	sl, r3
 8006cb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cba:	d807      	bhi.n	8006ccc <_printf_i+0x28>
 8006cbc:	2f62      	cmp	r7, #98	@ 0x62
 8006cbe:	d80a      	bhi.n	8006cd6 <_printf_i+0x32>
 8006cc0:	2f00      	cmp	r7, #0
 8006cc2:	f000 80d2 	beq.w	8006e6a <_printf_i+0x1c6>
 8006cc6:	2f58      	cmp	r7, #88	@ 0x58
 8006cc8:	f000 80b9 	beq.w	8006e3e <_printf_i+0x19a>
 8006ccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006cd4:	e03a      	b.n	8006d4c <_printf_i+0xa8>
 8006cd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006cda:	2b15      	cmp	r3, #21
 8006cdc:	d8f6      	bhi.n	8006ccc <_printf_i+0x28>
 8006cde:	a101      	add	r1, pc, #4	@ (adr r1, 8006ce4 <_printf_i+0x40>)
 8006ce0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ce4:	08006d3d 	.word	0x08006d3d
 8006ce8:	08006d51 	.word	0x08006d51
 8006cec:	08006ccd 	.word	0x08006ccd
 8006cf0:	08006ccd 	.word	0x08006ccd
 8006cf4:	08006ccd 	.word	0x08006ccd
 8006cf8:	08006ccd 	.word	0x08006ccd
 8006cfc:	08006d51 	.word	0x08006d51
 8006d00:	08006ccd 	.word	0x08006ccd
 8006d04:	08006ccd 	.word	0x08006ccd
 8006d08:	08006ccd 	.word	0x08006ccd
 8006d0c:	08006ccd 	.word	0x08006ccd
 8006d10:	08006e51 	.word	0x08006e51
 8006d14:	08006d7b 	.word	0x08006d7b
 8006d18:	08006e0b 	.word	0x08006e0b
 8006d1c:	08006ccd 	.word	0x08006ccd
 8006d20:	08006ccd 	.word	0x08006ccd
 8006d24:	08006e73 	.word	0x08006e73
 8006d28:	08006ccd 	.word	0x08006ccd
 8006d2c:	08006d7b 	.word	0x08006d7b
 8006d30:	08006ccd 	.word	0x08006ccd
 8006d34:	08006ccd 	.word	0x08006ccd
 8006d38:	08006e13 	.word	0x08006e13
 8006d3c:	6833      	ldr	r3, [r6, #0]
 8006d3e:	1d1a      	adds	r2, r3, #4
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	6032      	str	r2, [r6, #0]
 8006d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e09d      	b.n	8006e8c <_printf_i+0x1e8>
 8006d50:	6833      	ldr	r3, [r6, #0]
 8006d52:	6820      	ldr	r0, [r4, #0]
 8006d54:	1d19      	adds	r1, r3, #4
 8006d56:	6031      	str	r1, [r6, #0]
 8006d58:	0606      	lsls	r6, r0, #24
 8006d5a:	d501      	bpl.n	8006d60 <_printf_i+0xbc>
 8006d5c:	681d      	ldr	r5, [r3, #0]
 8006d5e:	e003      	b.n	8006d68 <_printf_i+0xc4>
 8006d60:	0645      	lsls	r5, r0, #25
 8006d62:	d5fb      	bpl.n	8006d5c <_printf_i+0xb8>
 8006d64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d68:	2d00      	cmp	r5, #0
 8006d6a:	da03      	bge.n	8006d74 <_printf_i+0xd0>
 8006d6c:	232d      	movs	r3, #45	@ 0x2d
 8006d6e:	426d      	negs	r5, r5
 8006d70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d74:	4859      	ldr	r0, [pc, #356]	@ (8006edc <_printf_i+0x238>)
 8006d76:	230a      	movs	r3, #10
 8006d78:	e011      	b.n	8006d9e <_printf_i+0xfa>
 8006d7a:	6821      	ldr	r1, [r4, #0]
 8006d7c:	6833      	ldr	r3, [r6, #0]
 8006d7e:	0608      	lsls	r0, r1, #24
 8006d80:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d84:	d402      	bmi.n	8006d8c <_printf_i+0xe8>
 8006d86:	0649      	lsls	r1, r1, #25
 8006d88:	bf48      	it	mi
 8006d8a:	b2ad      	uxthmi	r5, r5
 8006d8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d8e:	4853      	ldr	r0, [pc, #332]	@ (8006edc <_printf_i+0x238>)
 8006d90:	6033      	str	r3, [r6, #0]
 8006d92:	bf14      	ite	ne
 8006d94:	230a      	movne	r3, #10
 8006d96:	2308      	moveq	r3, #8
 8006d98:	2100      	movs	r1, #0
 8006d9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d9e:	6866      	ldr	r6, [r4, #4]
 8006da0:	60a6      	str	r6, [r4, #8]
 8006da2:	2e00      	cmp	r6, #0
 8006da4:	bfa2      	ittt	ge
 8006da6:	6821      	ldrge	r1, [r4, #0]
 8006da8:	f021 0104 	bicge.w	r1, r1, #4
 8006dac:	6021      	strge	r1, [r4, #0]
 8006dae:	b90d      	cbnz	r5, 8006db4 <_printf_i+0x110>
 8006db0:	2e00      	cmp	r6, #0
 8006db2:	d04b      	beq.n	8006e4c <_printf_i+0x1a8>
 8006db4:	4616      	mov	r6, r2
 8006db6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006dba:	fb03 5711 	mls	r7, r3, r1, r5
 8006dbe:	5dc7      	ldrb	r7, [r0, r7]
 8006dc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dc4:	462f      	mov	r7, r5
 8006dc6:	42bb      	cmp	r3, r7
 8006dc8:	460d      	mov	r5, r1
 8006dca:	d9f4      	bls.n	8006db6 <_printf_i+0x112>
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	d10b      	bne.n	8006de8 <_printf_i+0x144>
 8006dd0:	6823      	ldr	r3, [r4, #0]
 8006dd2:	07df      	lsls	r7, r3, #31
 8006dd4:	d508      	bpl.n	8006de8 <_printf_i+0x144>
 8006dd6:	6923      	ldr	r3, [r4, #16]
 8006dd8:	6861      	ldr	r1, [r4, #4]
 8006dda:	4299      	cmp	r1, r3
 8006ddc:	bfde      	ittt	le
 8006dde:	2330      	movle	r3, #48	@ 0x30
 8006de0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006de4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006de8:	1b92      	subs	r2, r2, r6
 8006dea:	6122      	str	r2, [r4, #16]
 8006dec:	f8cd a000 	str.w	sl, [sp]
 8006df0:	464b      	mov	r3, r9
 8006df2:	aa03      	add	r2, sp, #12
 8006df4:	4621      	mov	r1, r4
 8006df6:	4640      	mov	r0, r8
 8006df8:	f7ff fee6 	bl	8006bc8 <_printf_common>
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	d14a      	bne.n	8006e96 <_printf_i+0x1f2>
 8006e00:	f04f 30ff 	mov.w	r0, #4294967295
 8006e04:	b004      	add	sp, #16
 8006e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	f043 0320 	orr.w	r3, r3, #32
 8006e10:	6023      	str	r3, [r4, #0]
 8006e12:	4833      	ldr	r0, [pc, #204]	@ (8006ee0 <_printf_i+0x23c>)
 8006e14:	2778      	movs	r7, #120	@ 0x78
 8006e16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	6831      	ldr	r1, [r6, #0]
 8006e1e:	061f      	lsls	r7, r3, #24
 8006e20:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e24:	d402      	bmi.n	8006e2c <_printf_i+0x188>
 8006e26:	065f      	lsls	r7, r3, #25
 8006e28:	bf48      	it	mi
 8006e2a:	b2ad      	uxthmi	r5, r5
 8006e2c:	6031      	str	r1, [r6, #0]
 8006e2e:	07d9      	lsls	r1, r3, #31
 8006e30:	bf44      	itt	mi
 8006e32:	f043 0320 	orrmi.w	r3, r3, #32
 8006e36:	6023      	strmi	r3, [r4, #0]
 8006e38:	b11d      	cbz	r5, 8006e42 <_printf_i+0x19e>
 8006e3a:	2310      	movs	r3, #16
 8006e3c:	e7ac      	b.n	8006d98 <_printf_i+0xf4>
 8006e3e:	4827      	ldr	r0, [pc, #156]	@ (8006edc <_printf_i+0x238>)
 8006e40:	e7e9      	b.n	8006e16 <_printf_i+0x172>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	f023 0320 	bic.w	r3, r3, #32
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	e7f6      	b.n	8006e3a <_printf_i+0x196>
 8006e4c:	4616      	mov	r6, r2
 8006e4e:	e7bd      	b.n	8006dcc <_printf_i+0x128>
 8006e50:	6833      	ldr	r3, [r6, #0]
 8006e52:	6825      	ldr	r5, [r4, #0]
 8006e54:	6961      	ldr	r1, [r4, #20]
 8006e56:	1d18      	adds	r0, r3, #4
 8006e58:	6030      	str	r0, [r6, #0]
 8006e5a:	062e      	lsls	r6, r5, #24
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	d501      	bpl.n	8006e64 <_printf_i+0x1c0>
 8006e60:	6019      	str	r1, [r3, #0]
 8006e62:	e002      	b.n	8006e6a <_printf_i+0x1c6>
 8006e64:	0668      	lsls	r0, r5, #25
 8006e66:	d5fb      	bpl.n	8006e60 <_printf_i+0x1bc>
 8006e68:	8019      	strh	r1, [r3, #0]
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	6123      	str	r3, [r4, #16]
 8006e6e:	4616      	mov	r6, r2
 8006e70:	e7bc      	b.n	8006dec <_printf_i+0x148>
 8006e72:	6833      	ldr	r3, [r6, #0]
 8006e74:	1d1a      	adds	r2, r3, #4
 8006e76:	6032      	str	r2, [r6, #0]
 8006e78:	681e      	ldr	r6, [r3, #0]
 8006e7a:	6862      	ldr	r2, [r4, #4]
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	4630      	mov	r0, r6
 8006e80:	f7f9 f9ae 	bl	80001e0 <memchr>
 8006e84:	b108      	cbz	r0, 8006e8a <_printf_i+0x1e6>
 8006e86:	1b80      	subs	r0, r0, r6
 8006e88:	6060      	str	r0, [r4, #4]
 8006e8a:	6863      	ldr	r3, [r4, #4]
 8006e8c:	6123      	str	r3, [r4, #16]
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e94:	e7aa      	b.n	8006dec <_printf_i+0x148>
 8006e96:	6923      	ldr	r3, [r4, #16]
 8006e98:	4632      	mov	r2, r6
 8006e9a:	4649      	mov	r1, r9
 8006e9c:	4640      	mov	r0, r8
 8006e9e:	47d0      	blx	sl
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d0ad      	beq.n	8006e00 <_printf_i+0x15c>
 8006ea4:	6823      	ldr	r3, [r4, #0]
 8006ea6:	079b      	lsls	r3, r3, #30
 8006ea8:	d413      	bmi.n	8006ed2 <_printf_i+0x22e>
 8006eaa:	68e0      	ldr	r0, [r4, #12]
 8006eac:	9b03      	ldr	r3, [sp, #12]
 8006eae:	4298      	cmp	r0, r3
 8006eb0:	bfb8      	it	lt
 8006eb2:	4618      	movlt	r0, r3
 8006eb4:	e7a6      	b.n	8006e04 <_printf_i+0x160>
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	4632      	mov	r2, r6
 8006eba:	4649      	mov	r1, r9
 8006ebc:	4640      	mov	r0, r8
 8006ebe:	47d0      	blx	sl
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	d09d      	beq.n	8006e00 <_printf_i+0x15c>
 8006ec4:	3501      	adds	r5, #1
 8006ec6:	68e3      	ldr	r3, [r4, #12]
 8006ec8:	9903      	ldr	r1, [sp, #12]
 8006eca:	1a5b      	subs	r3, r3, r1
 8006ecc:	42ab      	cmp	r3, r5
 8006ece:	dcf2      	bgt.n	8006eb6 <_printf_i+0x212>
 8006ed0:	e7eb      	b.n	8006eaa <_printf_i+0x206>
 8006ed2:	2500      	movs	r5, #0
 8006ed4:	f104 0619 	add.w	r6, r4, #25
 8006ed8:	e7f5      	b.n	8006ec6 <_printf_i+0x222>
 8006eda:	bf00      	nop
 8006edc:	0800a876 	.word	0x0800a876
 8006ee0:	0800a887 	.word	0x0800a887

08006ee4 <std>:
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	b510      	push	{r4, lr}
 8006ee8:	4604      	mov	r4, r0
 8006eea:	e9c0 3300 	strd	r3, r3, [r0]
 8006eee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ef2:	6083      	str	r3, [r0, #8]
 8006ef4:	8181      	strh	r1, [r0, #12]
 8006ef6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ef8:	81c2      	strh	r2, [r0, #14]
 8006efa:	6183      	str	r3, [r0, #24]
 8006efc:	4619      	mov	r1, r3
 8006efe:	2208      	movs	r2, #8
 8006f00:	305c      	adds	r0, #92	@ 0x5c
 8006f02:	f000 f914 	bl	800712e <memset>
 8006f06:	4b0d      	ldr	r3, [pc, #52]	@ (8006f3c <std+0x58>)
 8006f08:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f40 <std+0x5c>)
 8006f0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <std+0x60>)
 8006f10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f12:	4b0d      	ldr	r3, [pc, #52]	@ (8006f48 <std+0x64>)
 8006f14:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f16:	4b0d      	ldr	r3, [pc, #52]	@ (8006f4c <std+0x68>)
 8006f18:	6224      	str	r4, [r4, #32]
 8006f1a:	429c      	cmp	r4, r3
 8006f1c:	d006      	beq.n	8006f2c <std+0x48>
 8006f1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f22:	4294      	cmp	r4, r2
 8006f24:	d002      	beq.n	8006f2c <std+0x48>
 8006f26:	33d0      	adds	r3, #208	@ 0xd0
 8006f28:	429c      	cmp	r4, r3
 8006f2a:	d105      	bne.n	8006f38 <std+0x54>
 8006f2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f34:	f000 b98a 	b.w	800724c <__retarget_lock_init_recursive>
 8006f38:	bd10      	pop	{r4, pc}
 8006f3a:	bf00      	nop
 8006f3c:	080070a9 	.word	0x080070a9
 8006f40:	080070cb 	.word	0x080070cb
 8006f44:	08007103 	.word	0x08007103
 8006f48:	08007127 	.word	0x08007127
 8006f4c:	20000914 	.word	0x20000914

08006f50 <stdio_exit_handler>:
 8006f50:	4a02      	ldr	r2, [pc, #8]	@ (8006f5c <stdio_exit_handler+0xc>)
 8006f52:	4903      	ldr	r1, [pc, #12]	@ (8006f60 <stdio_exit_handler+0x10>)
 8006f54:	4803      	ldr	r0, [pc, #12]	@ (8006f64 <stdio_exit_handler+0x14>)
 8006f56:	f000 b869 	b.w	800702c <_fwalk_sglue>
 8006f5a:	bf00      	nop
 8006f5c:	20000020 	.word	0x20000020
 8006f60:	08008bc5 	.word	0x08008bc5
 8006f64:	20000030 	.word	0x20000030

08006f68 <cleanup_stdio>:
 8006f68:	6841      	ldr	r1, [r0, #4]
 8006f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f9c <cleanup_stdio+0x34>)
 8006f6c:	4299      	cmp	r1, r3
 8006f6e:	b510      	push	{r4, lr}
 8006f70:	4604      	mov	r4, r0
 8006f72:	d001      	beq.n	8006f78 <cleanup_stdio+0x10>
 8006f74:	f001 fe26 	bl	8008bc4 <_fflush_r>
 8006f78:	68a1      	ldr	r1, [r4, #8]
 8006f7a:	4b09      	ldr	r3, [pc, #36]	@ (8006fa0 <cleanup_stdio+0x38>)
 8006f7c:	4299      	cmp	r1, r3
 8006f7e:	d002      	beq.n	8006f86 <cleanup_stdio+0x1e>
 8006f80:	4620      	mov	r0, r4
 8006f82:	f001 fe1f 	bl	8008bc4 <_fflush_r>
 8006f86:	68e1      	ldr	r1, [r4, #12]
 8006f88:	4b06      	ldr	r3, [pc, #24]	@ (8006fa4 <cleanup_stdio+0x3c>)
 8006f8a:	4299      	cmp	r1, r3
 8006f8c:	d004      	beq.n	8006f98 <cleanup_stdio+0x30>
 8006f8e:	4620      	mov	r0, r4
 8006f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f94:	f001 be16 	b.w	8008bc4 <_fflush_r>
 8006f98:	bd10      	pop	{r4, pc}
 8006f9a:	bf00      	nop
 8006f9c:	20000914 	.word	0x20000914
 8006fa0:	2000097c 	.word	0x2000097c
 8006fa4:	200009e4 	.word	0x200009e4

08006fa8 <global_stdio_init.part.0>:
 8006fa8:	b510      	push	{r4, lr}
 8006faa:	4b0b      	ldr	r3, [pc, #44]	@ (8006fd8 <global_stdio_init.part.0+0x30>)
 8006fac:	4c0b      	ldr	r4, [pc, #44]	@ (8006fdc <global_stdio_init.part.0+0x34>)
 8006fae:	4a0c      	ldr	r2, [pc, #48]	@ (8006fe0 <global_stdio_init.part.0+0x38>)
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	2104      	movs	r1, #4
 8006fb8:	f7ff ff94 	bl	8006ee4 <std>
 8006fbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	2109      	movs	r1, #9
 8006fc4:	f7ff ff8e 	bl	8006ee4 <std>
 8006fc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fcc:	2202      	movs	r2, #2
 8006fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd2:	2112      	movs	r1, #18
 8006fd4:	f7ff bf86 	b.w	8006ee4 <std>
 8006fd8:	20000a4c 	.word	0x20000a4c
 8006fdc:	20000914 	.word	0x20000914
 8006fe0:	08006f51 	.word	0x08006f51

08006fe4 <__sfp_lock_acquire>:
 8006fe4:	4801      	ldr	r0, [pc, #4]	@ (8006fec <__sfp_lock_acquire+0x8>)
 8006fe6:	f000 b932 	b.w	800724e <__retarget_lock_acquire_recursive>
 8006fea:	bf00      	nop
 8006fec:	20000a55 	.word	0x20000a55

08006ff0 <__sfp_lock_release>:
 8006ff0:	4801      	ldr	r0, [pc, #4]	@ (8006ff8 <__sfp_lock_release+0x8>)
 8006ff2:	f000 b92d 	b.w	8007250 <__retarget_lock_release_recursive>
 8006ff6:	bf00      	nop
 8006ff8:	20000a55 	.word	0x20000a55

08006ffc <__sinit>:
 8006ffc:	b510      	push	{r4, lr}
 8006ffe:	4604      	mov	r4, r0
 8007000:	f7ff fff0 	bl	8006fe4 <__sfp_lock_acquire>
 8007004:	6a23      	ldr	r3, [r4, #32]
 8007006:	b11b      	cbz	r3, 8007010 <__sinit+0x14>
 8007008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800700c:	f7ff bff0 	b.w	8006ff0 <__sfp_lock_release>
 8007010:	4b04      	ldr	r3, [pc, #16]	@ (8007024 <__sinit+0x28>)
 8007012:	6223      	str	r3, [r4, #32]
 8007014:	4b04      	ldr	r3, [pc, #16]	@ (8007028 <__sinit+0x2c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1f5      	bne.n	8007008 <__sinit+0xc>
 800701c:	f7ff ffc4 	bl	8006fa8 <global_stdio_init.part.0>
 8007020:	e7f2      	b.n	8007008 <__sinit+0xc>
 8007022:	bf00      	nop
 8007024:	08006f69 	.word	0x08006f69
 8007028:	20000a4c 	.word	0x20000a4c

0800702c <_fwalk_sglue>:
 800702c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007030:	4607      	mov	r7, r0
 8007032:	4688      	mov	r8, r1
 8007034:	4614      	mov	r4, r2
 8007036:	2600      	movs	r6, #0
 8007038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800703c:	f1b9 0901 	subs.w	r9, r9, #1
 8007040:	d505      	bpl.n	800704e <_fwalk_sglue+0x22>
 8007042:	6824      	ldr	r4, [r4, #0]
 8007044:	2c00      	cmp	r4, #0
 8007046:	d1f7      	bne.n	8007038 <_fwalk_sglue+0xc>
 8007048:	4630      	mov	r0, r6
 800704a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800704e:	89ab      	ldrh	r3, [r5, #12]
 8007050:	2b01      	cmp	r3, #1
 8007052:	d907      	bls.n	8007064 <_fwalk_sglue+0x38>
 8007054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007058:	3301      	adds	r3, #1
 800705a:	d003      	beq.n	8007064 <_fwalk_sglue+0x38>
 800705c:	4629      	mov	r1, r5
 800705e:	4638      	mov	r0, r7
 8007060:	47c0      	blx	r8
 8007062:	4306      	orrs	r6, r0
 8007064:	3568      	adds	r5, #104	@ 0x68
 8007066:	e7e9      	b.n	800703c <_fwalk_sglue+0x10>

08007068 <siprintf>:
 8007068:	b40e      	push	{r1, r2, r3}
 800706a:	b500      	push	{lr}
 800706c:	b09c      	sub	sp, #112	@ 0x70
 800706e:	ab1d      	add	r3, sp, #116	@ 0x74
 8007070:	9002      	str	r0, [sp, #8]
 8007072:	9006      	str	r0, [sp, #24]
 8007074:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007078:	4809      	ldr	r0, [pc, #36]	@ (80070a0 <siprintf+0x38>)
 800707a:	9107      	str	r1, [sp, #28]
 800707c:	9104      	str	r1, [sp, #16]
 800707e:	4909      	ldr	r1, [pc, #36]	@ (80070a4 <siprintf+0x3c>)
 8007080:	f853 2b04 	ldr.w	r2, [r3], #4
 8007084:	9105      	str	r1, [sp, #20]
 8007086:	6800      	ldr	r0, [r0, #0]
 8007088:	9301      	str	r3, [sp, #4]
 800708a:	a902      	add	r1, sp, #8
 800708c:	f001 fc1a 	bl	80088c4 <_svfiprintf_r>
 8007090:	9b02      	ldr	r3, [sp, #8]
 8007092:	2200      	movs	r2, #0
 8007094:	701a      	strb	r2, [r3, #0]
 8007096:	b01c      	add	sp, #112	@ 0x70
 8007098:	f85d eb04 	ldr.w	lr, [sp], #4
 800709c:	b003      	add	sp, #12
 800709e:	4770      	bx	lr
 80070a0:	2000002c 	.word	0x2000002c
 80070a4:	ffff0208 	.word	0xffff0208

080070a8 <__sread>:
 80070a8:	b510      	push	{r4, lr}
 80070aa:	460c      	mov	r4, r1
 80070ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b0:	f000 f87e 	bl	80071b0 <_read_r>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	bfab      	itete	ge
 80070b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070ba:	89a3      	ldrhlt	r3, [r4, #12]
 80070bc:	181b      	addge	r3, r3, r0
 80070be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070c2:	bfac      	ite	ge
 80070c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070c6:	81a3      	strhlt	r3, [r4, #12]
 80070c8:	bd10      	pop	{r4, pc}

080070ca <__swrite>:
 80070ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ce:	461f      	mov	r7, r3
 80070d0:	898b      	ldrh	r3, [r1, #12]
 80070d2:	05db      	lsls	r3, r3, #23
 80070d4:	4605      	mov	r5, r0
 80070d6:	460c      	mov	r4, r1
 80070d8:	4616      	mov	r6, r2
 80070da:	d505      	bpl.n	80070e8 <__swrite+0x1e>
 80070dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e0:	2302      	movs	r3, #2
 80070e2:	2200      	movs	r2, #0
 80070e4:	f000 f852 	bl	800718c <_lseek_r>
 80070e8:	89a3      	ldrh	r3, [r4, #12]
 80070ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070f2:	81a3      	strh	r3, [r4, #12]
 80070f4:	4632      	mov	r2, r6
 80070f6:	463b      	mov	r3, r7
 80070f8:	4628      	mov	r0, r5
 80070fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070fe:	f000 b869 	b.w	80071d4 <_write_r>

08007102 <__sseek>:
 8007102:	b510      	push	{r4, lr}
 8007104:	460c      	mov	r4, r1
 8007106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800710a:	f000 f83f 	bl	800718c <_lseek_r>
 800710e:	1c43      	adds	r3, r0, #1
 8007110:	89a3      	ldrh	r3, [r4, #12]
 8007112:	bf15      	itete	ne
 8007114:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007116:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800711a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800711e:	81a3      	strheq	r3, [r4, #12]
 8007120:	bf18      	it	ne
 8007122:	81a3      	strhne	r3, [r4, #12]
 8007124:	bd10      	pop	{r4, pc}

08007126 <__sclose>:
 8007126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800712a:	f000 b81f 	b.w	800716c <_close_r>

0800712e <memset>:
 800712e:	4402      	add	r2, r0
 8007130:	4603      	mov	r3, r0
 8007132:	4293      	cmp	r3, r2
 8007134:	d100      	bne.n	8007138 <memset+0xa>
 8007136:	4770      	bx	lr
 8007138:	f803 1b01 	strb.w	r1, [r3], #1
 800713c:	e7f9      	b.n	8007132 <memset+0x4>

0800713e <strncmp>:
 800713e:	b510      	push	{r4, lr}
 8007140:	b16a      	cbz	r2, 800715e <strncmp+0x20>
 8007142:	3901      	subs	r1, #1
 8007144:	1884      	adds	r4, r0, r2
 8007146:	f810 2b01 	ldrb.w	r2, [r0], #1
 800714a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800714e:	429a      	cmp	r2, r3
 8007150:	d103      	bne.n	800715a <strncmp+0x1c>
 8007152:	42a0      	cmp	r0, r4
 8007154:	d001      	beq.n	800715a <strncmp+0x1c>
 8007156:	2a00      	cmp	r2, #0
 8007158:	d1f5      	bne.n	8007146 <strncmp+0x8>
 800715a:	1ad0      	subs	r0, r2, r3
 800715c:	bd10      	pop	{r4, pc}
 800715e:	4610      	mov	r0, r2
 8007160:	e7fc      	b.n	800715c <strncmp+0x1e>
	...

08007164 <_localeconv_r>:
 8007164:	4800      	ldr	r0, [pc, #0]	@ (8007168 <_localeconv_r+0x4>)
 8007166:	4770      	bx	lr
 8007168:	2000016c 	.word	0x2000016c

0800716c <_close_r>:
 800716c:	b538      	push	{r3, r4, r5, lr}
 800716e:	4d06      	ldr	r5, [pc, #24]	@ (8007188 <_close_r+0x1c>)
 8007170:	2300      	movs	r3, #0
 8007172:	4604      	mov	r4, r0
 8007174:	4608      	mov	r0, r1
 8007176:	602b      	str	r3, [r5, #0]
 8007178:	f7fb fbd2 	bl	8002920 <_close>
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	d102      	bne.n	8007186 <_close_r+0x1a>
 8007180:	682b      	ldr	r3, [r5, #0]
 8007182:	b103      	cbz	r3, 8007186 <_close_r+0x1a>
 8007184:	6023      	str	r3, [r4, #0]
 8007186:	bd38      	pop	{r3, r4, r5, pc}
 8007188:	20000a50 	.word	0x20000a50

0800718c <_lseek_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	4d07      	ldr	r5, [pc, #28]	@ (80071ac <_lseek_r+0x20>)
 8007190:	4604      	mov	r4, r0
 8007192:	4608      	mov	r0, r1
 8007194:	4611      	mov	r1, r2
 8007196:	2200      	movs	r2, #0
 8007198:	602a      	str	r2, [r5, #0]
 800719a:	461a      	mov	r2, r3
 800719c:	f7fb fbe7 	bl	800296e <_lseek>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d102      	bne.n	80071aa <_lseek_r+0x1e>
 80071a4:	682b      	ldr	r3, [r5, #0]
 80071a6:	b103      	cbz	r3, 80071aa <_lseek_r+0x1e>
 80071a8:	6023      	str	r3, [r4, #0]
 80071aa:	bd38      	pop	{r3, r4, r5, pc}
 80071ac:	20000a50 	.word	0x20000a50

080071b0 <_read_r>:
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	4d07      	ldr	r5, [pc, #28]	@ (80071d0 <_read_r+0x20>)
 80071b4:	4604      	mov	r4, r0
 80071b6:	4608      	mov	r0, r1
 80071b8:	4611      	mov	r1, r2
 80071ba:	2200      	movs	r2, #0
 80071bc:	602a      	str	r2, [r5, #0]
 80071be:	461a      	mov	r2, r3
 80071c0:	f7fb fb75 	bl	80028ae <_read>
 80071c4:	1c43      	adds	r3, r0, #1
 80071c6:	d102      	bne.n	80071ce <_read_r+0x1e>
 80071c8:	682b      	ldr	r3, [r5, #0]
 80071ca:	b103      	cbz	r3, 80071ce <_read_r+0x1e>
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	bd38      	pop	{r3, r4, r5, pc}
 80071d0:	20000a50 	.word	0x20000a50

080071d4 <_write_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4d07      	ldr	r5, [pc, #28]	@ (80071f4 <_write_r+0x20>)
 80071d8:	4604      	mov	r4, r0
 80071da:	4608      	mov	r0, r1
 80071dc:	4611      	mov	r1, r2
 80071de:	2200      	movs	r2, #0
 80071e0:	602a      	str	r2, [r5, #0]
 80071e2:	461a      	mov	r2, r3
 80071e4:	f7fb fb80 	bl	80028e8 <_write>
 80071e8:	1c43      	adds	r3, r0, #1
 80071ea:	d102      	bne.n	80071f2 <_write_r+0x1e>
 80071ec:	682b      	ldr	r3, [r5, #0]
 80071ee:	b103      	cbz	r3, 80071f2 <_write_r+0x1e>
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	bd38      	pop	{r3, r4, r5, pc}
 80071f4:	20000a50 	.word	0x20000a50

080071f8 <__errno>:
 80071f8:	4b01      	ldr	r3, [pc, #4]	@ (8007200 <__errno+0x8>)
 80071fa:	6818      	ldr	r0, [r3, #0]
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	2000002c 	.word	0x2000002c

08007204 <__libc_init_array>:
 8007204:	b570      	push	{r4, r5, r6, lr}
 8007206:	4d0d      	ldr	r5, [pc, #52]	@ (800723c <__libc_init_array+0x38>)
 8007208:	4c0d      	ldr	r4, [pc, #52]	@ (8007240 <__libc_init_array+0x3c>)
 800720a:	1b64      	subs	r4, r4, r5
 800720c:	10a4      	asrs	r4, r4, #2
 800720e:	2600      	movs	r6, #0
 8007210:	42a6      	cmp	r6, r4
 8007212:	d109      	bne.n	8007228 <__libc_init_array+0x24>
 8007214:	4d0b      	ldr	r5, [pc, #44]	@ (8007244 <__libc_init_array+0x40>)
 8007216:	4c0c      	ldr	r4, [pc, #48]	@ (8007248 <__libc_init_array+0x44>)
 8007218:	f002 ffc4 	bl	800a1a4 <_init>
 800721c:	1b64      	subs	r4, r4, r5
 800721e:	10a4      	asrs	r4, r4, #2
 8007220:	2600      	movs	r6, #0
 8007222:	42a6      	cmp	r6, r4
 8007224:	d105      	bne.n	8007232 <__libc_init_array+0x2e>
 8007226:	bd70      	pop	{r4, r5, r6, pc}
 8007228:	f855 3b04 	ldr.w	r3, [r5], #4
 800722c:	4798      	blx	r3
 800722e:	3601      	adds	r6, #1
 8007230:	e7ee      	b.n	8007210 <__libc_init_array+0xc>
 8007232:	f855 3b04 	ldr.w	r3, [r5], #4
 8007236:	4798      	blx	r3
 8007238:	3601      	adds	r6, #1
 800723a:	e7f2      	b.n	8007222 <__libc_init_array+0x1e>
 800723c:	0800ac10 	.word	0x0800ac10
 8007240:	0800ac10 	.word	0x0800ac10
 8007244:	0800ac10 	.word	0x0800ac10
 8007248:	0800ac14 	.word	0x0800ac14

0800724c <__retarget_lock_init_recursive>:
 800724c:	4770      	bx	lr

0800724e <__retarget_lock_acquire_recursive>:
 800724e:	4770      	bx	lr

08007250 <__retarget_lock_release_recursive>:
 8007250:	4770      	bx	lr

08007252 <memcpy>:
 8007252:	440a      	add	r2, r1
 8007254:	4291      	cmp	r1, r2
 8007256:	f100 33ff 	add.w	r3, r0, #4294967295
 800725a:	d100      	bne.n	800725e <memcpy+0xc>
 800725c:	4770      	bx	lr
 800725e:	b510      	push	{r4, lr}
 8007260:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007264:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007268:	4291      	cmp	r1, r2
 800726a:	d1f9      	bne.n	8007260 <memcpy+0xe>
 800726c:	bd10      	pop	{r4, pc}

0800726e <quorem>:
 800726e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007272:	6903      	ldr	r3, [r0, #16]
 8007274:	690c      	ldr	r4, [r1, #16]
 8007276:	42a3      	cmp	r3, r4
 8007278:	4607      	mov	r7, r0
 800727a:	db7e      	blt.n	800737a <quorem+0x10c>
 800727c:	3c01      	subs	r4, #1
 800727e:	f101 0814 	add.w	r8, r1, #20
 8007282:	00a3      	lsls	r3, r4, #2
 8007284:	f100 0514 	add.w	r5, r0, #20
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800728e:	9301      	str	r3, [sp, #4]
 8007290:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007294:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007298:	3301      	adds	r3, #1
 800729a:	429a      	cmp	r2, r3
 800729c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80072a4:	d32e      	bcc.n	8007304 <quorem+0x96>
 80072a6:	f04f 0a00 	mov.w	sl, #0
 80072aa:	46c4      	mov	ip, r8
 80072ac:	46ae      	mov	lr, r5
 80072ae:	46d3      	mov	fp, sl
 80072b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072b4:	b298      	uxth	r0, r3
 80072b6:	fb06 a000 	mla	r0, r6, r0, sl
 80072ba:	0c02      	lsrs	r2, r0, #16
 80072bc:	0c1b      	lsrs	r3, r3, #16
 80072be:	fb06 2303 	mla	r3, r6, r3, r2
 80072c2:	f8de 2000 	ldr.w	r2, [lr]
 80072c6:	b280      	uxth	r0, r0
 80072c8:	b292      	uxth	r2, r2
 80072ca:	1a12      	subs	r2, r2, r0
 80072cc:	445a      	add	r2, fp
 80072ce:	f8de 0000 	ldr.w	r0, [lr]
 80072d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80072dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80072e0:	b292      	uxth	r2, r2
 80072e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80072e6:	45e1      	cmp	r9, ip
 80072e8:	f84e 2b04 	str.w	r2, [lr], #4
 80072ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80072f0:	d2de      	bcs.n	80072b0 <quorem+0x42>
 80072f2:	9b00      	ldr	r3, [sp, #0]
 80072f4:	58eb      	ldr	r3, [r5, r3]
 80072f6:	b92b      	cbnz	r3, 8007304 <quorem+0x96>
 80072f8:	9b01      	ldr	r3, [sp, #4]
 80072fa:	3b04      	subs	r3, #4
 80072fc:	429d      	cmp	r5, r3
 80072fe:	461a      	mov	r2, r3
 8007300:	d32f      	bcc.n	8007362 <quorem+0xf4>
 8007302:	613c      	str	r4, [r7, #16]
 8007304:	4638      	mov	r0, r7
 8007306:	f001 f979 	bl	80085fc <__mcmp>
 800730a:	2800      	cmp	r0, #0
 800730c:	db25      	blt.n	800735a <quorem+0xec>
 800730e:	4629      	mov	r1, r5
 8007310:	2000      	movs	r0, #0
 8007312:	f858 2b04 	ldr.w	r2, [r8], #4
 8007316:	f8d1 c000 	ldr.w	ip, [r1]
 800731a:	fa1f fe82 	uxth.w	lr, r2
 800731e:	fa1f f38c 	uxth.w	r3, ip
 8007322:	eba3 030e 	sub.w	r3, r3, lr
 8007326:	4403      	add	r3, r0
 8007328:	0c12      	lsrs	r2, r2, #16
 800732a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800732e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007332:	b29b      	uxth	r3, r3
 8007334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007338:	45c1      	cmp	r9, r8
 800733a:	f841 3b04 	str.w	r3, [r1], #4
 800733e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007342:	d2e6      	bcs.n	8007312 <quorem+0xa4>
 8007344:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007348:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800734c:	b922      	cbnz	r2, 8007358 <quorem+0xea>
 800734e:	3b04      	subs	r3, #4
 8007350:	429d      	cmp	r5, r3
 8007352:	461a      	mov	r2, r3
 8007354:	d30b      	bcc.n	800736e <quorem+0x100>
 8007356:	613c      	str	r4, [r7, #16]
 8007358:	3601      	adds	r6, #1
 800735a:	4630      	mov	r0, r6
 800735c:	b003      	add	sp, #12
 800735e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007362:	6812      	ldr	r2, [r2, #0]
 8007364:	3b04      	subs	r3, #4
 8007366:	2a00      	cmp	r2, #0
 8007368:	d1cb      	bne.n	8007302 <quorem+0x94>
 800736a:	3c01      	subs	r4, #1
 800736c:	e7c6      	b.n	80072fc <quorem+0x8e>
 800736e:	6812      	ldr	r2, [r2, #0]
 8007370:	3b04      	subs	r3, #4
 8007372:	2a00      	cmp	r2, #0
 8007374:	d1ef      	bne.n	8007356 <quorem+0xe8>
 8007376:	3c01      	subs	r4, #1
 8007378:	e7ea      	b.n	8007350 <quorem+0xe2>
 800737a:	2000      	movs	r0, #0
 800737c:	e7ee      	b.n	800735c <quorem+0xee>
	...

08007380 <_dtoa_r>:
 8007380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007384:	69c7      	ldr	r7, [r0, #28]
 8007386:	b099      	sub	sp, #100	@ 0x64
 8007388:	ed8d 0b02 	vstr	d0, [sp, #8]
 800738c:	ec55 4b10 	vmov	r4, r5, d0
 8007390:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007392:	9109      	str	r1, [sp, #36]	@ 0x24
 8007394:	4683      	mov	fp, r0
 8007396:	920e      	str	r2, [sp, #56]	@ 0x38
 8007398:	9313      	str	r3, [sp, #76]	@ 0x4c
 800739a:	b97f      	cbnz	r7, 80073bc <_dtoa_r+0x3c>
 800739c:	2010      	movs	r0, #16
 800739e:	f000 fdfd 	bl	8007f9c <malloc>
 80073a2:	4602      	mov	r2, r0
 80073a4:	f8cb 001c 	str.w	r0, [fp, #28]
 80073a8:	b920      	cbnz	r0, 80073b4 <_dtoa_r+0x34>
 80073aa:	4ba7      	ldr	r3, [pc, #668]	@ (8007648 <_dtoa_r+0x2c8>)
 80073ac:	21ef      	movs	r1, #239	@ 0xef
 80073ae:	48a7      	ldr	r0, [pc, #668]	@ (800764c <_dtoa_r+0x2cc>)
 80073b0:	f001 fc5a 	bl	8008c68 <__assert_func>
 80073b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073b8:	6007      	str	r7, [r0, #0]
 80073ba:	60c7      	str	r7, [r0, #12]
 80073bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80073c0:	6819      	ldr	r1, [r3, #0]
 80073c2:	b159      	cbz	r1, 80073dc <_dtoa_r+0x5c>
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	604a      	str	r2, [r1, #4]
 80073c8:	2301      	movs	r3, #1
 80073ca:	4093      	lsls	r3, r2
 80073cc:	608b      	str	r3, [r1, #8]
 80073ce:	4658      	mov	r0, fp
 80073d0:	f000 feda 	bl	8008188 <_Bfree>
 80073d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80073d8:	2200      	movs	r2, #0
 80073da:	601a      	str	r2, [r3, #0]
 80073dc:	1e2b      	subs	r3, r5, #0
 80073de:	bfb9      	ittee	lt
 80073e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80073e4:	9303      	strlt	r3, [sp, #12]
 80073e6:	2300      	movge	r3, #0
 80073e8:	6033      	strge	r3, [r6, #0]
 80073ea:	9f03      	ldr	r7, [sp, #12]
 80073ec:	4b98      	ldr	r3, [pc, #608]	@ (8007650 <_dtoa_r+0x2d0>)
 80073ee:	bfbc      	itt	lt
 80073f0:	2201      	movlt	r2, #1
 80073f2:	6032      	strlt	r2, [r6, #0]
 80073f4:	43bb      	bics	r3, r7
 80073f6:	d112      	bne.n	800741e <_dtoa_r+0x9e>
 80073f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80073fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007404:	4323      	orrs	r3, r4
 8007406:	f000 854d 	beq.w	8007ea4 <_dtoa_r+0xb24>
 800740a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800740c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007664 <_dtoa_r+0x2e4>
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 854f 	beq.w	8007eb4 <_dtoa_r+0xb34>
 8007416:	f10a 0303 	add.w	r3, sl, #3
 800741a:	f000 bd49 	b.w	8007eb0 <_dtoa_r+0xb30>
 800741e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007422:	2200      	movs	r2, #0
 8007424:	ec51 0b17 	vmov	r0, r1, d7
 8007428:	2300      	movs	r3, #0
 800742a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800742e:	f7f9 fb53 	bl	8000ad8 <__aeabi_dcmpeq>
 8007432:	4680      	mov	r8, r0
 8007434:	b158      	cbz	r0, 800744e <_dtoa_r+0xce>
 8007436:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007438:	2301      	movs	r3, #1
 800743a:	6013      	str	r3, [r2, #0]
 800743c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800743e:	b113      	cbz	r3, 8007446 <_dtoa_r+0xc6>
 8007440:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007442:	4b84      	ldr	r3, [pc, #528]	@ (8007654 <_dtoa_r+0x2d4>)
 8007444:	6013      	str	r3, [r2, #0]
 8007446:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007668 <_dtoa_r+0x2e8>
 800744a:	f000 bd33 	b.w	8007eb4 <_dtoa_r+0xb34>
 800744e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007452:	aa16      	add	r2, sp, #88	@ 0x58
 8007454:	a917      	add	r1, sp, #92	@ 0x5c
 8007456:	4658      	mov	r0, fp
 8007458:	f001 f980 	bl	800875c <__d2b>
 800745c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007460:	4681      	mov	r9, r0
 8007462:	2e00      	cmp	r6, #0
 8007464:	d077      	beq.n	8007556 <_dtoa_r+0x1d6>
 8007466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007468:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800746c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007474:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007478:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800747c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007480:	4619      	mov	r1, r3
 8007482:	2200      	movs	r2, #0
 8007484:	4b74      	ldr	r3, [pc, #464]	@ (8007658 <_dtoa_r+0x2d8>)
 8007486:	f7f8 ff07 	bl	8000298 <__aeabi_dsub>
 800748a:	a369      	add	r3, pc, #420	@ (adr r3, 8007630 <_dtoa_r+0x2b0>)
 800748c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007490:	f7f9 f8ba 	bl	8000608 <__aeabi_dmul>
 8007494:	a368      	add	r3, pc, #416	@ (adr r3, 8007638 <_dtoa_r+0x2b8>)
 8007496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749a:	f7f8 feff 	bl	800029c <__adddf3>
 800749e:	4604      	mov	r4, r0
 80074a0:	4630      	mov	r0, r6
 80074a2:	460d      	mov	r5, r1
 80074a4:	f7f9 f846 	bl	8000534 <__aeabi_i2d>
 80074a8:	a365      	add	r3, pc, #404	@ (adr r3, 8007640 <_dtoa_r+0x2c0>)
 80074aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ae:	f7f9 f8ab 	bl	8000608 <__aeabi_dmul>
 80074b2:	4602      	mov	r2, r0
 80074b4:	460b      	mov	r3, r1
 80074b6:	4620      	mov	r0, r4
 80074b8:	4629      	mov	r1, r5
 80074ba:	f7f8 feef 	bl	800029c <__adddf3>
 80074be:	4604      	mov	r4, r0
 80074c0:	460d      	mov	r5, r1
 80074c2:	f7f9 fb51 	bl	8000b68 <__aeabi_d2iz>
 80074c6:	2200      	movs	r2, #0
 80074c8:	4607      	mov	r7, r0
 80074ca:	2300      	movs	r3, #0
 80074cc:	4620      	mov	r0, r4
 80074ce:	4629      	mov	r1, r5
 80074d0:	f7f9 fb0c 	bl	8000aec <__aeabi_dcmplt>
 80074d4:	b140      	cbz	r0, 80074e8 <_dtoa_r+0x168>
 80074d6:	4638      	mov	r0, r7
 80074d8:	f7f9 f82c 	bl	8000534 <__aeabi_i2d>
 80074dc:	4622      	mov	r2, r4
 80074de:	462b      	mov	r3, r5
 80074e0:	f7f9 fafa 	bl	8000ad8 <__aeabi_dcmpeq>
 80074e4:	b900      	cbnz	r0, 80074e8 <_dtoa_r+0x168>
 80074e6:	3f01      	subs	r7, #1
 80074e8:	2f16      	cmp	r7, #22
 80074ea:	d851      	bhi.n	8007590 <_dtoa_r+0x210>
 80074ec:	4b5b      	ldr	r3, [pc, #364]	@ (800765c <_dtoa_r+0x2dc>)
 80074ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074fa:	f7f9 faf7 	bl	8000aec <__aeabi_dcmplt>
 80074fe:	2800      	cmp	r0, #0
 8007500:	d048      	beq.n	8007594 <_dtoa_r+0x214>
 8007502:	3f01      	subs	r7, #1
 8007504:	2300      	movs	r3, #0
 8007506:	9312      	str	r3, [sp, #72]	@ 0x48
 8007508:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800750a:	1b9b      	subs	r3, r3, r6
 800750c:	1e5a      	subs	r2, r3, #1
 800750e:	bf44      	itt	mi
 8007510:	f1c3 0801 	rsbmi	r8, r3, #1
 8007514:	2300      	movmi	r3, #0
 8007516:	9208      	str	r2, [sp, #32]
 8007518:	bf54      	ite	pl
 800751a:	f04f 0800 	movpl.w	r8, #0
 800751e:	9308      	strmi	r3, [sp, #32]
 8007520:	2f00      	cmp	r7, #0
 8007522:	db39      	blt.n	8007598 <_dtoa_r+0x218>
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007528:	443b      	add	r3, r7
 800752a:	9308      	str	r3, [sp, #32]
 800752c:	2300      	movs	r3, #0
 800752e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007532:	2b09      	cmp	r3, #9
 8007534:	d864      	bhi.n	8007600 <_dtoa_r+0x280>
 8007536:	2b05      	cmp	r3, #5
 8007538:	bfc4      	itt	gt
 800753a:	3b04      	subgt	r3, #4
 800753c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800753e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007540:	f1a3 0302 	sub.w	r3, r3, #2
 8007544:	bfcc      	ite	gt
 8007546:	2400      	movgt	r4, #0
 8007548:	2401      	movle	r4, #1
 800754a:	2b03      	cmp	r3, #3
 800754c:	d863      	bhi.n	8007616 <_dtoa_r+0x296>
 800754e:	e8df f003 	tbb	[pc, r3]
 8007552:	372a      	.short	0x372a
 8007554:	5535      	.short	0x5535
 8007556:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800755a:	441e      	add	r6, r3
 800755c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007560:	2b20      	cmp	r3, #32
 8007562:	bfc1      	itttt	gt
 8007564:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007568:	409f      	lslgt	r7, r3
 800756a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800756e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007572:	bfd6      	itet	le
 8007574:	f1c3 0320 	rsble	r3, r3, #32
 8007578:	ea47 0003 	orrgt.w	r0, r7, r3
 800757c:	fa04 f003 	lslle.w	r0, r4, r3
 8007580:	f7f8 ffc8 	bl	8000514 <__aeabi_ui2d>
 8007584:	2201      	movs	r2, #1
 8007586:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800758a:	3e01      	subs	r6, #1
 800758c:	9214      	str	r2, [sp, #80]	@ 0x50
 800758e:	e777      	b.n	8007480 <_dtoa_r+0x100>
 8007590:	2301      	movs	r3, #1
 8007592:	e7b8      	b.n	8007506 <_dtoa_r+0x186>
 8007594:	9012      	str	r0, [sp, #72]	@ 0x48
 8007596:	e7b7      	b.n	8007508 <_dtoa_r+0x188>
 8007598:	427b      	negs	r3, r7
 800759a:	930a      	str	r3, [sp, #40]	@ 0x28
 800759c:	2300      	movs	r3, #0
 800759e:	eba8 0807 	sub.w	r8, r8, r7
 80075a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80075a4:	e7c4      	b.n	8007530 <_dtoa_r+0x1b0>
 80075a6:	2300      	movs	r3, #0
 80075a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	dc35      	bgt.n	800761c <_dtoa_r+0x29c>
 80075b0:	2301      	movs	r3, #1
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	9307      	str	r3, [sp, #28]
 80075b6:	461a      	mov	r2, r3
 80075b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80075ba:	e00b      	b.n	80075d4 <_dtoa_r+0x254>
 80075bc:	2301      	movs	r3, #1
 80075be:	e7f3      	b.n	80075a8 <_dtoa_r+0x228>
 80075c0:	2300      	movs	r3, #0
 80075c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075c6:	18fb      	adds	r3, r7, r3
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	3301      	adds	r3, #1
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	9307      	str	r3, [sp, #28]
 80075d0:	bfb8      	it	lt
 80075d2:	2301      	movlt	r3, #1
 80075d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80075d8:	2100      	movs	r1, #0
 80075da:	2204      	movs	r2, #4
 80075dc:	f102 0514 	add.w	r5, r2, #20
 80075e0:	429d      	cmp	r5, r3
 80075e2:	d91f      	bls.n	8007624 <_dtoa_r+0x2a4>
 80075e4:	6041      	str	r1, [r0, #4]
 80075e6:	4658      	mov	r0, fp
 80075e8:	f000 fd8e 	bl	8008108 <_Balloc>
 80075ec:	4682      	mov	sl, r0
 80075ee:	2800      	cmp	r0, #0
 80075f0:	d13c      	bne.n	800766c <_dtoa_r+0x2ec>
 80075f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007660 <_dtoa_r+0x2e0>)
 80075f4:	4602      	mov	r2, r0
 80075f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80075fa:	e6d8      	b.n	80073ae <_dtoa_r+0x2e>
 80075fc:	2301      	movs	r3, #1
 80075fe:	e7e0      	b.n	80075c2 <_dtoa_r+0x242>
 8007600:	2401      	movs	r4, #1
 8007602:	2300      	movs	r3, #0
 8007604:	9309      	str	r3, [sp, #36]	@ 0x24
 8007606:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007608:	f04f 33ff 	mov.w	r3, #4294967295
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	9307      	str	r3, [sp, #28]
 8007610:	2200      	movs	r2, #0
 8007612:	2312      	movs	r3, #18
 8007614:	e7d0      	b.n	80075b8 <_dtoa_r+0x238>
 8007616:	2301      	movs	r3, #1
 8007618:	930b      	str	r3, [sp, #44]	@ 0x2c
 800761a:	e7f5      	b.n	8007608 <_dtoa_r+0x288>
 800761c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	9307      	str	r3, [sp, #28]
 8007622:	e7d7      	b.n	80075d4 <_dtoa_r+0x254>
 8007624:	3101      	adds	r1, #1
 8007626:	0052      	lsls	r2, r2, #1
 8007628:	e7d8      	b.n	80075dc <_dtoa_r+0x25c>
 800762a:	bf00      	nop
 800762c:	f3af 8000 	nop.w
 8007630:	636f4361 	.word	0x636f4361
 8007634:	3fd287a7 	.word	0x3fd287a7
 8007638:	8b60c8b3 	.word	0x8b60c8b3
 800763c:	3fc68a28 	.word	0x3fc68a28
 8007640:	509f79fb 	.word	0x509f79fb
 8007644:	3fd34413 	.word	0x3fd34413
 8007648:	0800a8a5 	.word	0x0800a8a5
 800764c:	0800a8bc 	.word	0x0800a8bc
 8007650:	7ff00000 	.word	0x7ff00000
 8007654:	0800a875 	.word	0x0800a875
 8007658:	3ff80000 	.word	0x3ff80000
 800765c:	0800a9b8 	.word	0x0800a9b8
 8007660:	0800a914 	.word	0x0800a914
 8007664:	0800a8a1 	.word	0x0800a8a1
 8007668:	0800a874 	.word	0x0800a874
 800766c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007670:	6018      	str	r0, [r3, #0]
 8007672:	9b07      	ldr	r3, [sp, #28]
 8007674:	2b0e      	cmp	r3, #14
 8007676:	f200 80a4 	bhi.w	80077c2 <_dtoa_r+0x442>
 800767a:	2c00      	cmp	r4, #0
 800767c:	f000 80a1 	beq.w	80077c2 <_dtoa_r+0x442>
 8007680:	2f00      	cmp	r7, #0
 8007682:	dd33      	ble.n	80076ec <_dtoa_r+0x36c>
 8007684:	4bad      	ldr	r3, [pc, #692]	@ (800793c <_dtoa_r+0x5bc>)
 8007686:	f007 020f 	and.w	r2, r7, #15
 800768a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800768e:	ed93 7b00 	vldr	d7, [r3]
 8007692:	05f8      	lsls	r0, r7, #23
 8007694:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007698:	ea4f 1427 	mov.w	r4, r7, asr #4
 800769c:	d516      	bpl.n	80076cc <_dtoa_r+0x34c>
 800769e:	4ba8      	ldr	r3, [pc, #672]	@ (8007940 <_dtoa_r+0x5c0>)
 80076a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076a8:	f7f9 f8d8 	bl	800085c <__aeabi_ddiv>
 80076ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076b0:	f004 040f 	and.w	r4, r4, #15
 80076b4:	2603      	movs	r6, #3
 80076b6:	4da2      	ldr	r5, [pc, #648]	@ (8007940 <_dtoa_r+0x5c0>)
 80076b8:	b954      	cbnz	r4, 80076d0 <_dtoa_r+0x350>
 80076ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076c2:	f7f9 f8cb 	bl	800085c <__aeabi_ddiv>
 80076c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076ca:	e028      	b.n	800771e <_dtoa_r+0x39e>
 80076cc:	2602      	movs	r6, #2
 80076ce:	e7f2      	b.n	80076b6 <_dtoa_r+0x336>
 80076d0:	07e1      	lsls	r1, r4, #31
 80076d2:	d508      	bpl.n	80076e6 <_dtoa_r+0x366>
 80076d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076dc:	f7f8 ff94 	bl	8000608 <__aeabi_dmul>
 80076e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076e4:	3601      	adds	r6, #1
 80076e6:	1064      	asrs	r4, r4, #1
 80076e8:	3508      	adds	r5, #8
 80076ea:	e7e5      	b.n	80076b8 <_dtoa_r+0x338>
 80076ec:	f000 80d2 	beq.w	8007894 <_dtoa_r+0x514>
 80076f0:	427c      	negs	r4, r7
 80076f2:	4b92      	ldr	r3, [pc, #584]	@ (800793c <_dtoa_r+0x5bc>)
 80076f4:	4d92      	ldr	r5, [pc, #584]	@ (8007940 <_dtoa_r+0x5c0>)
 80076f6:	f004 020f 	and.w	r2, r4, #15
 80076fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007702:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007706:	f7f8 ff7f 	bl	8000608 <__aeabi_dmul>
 800770a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770e:	1124      	asrs	r4, r4, #4
 8007710:	2300      	movs	r3, #0
 8007712:	2602      	movs	r6, #2
 8007714:	2c00      	cmp	r4, #0
 8007716:	f040 80b2 	bne.w	800787e <_dtoa_r+0x4fe>
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1d3      	bne.n	80076c6 <_dtoa_r+0x346>
 800771e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007720:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 80b7 	beq.w	8007898 <_dtoa_r+0x518>
 800772a:	4b86      	ldr	r3, [pc, #536]	@ (8007944 <_dtoa_r+0x5c4>)
 800772c:	2200      	movs	r2, #0
 800772e:	4620      	mov	r0, r4
 8007730:	4629      	mov	r1, r5
 8007732:	f7f9 f9db 	bl	8000aec <__aeabi_dcmplt>
 8007736:	2800      	cmp	r0, #0
 8007738:	f000 80ae 	beq.w	8007898 <_dtoa_r+0x518>
 800773c:	9b07      	ldr	r3, [sp, #28]
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 80aa 	beq.w	8007898 <_dtoa_r+0x518>
 8007744:	9b00      	ldr	r3, [sp, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	dd37      	ble.n	80077ba <_dtoa_r+0x43a>
 800774a:	1e7b      	subs	r3, r7, #1
 800774c:	9304      	str	r3, [sp, #16]
 800774e:	4620      	mov	r0, r4
 8007750:	4b7d      	ldr	r3, [pc, #500]	@ (8007948 <_dtoa_r+0x5c8>)
 8007752:	2200      	movs	r2, #0
 8007754:	4629      	mov	r1, r5
 8007756:	f7f8 ff57 	bl	8000608 <__aeabi_dmul>
 800775a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800775e:	9c00      	ldr	r4, [sp, #0]
 8007760:	3601      	adds	r6, #1
 8007762:	4630      	mov	r0, r6
 8007764:	f7f8 fee6 	bl	8000534 <__aeabi_i2d>
 8007768:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800776c:	f7f8 ff4c 	bl	8000608 <__aeabi_dmul>
 8007770:	4b76      	ldr	r3, [pc, #472]	@ (800794c <_dtoa_r+0x5cc>)
 8007772:	2200      	movs	r2, #0
 8007774:	f7f8 fd92 	bl	800029c <__adddf3>
 8007778:	4605      	mov	r5, r0
 800777a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800777e:	2c00      	cmp	r4, #0
 8007780:	f040 808d 	bne.w	800789e <_dtoa_r+0x51e>
 8007784:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007788:	4b71      	ldr	r3, [pc, #452]	@ (8007950 <_dtoa_r+0x5d0>)
 800778a:	2200      	movs	r2, #0
 800778c:	f7f8 fd84 	bl	8000298 <__aeabi_dsub>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007798:	462a      	mov	r2, r5
 800779a:	4633      	mov	r3, r6
 800779c:	f7f9 f9c4 	bl	8000b28 <__aeabi_dcmpgt>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	f040 828b 	bne.w	8007cbc <_dtoa_r+0x93c>
 80077a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077aa:	462a      	mov	r2, r5
 80077ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077b0:	f7f9 f99c 	bl	8000aec <__aeabi_dcmplt>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	f040 8128 	bne.w	8007a0a <_dtoa_r+0x68a>
 80077ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80077be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80077c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f2c0 815a 	blt.w	8007a7e <_dtoa_r+0x6fe>
 80077ca:	2f0e      	cmp	r7, #14
 80077cc:	f300 8157 	bgt.w	8007a7e <_dtoa_r+0x6fe>
 80077d0:	4b5a      	ldr	r3, [pc, #360]	@ (800793c <_dtoa_r+0x5bc>)
 80077d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80077d6:	ed93 7b00 	vldr	d7, [r3]
 80077da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077dc:	2b00      	cmp	r3, #0
 80077de:	ed8d 7b00 	vstr	d7, [sp]
 80077e2:	da03      	bge.n	80077ec <_dtoa_r+0x46c>
 80077e4:	9b07      	ldr	r3, [sp, #28]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	f340 8101 	ble.w	80079ee <_dtoa_r+0x66e>
 80077ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80077f0:	4656      	mov	r6, sl
 80077f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077f6:	4620      	mov	r0, r4
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7f9 f82f 	bl	800085c <__aeabi_ddiv>
 80077fe:	f7f9 f9b3 	bl	8000b68 <__aeabi_d2iz>
 8007802:	4680      	mov	r8, r0
 8007804:	f7f8 fe96 	bl	8000534 <__aeabi_i2d>
 8007808:	e9dd 2300 	ldrd	r2, r3, [sp]
 800780c:	f7f8 fefc 	bl	8000608 <__aeabi_dmul>
 8007810:	4602      	mov	r2, r0
 8007812:	460b      	mov	r3, r1
 8007814:	4620      	mov	r0, r4
 8007816:	4629      	mov	r1, r5
 8007818:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800781c:	f7f8 fd3c 	bl	8000298 <__aeabi_dsub>
 8007820:	f806 4b01 	strb.w	r4, [r6], #1
 8007824:	9d07      	ldr	r5, [sp, #28]
 8007826:	eba6 040a 	sub.w	r4, r6, sl
 800782a:	42a5      	cmp	r5, r4
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	f040 8117 	bne.w	8007a62 <_dtoa_r+0x6e2>
 8007834:	f7f8 fd32 	bl	800029c <__adddf3>
 8007838:	e9dd 2300 	ldrd	r2, r3, [sp]
 800783c:	4604      	mov	r4, r0
 800783e:	460d      	mov	r5, r1
 8007840:	f7f9 f972 	bl	8000b28 <__aeabi_dcmpgt>
 8007844:	2800      	cmp	r0, #0
 8007846:	f040 80f9 	bne.w	8007a3c <_dtoa_r+0x6bc>
 800784a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800784e:	4620      	mov	r0, r4
 8007850:	4629      	mov	r1, r5
 8007852:	f7f9 f941 	bl	8000ad8 <__aeabi_dcmpeq>
 8007856:	b118      	cbz	r0, 8007860 <_dtoa_r+0x4e0>
 8007858:	f018 0f01 	tst.w	r8, #1
 800785c:	f040 80ee 	bne.w	8007a3c <_dtoa_r+0x6bc>
 8007860:	4649      	mov	r1, r9
 8007862:	4658      	mov	r0, fp
 8007864:	f000 fc90 	bl	8008188 <_Bfree>
 8007868:	2300      	movs	r3, #0
 800786a:	7033      	strb	r3, [r6, #0]
 800786c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800786e:	3701      	adds	r7, #1
 8007870:	601f      	str	r7, [r3, #0]
 8007872:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 831d 	beq.w	8007eb4 <_dtoa_r+0xb34>
 800787a:	601e      	str	r6, [r3, #0]
 800787c:	e31a      	b.n	8007eb4 <_dtoa_r+0xb34>
 800787e:	07e2      	lsls	r2, r4, #31
 8007880:	d505      	bpl.n	800788e <_dtoa_r+0x50e>
 8007882:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007886:	f7f8 febf 	bl	8000608 <__aeabi_dmul>
 800788a:	3601      	adds	r6, #1
 800788c:	2301      	movs	r3, #1
 800788e:	1064      	asrs	r4, r4, #1
 8007890:	3508      	adds	r5, #8
 8007892:	e73f      	b.n	8007714 <_dtoa_r+0x394>
 8007894:	2602      	movs	r6, #2
 8007896:	e742      	b.n	800771e <_dtoa_r+0x39e>
 8007898:	9c07      	ldr	r4, [sp, #28]
 800789a:	9704      	str	r7, [sp, #16]
 800789c:	e761      	b.n	8007762 <_dtoa_r+0x3e2>
 800789e:	4b27      	ldr	r3, [pc, #156]	@ (800793c <_dtoa_r+0x5bc>)
 80078a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078aa:	4454      	add	r4, sl
 80078ac:	2900      	cmp	r1, #0
 80078ae:	d053      	beq.n	8007958 <_dtoa_r+0x5d8>
 80078b0:	4928      	ldr	r1, [pc, #160]	@ (8007954 <_dtoa_r+0x5d4>)
 80078b2:	2000      	movs	r0, #0
 80078b4:	f7f8 ffd2 	bl	800085c <__aeabi_ddiv>
 80078b8:	4633      	mov	r3, r6
 80078ba:	462a      	mov	r2, r5
 80078bc:	f7f8 fcec 	bl	8000298 <__aeabi_dsub>
 80078c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80078c4:	4656      	mov	r6, sl
 80078c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078ca:	f7f9 f94d 	bl	8000b68 <__aeabi_d2iz>
 80078ce:	4605      	mov	r5, r0
 80078d0:	f7f8 fe30 	bl	8000534 <__aeabi_i2d>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078dc:	f7f8 fcdc 	bl	8000298 <__aeabi_dsub>
 80078e0:	3530      	adds	r5, #48	@ 0x30
 80078e2:	4602      	mov	r2, r0
 80078e4:	460b      	mov	r3, r1
 80078e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078ea:	f806 5b01 	strb.w	r5, [r6], #1
 80078ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80078f2:	f7f9 f8fb 	bl	8000aec <__aeabi_dcmplt>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	d171      	bne.n	80079de <_dtoa_r+0x65e>
 80078fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078fe:	4911      	ldr	r1, [pc, #68]	@ (8007944 <_dtoa_r+0x5c4>)
 8007900:	2000      	movs	r0, #0
 8007902:	f7f8 fcc9 	bl	8000298 <__aeabi_dsub>
 8007906:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800790a:	f7f9 f8ef 	bl	8000aec <__aeabi_dcmplt>
 800790e:	2800      	cmp	r0, #0
 8007910:	f040 8095 	bne.w	8007a3e <_dtoa_r+0x6be>
 8007914:	42a6      	cmp	r6, r4
 8007916:	f43f af50 	beq.w	80077ba <_dtoa_r+0x43a>
 800791a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800791e:	4b0a      	ldr	r3, [pc, #40]	@ (8007948 <_dtoa_r+0x5c8>)
 8007920:	2200      	movs	r2, #0
 8007922:	f7f8 fe71 	bl	8000608 <__aeabi_dmul>
 8007926:	4b08      	ldr	r3, [pc, #32]	@ (8007948 <_dtoa_r+0x5c8>)
 8007928:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800792c:	2200      	movs	r2, #0
 800792e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007932:	f7f8 fe69 	bl	8000608 <__aeabi_dmul>
 8007936:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800793a:	e7c4      	b.n	80078c6 <_dtoa_r+0x546>
 800793c:	0800a9b8 	.word	0x0800a9b8
 8007940:	0800a990 	.word	0x0800a990
 8007944:	3ff00000 	.word	0x3ff00000
 8007948:	40240000 	.word	0x40240000
 800794c:	401c0000 	.word	0x401c0000
 8007950:	40140000 	.word	0x40140000
 8007954:	3fe00000 	.word	0x3fe00000
 8007958:	4631      	mov	r1, r6
 800795a:	4628      	mov	r0, r5
 800795c:	f7f8 fe54 	bl	8000608 <__aeabi_dmul>
 8007960:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007964:	9415      	str	r4, [sp, #84]	@ 0x54
 8007966:	4656      	mov	r6, sl
 8007968:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800796c:	f7f9 f8fc 	bl	8000b68 <__aeabi_d2iz>
 8007970:	4605      	mov	r5, r0
 8007972:	f7f8 fddf 	bl	8000534 <__aeabi_i2d>
 8007976:	4602      	mov	r2, r0
 8007978:	460b      	mov	r3, r1
 800797a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800797e:	f7f8 fc8b 	bl	8000298 <__aeabi_dsub>
 8007982:	3530      	adds	r5, #48	@ 0x30
 8007984:	f806 5b01 	strb.w	r5, [r6], #1
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	42a6      	cmp	r6, r4
 800798e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007992:	f04f 0200 	mov.w	r2, #0
 8007996:	d124      	bne.n	80079e2 <_dtoa_r+0x662>
 8007998:	4bac      	ldr	r3, [pc, #688]	@ (8007c4c <_dtoa_r+0x8cc>)
 800799a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800799e:	f7f8 fc7d 	bl	800029c <__adddf3>
 80079a2:	4602      	mov	r2, r0
 80079a4:	460b      	mov	r3, r1
 80079a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079aa:	f7f9 f8bd 	bl	8000b28 <__aeabi_dcmpgt>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d145      	bne.n	8007a3e <_dtoa_r+0x6be>
 80079b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80079b6:	49a5      	ldr	r1, [pc, #660]	@ (8007c4c <_dtoa_r+0x8cc>)
 80079b8:	2000      	movs	r0, #0
 80079ba:	f7f8 fc6d 	bl	8000298 <__aeabi_dsub>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079c6:	f7f9 f891 	bl	8000aec <__aeabi_dcmplt>
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f43f aef5 	beq.w	80077ba <_dtoa_r+0x43a>
 80079d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80079d2:	1e73      	subs	r3, r6, #1
 80079d4:	9315      	str	r3, [sp, #84]	@ 0x54
 80079d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079da:	2b30      	cmp	r3, #48	@ 0x30
 80079dc:	d0f8      	beq.n	80079d0 <_dtoa_r+0x650>
 80079de:	9f04      	ldr	r7, [sp, #16]
 80079e0:	e73e      	b.n	8007860 <_dtoa_r+0x4e0>
 80079e2:	4b9b      	ldr	r3, [pc, #620]	@ (8007c50 <_dtoa_r+0x8d0>)
 80079e4:	f7f8 fe10 	bl	8000608 <__aeabi_dmul>
 80079e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079ec:	e7bc      	b.n	8007968 <_dtoa_r+0x5e8>
 80079ee:	d10c      	bne.n	8007a0a <_dtoa_r+0x68a>
 80079f0:	4b98      	ldr	r3, [pc, #608]	@ (8007c54 <_dtoa_r+0x8d4>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079f8:	f7f8 fe06 	bl	8000608 <__aeabi_dmul>
 80079fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a00:	f7f9 f888 	bl	8000b14 <__aeabi_dcmpge>
 8007a04:	2800      	cmp	r0, #0
 8007a06:	f000 8157 	beq.w	8007cb8 <_dtoa_r+0x938>
 8007a0a:	2400      	movs	r4, #0
 8007a0c:	4625      	mov	r5, r4
 8007a0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a10:	43db      	mvns	r3, r3
 8007a12:	9304      	str	r3, [sp, #16]
 8007a14:	4656      	mov	r6, sl
 8007a16:	2700      	movs	r7, #0
 8007a18:	4621      	mov	r1, r4
 8007a1a:	4658      	mov	r0, fp
 8007a1c:	f000 fbb4 	bl	8008188 <_Bfree>
 8007a20:	2d00      	cmp	r5, #0
 8007a22:	d0dc      	beq.n	80079de <_dtoa_r+0x65e>
 8007a24:	b12f      	cbz	r7, 8007a32 <_dtoa_r+0x6b2>
 8007a26:	42af      	cmp	r7, r5
 8007a28:	d003      	beq.n	8007a32 <_dtoa_r+0x6b2>
 8007a2a:	4639      	mov	r1, r7
 8007a2c:	4658      	mov	r0, fp
 8007a2e:	f000 fbab 	bl	8008188 <_Bfree>
 8007a32:	4629      	mov	r1, r5
 8007a34:	4658      	mov	r0, fp
 8007a36:	f000 fba7 	bl	8008188 <_Bfree>
 8007a3a:	e7d0      	b.n	80079de <_dtoa_r+0x65e>
 8007a3c:	9704      	str	r7, [sp, #16]
 8007a3e:	4633      	mov	r3, r6
 8007a40:	461e      	mov	r6, r3
 8007a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a46:	2a39      	cmp	r2, #57	@ 0x39
 8007a48:	d107      	bne.n	8007a5a <_dtoa_r+0x6da>
 8007a4a:	459a      	cmp	sl, r3
 8007a4c:	d1f8      	bne.n	8007a40 <_dtoa_r+0x6c0>
 8007a4e:	9a04      	ldr	r2, [sp, #16]
 8007a50:	3201      	adds	r2, #1
 8007a52:	9204      	str	r2, [sp, #16]
 8007a54:	2230      	movs	r2, #48	@ 0x30
 8007a56:	f88a 2000 	strb.w	r2, [sl]
 8007a5a:	781a      	ldrb	r2, [r3, #0]
 8007a5c:	3201      	adds	r2, #1
 8007a5e:	701a      	strb	r2, [r3, #0]
 8007a60:	e7bd      	b.n	80079de <_dtoa_r+0x65e>
 8007a62:	4b7b      	ldr	r3, [pc, #492]	@ (8007c50 <_dtoa_r+0x8d0>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	f7f8 fdcf 	bl	8000608 <__aeabi_dmul>
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	4604      	mov	r4, r0
 8007a70:	460d      	mov	r5, r1
 8007a72:	f7f9 f831 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f43f aebb 	beq.w	80077f2 <_dtoa_r+0x472>
 8007a7c:	e6f0      	b.n	8007860 <_dtoa_r+0x4e0>
 8007a7e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007a80:	2a00      	cmp	r2, #0
 8007a82:	f000 80db 	beq.w	8007c3c <_dtoa_r+0x8bc>
 8007a86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a88:	2a01      	cmp	r2, #1
 8007a8a:	f300 80bf 	bgt.w	8007c0c <_dtoa_r+0x88c>
 8007a8e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007a90:	2a00      	cmp	r2, #0
 8007a92:	f000 80b7 	beq.w	8007c04 <_dtoa_r+0x884>
 8007a96:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007a9a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a9c:	4646      	mov	r6, r8
 8007a9e:	9a08      	ldr	r2, [sp, #32]
 8007aa0:	2101      	movs	r1, #1
 8007aa2:	441a      	add	r2, r3
 8007aa4:	4658      	mov	r0, fp
 8007aa6:	4498      	add	r8, r3
 8007aa8:	9208      	str	r2, [sp, #32]
 8007aaa:	f000 fc21 	bl	80082f0 <__i2b>
 8007aae:	4605      	mov	r5, r0
 8007ab0:	b15e      	cbz	r6, 8007aca <_dtoa_r+0x74a>
 8007ab2:	9b08      	ldr	r3, [sp, #32]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	dd08      	ble.n	8007aca <_dtoa_r+0x74a>
 8007ab8:	42b3      	cmp	r3, r6
 8007aba:	9a08      	ldr	r2, [sp, #32]
 8007abc:	bfa8      	it	ge
 8007abe:	4633      	movge	r3, r6
 8007ac0:	eba8 0803 	sub.w	r8, r8, r3
 8007ac4:	1af6      	subs	r6, r6, r3
 8007ac6:	1ad3      	subs	r3, r2, r3
 8007ac8:	9308      	str	r3, [sp, #32]
 8007aca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007acc:	b1f3      	cbz	r3, 8007b0c <_dtoa_r+0x78c>
 8007ace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 80b7 	beq.w	8007c44 <_dtoa_r+0x8c4>
 8007ad6:	b18c      	cbz	r4, 8007afc <_dtoa_r+0x77c>
 8007ad8:	4629      	mov	r1, r5
 8007ada:	4622      	mov	r2, r4
 8007adc:	4658      	mov	r0, fp
 8007ade:	f000 fcc7 	bl	8008470 <__pow5mult>
 8007ae2:	464a      	mov	r2, r9
 8007ae4:	4601      	mov	r1, r0
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	4658      	mov	r0, fp
 8007aea:	f000 fc17 	bl	800831c <__multiply>
 8007aee:	4649      	mov	r1, r9
 8007af0:	9004      	str	r0, [sp, #16]
 8007af2:	4658      	mov	r0, fp
 8007af4:	f000 fb48 	bl	8008188 <_Bfree>
 8007af8:	9b04      	ldr	r3, [sp, #16]
 8007afa:	4699      	mov	r9, r3
 8007afc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007afe:	1b1a      	subs	r2, r3, r4
 8007b00:	d004      	beq.n	8007b0c <_dtoa_r+0x78c>
 8007b02:	4649      	mov	r1, r9
 8007b04:	4658      	mov	r0, fp
 8007b06:	f000 fcb3 	bl	8008470 <__pow5mult>
 8007b0a:	4681      	mov	r9, r0
 8007b0c:	2101      	movs	r1, #1
 8007b0e:	4658      	mov	r0, fp
 8007b10:	f000 fbee 	bl	80082f0 <__i2b>
 8007b14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b16:	4604      	mov	r4, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 81cf 	beq.w	8007ebc <_dtoa_r+0xb3c>
 8007b1e:	461a      	mov	r2, r3
 8007b20:	4601      	mov	r1, r0
 8007b22:	4658      	mov	r0, fp
 8007b24:	f000 fca4 	bl	8008470 <__pow5mult>
 8007b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	f300 8095 	bgt.w	8007c5c <_dtoa_r+0x8dc>
 8007b32:	9b02      	ldr	r3, [sp, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f040 8087 	bne.w	8007c48 <_dtoa_r+0x8c8>
 8007b3a:	9b03      	ldr	r3, [sp, #12]
 8007b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f040 8089 	bne.w	8007c58 <_dtoa_r+0x8d8>
 8007b46:	9b03      	ldr	r3, [sp, #12]
 8007b48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b4c:	0d1b      	lsrs	r3, r3, #20
 8007b4e:	051b      	lsls	r3, r3, #20
 8007b50:	b12b      	cbz	r3, 8007b5e <_dtoa_r+0x7de>
 8007b52:	9b08      	ldr	r3, [sp, #32]
 8007b54:	3301      	adds	r3, #1
 8007b56:	9308      	str	r3, [sp, #32]
 8007b58:	f108 0801 	add.w	r8, r8, #1
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f000 81b0 	beq.w	8007ec8 <_dtoa_r+0xb48>
 8007b68:	6923      	ldr	r3, [r4, #16]
 8007b6a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b6e:	6918      	ldr	r0, [r3, #16]
 8007b70:	f000 fb72 	bl	8008258 <__hi0bits>
 8007b74:	f1c0 0020 	rsb	r0, r0, #32
 8007b78:	9b08      	ldr	r3, [sp, #32]
 8007b7a:	4418      	add	r0, r3
 8007b7c:	f010 001f 	ands.w	r0, r0, #31
 8007b80:	d077      	beq.n	8007c72 <_dtoa_r+0x8f2>
 8007b82:	f1c0 0320 	rsb	r3, r0, #32
 8007b86:	2b04      	cmp	r3, #4
 8007b88:	dd6b      	ble.n	8007c62 <_dtoa_r+0x8e2>
 8007b8a:	9b08      	ldr	r3, [sp, #32]
 8007b8c:	f1c0 001c 	rsb	r0, r0, #28
 8007b90:	4403      	add	r3, r0
 8007b92:	4480      	add	r8, r0
 8007b94:	4406      	add	r6, r0
 8007b96:	9308      	str	r3, [sp, #32]
 8007b98:	f1b8 0f00 	cmp.w	r8, #0
 8007b9c:	dd05      	ble.n	8007baa <_dtoa_r+0x82a>
 8007b9e:	4649      	mov	r1, r9
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	4658      	mov	r0, fp
 8007ba4:	f000 fcbe 	bl	8008524 <__lshift>
 8007ba8:	4681      	mov	r9, r0
 8007baa:	9b08      	ldr	r3, [sp, #32]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	dd05      	ble.n	8007bbc <_dtoa_r+0x83c>
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	4658      	mov	r0, fp
 8007bb6:	f000 fcb5 	bl	8008524 <__lshift>
 8007bba:	4604      	mov	r4, r0
 8007bbc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d059      	beq.n	8007c76 <_dtoa_r+0x8f6>
 8007bc2:	4621      	mov	r1, r4
 8007bc4:	4648      	mov	r0, r9
 8007bc6:	f000 fd19 	bl	80085fc <__mcmp>
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	da53      	bge.n	8007c76 <_dtoa_r+0x8f6>
 8007bce:	1e7b      	subs	r3, r7, #1
 8007bd0:	9304      	str	r3, [sp, #16]
 8007bd2:	4649      	mov	r1, r9
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	220a      	movs	r2, #10
 8007bd8:	4658      	mov	r0, fp
 8007bda:	f000 faf7 	bl	80081cc <__multadd>
 8007bde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007be0:	4681      	mov	r9, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f000 8172 	beq.w	8007ecc <_dtoa_r+0xb4c>
 8007be8:	2300      	movs	r3, #0
 8007bea:	4629      	mov	r1, r5
 8007bec:	220a      	movs	r2, #10
 8007bee:	4658      	mov	r0, fp
 8007bf0:	f000 faec 	bl	80081cc <__multadd>
 8007bf4:	9b00      	ldr	r3, [sp, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	dc67      	bgt.n	8007ccc <_dtoa_r+0x94c>
 8007bfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	dc41      	bgt.n	8007c86 <_dtoa_r+0x906>
 8007c02:	e063      	b.n	8007ccc <_dtoa_r+0x94c>
 8007c04:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c0a:	e746      	b.n	8007a9a <_dtoa_r+0x71a>
 8007c0c:	9b07      	ldr	r3, [sp, #28]
 8007c0e:	1e5c      	subs	r4, r3, #1
 8007c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c12:	42a3      	cmp	r3, r4
 8007c14:	bfbf      	itttt	lt
 8007c16:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007c18:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007c1a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007c1c:	1ae3      	sublt	r3, r4, r3
 8007c1e:	bfb4      	ite	lt
 8007c20:	18d2      	addlt	r2, r2, r3
 8007c22:	1b1c      	subge	r4, r3, r4
 8007c24:	9b07      	ldr	r3, [sp, #28]
 8007c26:	bfbc      	itt	lt
 8007c28:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007c2a:	2400      	movlt	r4, #0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	bfb5      	itete	lt
 8007c30:	eba8 0603 	sublt.w	r6, r8, r3
 8007c34:	9b07      	ldrge	r3, [sp, #28]
 8007c36:	2300      	movlt	r3, #0
 8007c38:	4646      	movge	r6, r8
 8007c3a:	e730      	b.n	8007a9e <_dtoa_r+0x71e>
 8007c3c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c3e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007c40:	4646      	mov	r6, r8
 8007c42:	e735      	b.n	8007ab0 <_dtoa_r+0x730>
 8007c44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c46:	e75c      	b.n	8007b02 <_dtoa_r+0x782>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	e788      	b.n	8007b5e <_dtoa_r+0x7de>
 8007c4c:	3fe00000 	.word	0x3fe00000
 8007c50:	40240000 	.word	0x40240000
 8007c54:	40140000 	.word	0x40140000
 8007c58:	9b02      	ldr	r3, [sp, #8]
 8007c5a:	e780      	b.n	8007b5e <_dtoa_r+0x7de>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c60:	e782      	b.n	8007b68 <_dtoa_r+0x7e8>
 8007c62:	d099      	beq.n	8007b98 <_dtoa_r+0x818>
 8007c64:	9a08      	ldr	r2, [sp, #32]
 8007c66:	331c      	adds	r3, #28
 8007c68:	441a      	add	r2, r3
 8007c6a:	4498      	add	r8, r3
 8007c6c:	441e      	add	r6, r3
 8007c6e:	9208      	str	r2, [sp, #32]
 8007c70:	e792      	b.n	8007b98 <_dtoa_r+0x818>
 8007c72:	4603      	mov	r3, r0
 8007c74:	e7f6      	b.n	8007c64 <_dtoa_r+0x8e4>
 8007c76:	9b07      	ldr	r3, [sp, #28]
 8007c78:	9704      	str	r7, [sp, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	dc20      	bgt.n	8007cc0 <_dtoa_r+0x940>
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	dd1e      	ble.n	8007cc4 <_dtoa_r+0x944>
 8007c86:	9b00      	ldr	r3, [sp, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f47f aec0 	bne.w	8007a0e <_dtoa_r+0x68e>
 8007c8e:	4621      	mov	r1, r4
 8007c90:	2205      	movs	r2, #5
 8007c92:	4658      	mov	r0, fp
 8007c94:	f000 fa9a 	bl	80081cc <__multadd>
 8007c98:	4601      	mov	r1, r0
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	4648      	mov	r0, r9
 8007c9e:	f000 fcad 	bl	80085fc <__mcmp>
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	f77f aeb3 	ble.w	8007a0e <_dtoa_r+0x68e>
 8007ca8:	4656      	mov	r6, sl
 8007caa:	2331      	movs	r3, #49	@ 0x31
 8007cac:	f806 3b01 	strb.w	r3, [r6], #1
 8007cb0:	9b04      	ldr	r3, [sp, #16]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	9304      	str	r3, [sp, #16]
 8007cb6:	e6ae      	b.n	8007a16 <_dtoa_r+0x696>
 8007cb8:	9c07      	ldr	r4, [sp, #28]
 8007cba:	9704      	str	r7, [sp, #16]
 8007cbc:	4625      	mov	r5, r4
 8007cbe:	e7f3      	b.n	8007ca8 <_dtoa_r+0x928>
 8007cc0:	9b07      	ldr	r3, [sp, #28]
 8007cc2:	9300      	str	r3, [sp, #0]
 8007cc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f000 8104 	beq.w	8007ed4 <_dtoa_r+0xb54>
 8007ccc:	2e00      	cmp	r6, #0
 8007cce:	dd05      	ble.n	8007cdc <_dtoa_r+0x95c>
 8007cd0:	4629      	mov	r1, r5
 8007cd2:	4632      	mov	r2, r6
 8007cd4:	4658      	mov	r0, fp
 8007cd6:	f000 fc25 	bl	8008524 <__lshift>
 8007cda:	4605      	mov	r5, r0
 8007cdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d05a      	beq.n	8007d98 <_dtoa_r+0xa18>
 8007ce2:	6869      	ldr	r1, [r5, #4]
 8007ce4:	4658      	mov	r0, fp
 8007ce6:	f000 fa0f 	bl	8008108 <_Balloc>
 8007cea:	4606      	mov	r6, r0
 8007cec:	b928      	cbnz	r0, 8007cfa <_dtoa_r+0x97a>
 8007cee:	4b84      	ldr	r3, [pc, #528]	@ (8007f00 <_dtoa_r+0xb80>)
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007cf6:	f7ff bb5a 	b.w	80073ae <_dtoa_r+0x2e>
 8007cfa:	692a      	ldr	r2, [r5, #16]
 8007cfc:	3202      	adds	r2, #2
 8007cfe:	0092      	lsls	r2, r2, #2
 8007d00:	f105 010c 	add.w	r1, r5, #12
 8007d04:	300c      	adds	r0, #12
 8007d06:	f7ff faa4 	bl	8007252 <memcpy>
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	4631      	mov	r1, r6
 8007d0e:	4658      	mov	r0, fp
 8007d10:	f000 fc08 	bl	8008524 <__lshift>
 8007d14:	f10a 0301 	add.w	r3, sl, #1
 8007d18:	9307      	str	r3, [sp, #28]
 8007d1a:	9b00      	ldr	r3, [sp, #0]
 8007d1c:	4453      	add	r3, sl
 8007d1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d20:	9b02      	ldr	r3, [sp, #8]
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	462f      	mov	r7, r5
 8007d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d2a:	4605      	mov	r5, r0
 8007d2c:	9b07      	ldr	r3, [sp, #28]
 8007d2e:	4621      	mov	r1, r4
 8007d30:	3b01      	subs	r3, #1
 8007d32:	4648      	mov	r0, r9
 8007d34:	9300      	str	r3, [sp, #0]
 8007d36:	f7ff fa9a 	bl	800726e <quorem>
 8007d3a:	4639      	mov	r1, r7
 8007d3c:	9002      	str	r0, [sp, #8]
 8007d3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007d42:	4648      	mov	r0, r9
 8007d44:	f000 fc5a 	bl	80085fc <__mcmp>
 8007d48:	462a      	mov	r2, r5
 8007d4a:	9008      	str	r0, [sp, #32]
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	4658      	mov	r0, fp
 8007d50:	f000 fc70 	bl	8008634 <__mdiff>
 8007d54:	68c2      	ldr	r2, [r0, #12]
 8007d56:	4606      	mov	r6, r0
 8007d58:	bb02      	cbnz	r2, 8007d9c <_dtoa_r+0xa1c>
 8007d5a:	4601      	mov	r1, r0
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	f000 fc4d 	bl	80085fc <__mcmp>
 8007d62:	4602      	mov	r2, r0
 8007d64:	4631      	mov	r1, r6
 8007d66:	4658      	mov	r0, fp
 8007d68:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d6a:	f000 fa0d 	bl	8008188 <_Bfree>
 8007d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d72:	9e07      	ldr	r6, [sp, #28]
 8007d74:	ea43 0102 	orr.w	r1, r3, r2
 8007d78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d7a:	4319      	orrs	r1, r3
 8007d7c:	d110      	bne.n	8007da0 <_dtoa_r+0xa20>
 8007d7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d82:	d029      	beq.n	8007dd8 <_dtoa_r+0xa58>
 8007d84:	9b08      	ldr	r3, [sp, #32]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	dd02      	ble.n	8007d90 <_dtoa_r+0xa10>
 8007d8a:	9b02      	ldr	r3, [sp, #8]
 8007d8c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007d90:	9b00      	ldr	r3, [sp, #0]
 8007d92:	f883 8000 	strb.w	r8, [r3]
 8007d96:	e63f      	b.n	8007a18 <_dtoa_r+0x698>
 8007d98:	4628      	mov	r0, r5
 8007d9a:	e7bb      	b.n	8007d14 <_dtoa_r+0x994>
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	e7e1      	b.n	8007d64 <_dtoa_r+0x9e4>
 8007da0:	9b08      	ldr	r3, [sp, #32]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	db04      	blt.n	8007db0 <_dtoa_r+0xa30>
 8007da6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007da8:	430b      	orrs	r3, r1
 8007daa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007dac:	430b      	orrs	r3, r1
 8007dae:	d120      	bne.n	8007df2 <_dtoa_r+0xa72>
 8007db0:	2a00      	cmp	r2, #0
 8007db2:	dded      	ble.n	8007d90 <_dtoa_r+0xa10>
 8007db4:	4649      	mov	r1, r9
 8007db6:	2201      	movs	r2, #1
 8007db8:	4658      	mov	r0, fp
 8007dba:	f000 fbb3 	bl	8008524 <__lshift>
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4681      	mov	r9, r0
 8007dc2:	f000 fc1b 	bl	80085fc <__mcmp>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	dc03      	bgt.n	8007dd2 <_dtoa_r+0xa52>
 8007dca:	d1e1      	bne.n	8007d90 <_dtoa_r+0xa10>
 8007dcc:	f018 0f01 	tst.w	r8, #1
 8007dd0:	d0de      	beq.n	8007d90 <_dtoa_r+0xa10>
 8007dd2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007dd6:	d1d8      	bne.n	8007d8a <_dtoa_r+0xa0a>
 8007dd8:	9a00      	ldr	r2, [sp, #0]
 8007dda:	2339      	movs	r3, #57	@ 0x39
 8007ddc:	7013      	strb	r3, [r2, #0]
 8007dde:	4633      	mov	r3, r6
 8007de0:	461e      	mov	r6, r3
 8007de2:	3b01      	subs	r3, #1
 8007de4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007de8:	2a39      	cmp	r2, #57	@ 0x39
 8007dea:	d052      	beq.n	8007e92 <_dtoa_r+0xb12>
 8007dec:	3201      	adds	r2, #1
 8007dee:	701a      	strb	r2, [r3, #0]
 8007df0:	e612      	b.n	8007a18 <_dtoa_r+0x698>
 8007df2:	2a00      	cmp	r2, #0
 8007df4:	dd07      	ble.n	8007e06 <_dtoa_r+0xa86>
 8007df6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007dfa:	d0ed      	beq.n	8007dd8 <_dtoa_r+0xa58>
 8007dfc:	9a00      	ldr	r2, [sp, #0]
 8007dfe:	f108 0301 	add.w	r3, r8, #1
 8007e02:	7013      	strb	r3, [r2, #0]
 8007e04:	e608      	b.n	8007a18 <_dtoa_r+0x698>
 8007e06:	9b07      	ldr	r3, [sp, #28]
 8007e08:	9a07      	ldr	r2, [sp, #28]
 8007e0a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d028      	beq.n	8007e66 <_dtoa_r+0xae6>
 8007e14:	4649      	mov	r1, r9
 8007e16:	2300      	movs	r3, #0
 8007e18:	220a      	movs	r2, #10
 8007e1a:	4658      	mov	r0, fp
 8007e1c:	f000 f9d6 	bl	80081cc <__multadd>
 8007e20:	42af      	cmp	r7, r5
 8007e22:	4681      	mov	r9, r0
 8007e24:	f04f 0300 	mov.w	r3, #0
 8007e28:	f04f 020a 	mov.w	r2, #10
 8007e2c:	4639      	mov	r1, r7
 8007e2e:	4658      	mov	r0, fp
 8007e30:	d107      	bne.n	8007e42 <_dtoa_r+0xac2>
 8007e32:	f000 f9cb 	bl	80081cc <__multadd>
 8007e36:	4607      	mov	r7, r0
 8007e38:	4605      	mov	r5, r0
 8007e3a:	9b07      	ldr	r3, [sp, #28]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	9307      	str	r3, [sp, #28]
 8007e40:	e774      	b.n	8007d2c <_dtoa_r+0x9ac>
 8007e42:	f000 f9c3 	bl	80081cc <__multadd>
 8007e46:	4629      	mov	r1, r5
 8007e48:	4607      	mov	r7, r0
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	220a      	movs	r2, #10
 8007e4e:	4658      	mov	r0, fp
 8007e50:	f000 f9bc 	bl	80081cc <__multadd>
 8007e54:	4605      	mov	r5, r0
 8007e56:	e7f0      	b.n	8007e3a <_dtoa_r+0xaba>
 8007e58:	9b00      	ldr	r3, [sp, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	bfcc      	ite	gt
 8007e5e:	461e      	movgt	r6, r3
 8007e60:	2601      	movle	r6, #1
 8007e62:	4456      	add	r6, sl
 8007e64:	2700      	movs	r7, #0
 8007e66:	4649      	mov	r1, r9
 8007e68:	2201      	movs	r2, #1
 8007e6a:	4658      	mov	r0, fp
 8007e6c:	f000 fb5a 	bl	8008524 <__lshift>
 8007e70:	4621      	mov	r1, r4
 8007e72:	4681      	mov	r9, r0
 8007e74:	f000 fbc2 	bl	80085fc <__mcmp>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	dcb0      	bgt.n	8007dde <_dtoa_r+0xa5e>
 8007e7c:	d102      	bne.n	8007e84 <_dtoa_r+0xb04>
 8007e7e:	f018 0f01 	tst.w	r8, #1
 8007e82:	d1ac      	bne.n	8007dde <_dtoa_r+0xa5e>
 8007e84:	4633      	mov	r3, r6
 8007e86:	461e      	mov	r6, r3
 8007e88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e8c:	2a30      	cmp	r2, #48	@ 0x30
 8007e8e:	d0fa      	beq.n	8007e86 <_dtoa_r+0xb06>
 8007e90:	e5c2      	b.n	8007a18 <_dtoa_r+0x698>
 8007e92:	459a      	cmp	sl, r3
 8007e94:	d1a4      	bne.n	8007de0 <_dtoa_r+0xa60>
 8007e96:	9b04      	ldr	r3, [sp, #16]
 8007e98:	3301      	adds	r3, #1
 8007e9a:	9304      	str	r3, [sp, #16]
 8007e9c:	2331      	movs	r3, #49	@ 0x31
 8007e9e:	f88a 3000 	strb.w	r3, [sl]
 8007ea2:	e5b9      	b.n	8007a18 <_dtoa_r+0x698>
 8007ea4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ea6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007f04 <_dtoa_r+0xb84>
 8007eaa:	b11b      	cbz	r3, 8007eb4 <_dtoa_r+0xb34>
 8007eac:	f10a 0308 	add.w	r3, sl, #8
 8007eb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007eb2:	6013      	str	r3, [r2, #0]
 8007eb4:	4650      	mov	r0, sl
 8007eb6:	b019      	add	sp, #100	@ 0x64
 8007eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	f77f ae37 	ble.w	8007b32 <_dtoa_r+0x7b2>
 8007ec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ec6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ec8:	2001      	movs	r0, #1
 8007eca:	e655      	b.n	8007b78 <_dtoa_r+0x7f8>
 8007ecc:	9b00      	ldr	r3, [sp, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f77f aed6 	ble.w	8007c80 <_dtoa_r+0x900>
 8007ed4:	4656      	mov	r6, sl
 8007ed6:	4621      	mov	r1, r4
 8007ed8:	4648      	mov	r0, r9
 8007eda:	f7ff f9c8 	bl	800726e <quorem>
 8007ede:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007ee2:	f806 8b01 	strb.w	r8, [r6], #1
 8007ee6:	9b00      	ldr	r3, [sp, #0]
 8007ee8:	eba6 020a 	sub.w	r2, r6, sl
 8007eec:	4293      	cmp	r3, r2
 8007eee:	ddb3      	ble.n	8007e58 <_dtoa_r+0xad8>
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	220a      	movs	r2, #10
 8007ef6:	4658      	mov	r0, fp
 8007ef8:	f000 f968 	bl	80081cc <__multadd>
 8007efc:	4681      	mov	r9, r0
 8007efe:	e7ea      	b.n	8007ed6 <_dtoa_r+0xb56>
 8007f00:	0800a914 	.word	0x0800a914
 8007f04:	0800a898 	.word	0x0800a898

08007f08 <_free_r>:
 8007f08:	b538      	push	{r3, r4, r5, lr}
 8007f0a:	4605      	mov	r5, r0
 8007f0c:	2900      	cmp	r1, #0
 8007f0e:	d041      	beq.n	8007f94 <_free_r+0x8c>
 8007f10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f14:	1f0c      	subs	r4, r1, #4
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	bfb8      	it	lt
 8007f1a:	18e4      	addlt	r4, r4, r3
 8007f1c:	f000 f8e8 	bl	80080f0 <__malloc_lock>
 8007f20:	4a1d      	ldr	r2, [pc, #116]	@ (8007f98 <_free_r+0x90>)
 8007f22:	6813      	ldr	r3, [r2, #0]
 8007f24:	b933      	cbnz	r3, 8007f34 <_free_r+0x2c>
 8007f26:	6063      	str	r3, [r4, #4]
 8007f28:	6014      	str	r4, [r2, #0]
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f30:	f000 b8e4 	b.w	80080fc <__malloc_unlock>
 8007f34:	42a3      	cmp	r3, r4
 8007f36:	d908      	bls.n	8007f4a <_free_r+0x42>
 8007f38:	6820      	ldr	r0, [r4, #0]
 8007f3a:	1821      	adds	r1, r4, r0
 8007f3c:	428b      	cmp	r3, r1
 8007f3e:	bf01      	itttt	eq
 8007f40:	6819      	ldreq	r1, [r3, #0]
 8007f42:	685b      	ldreq	r3, [r3, #4]
 8007f44:	1809      	addeq	r1, r1, r0
 8007f46:	6021      	streq	r1, [r4, #0]
 8007f48:	e7ed      	b.n	8007f26 <_free_r+0x1e>
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	b10b      	cbz	r3, 8007f54 <_free_r+0x4c>
 8007f50:	42a3      	cmp	r3, r4
 8007f52:	d9fa      	bls.n	8007f4a <_free_r+0x42>
 8007f54:	6811      	ldr	r1, [r2, #0]
 8007f56:	1850      	adds	r0, r2, r1
 8007f58:	42a0      	cmp	r0, r4
 8007f5a:	d10b      	bne.n	8007f74 <_free_r+0x6c>
 8007f5c:	6820      	ldr	r0, [r4, #0]
 8007f5e:	4401      	add	r1, r0
 8007f60:	1850      	adds	r0, r2, r1
 8007f62:	4283      	cmp	r3, r0
 8007f64:	6011      	str	r1, [r2, #0]
 8007f66:	d1e0      	bne.n	8007f2a <_free_r+0x22>
 8007f68:	6818      	ldr	r0, [r3, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	6053      	str	r3, [r2, #4]
 8007f6e:	4408      	add	r0, r1
 8007f70:	6010      	str	r0, [r2, #0]
 8007f72:	e7da      	b.n	8007f2a <_free_r+0x22>
 8007f74:	d902      	bls.n	8007f7c <_free_r+0x74>
 8007f76:	230c      	movs	r3, #12
 8007f78:	602b      	str	r3, [r5, #0]
 8007f7a:	e7d6      	b.n	8007f2a <_free_r+0x22>
 8007f7c:	6820      	ldr	r0, [r4, #0]
 8007f7e:	1821      	adds	r1, r4, r0
 8007f80:	428b      	cmp	r3, r1
 8007f82:	bf04      	itt	eq
 8007f84:	6819      	ldreq	r1, [r3, #0]
 8007f86:	685b      	ldreq	r3, [r3, #4]
 8007f88:	6063      	str	r3, [r4, #4]
 8007f8a:	bf04      	itt	eq
 8007f8c:	1809      	addeq	r1, r1, r0
 8007f8e:	6021      	streq	r1, [r4, #0]
 8007f90:	6054      	str	r4, [r2, #4]
 8007f92:	e7ca      	b.n	8007f2a <_free_r+0x22>
 8007f94:	bd38      	pop	{r3, r4, r5, pc}
 8007f96:	bf00      	nop
 8007f98:	20000a5c 	.word	0x20000a5c

08007f9c <malloc>:
 8007f9c:	4b02      	ldr	r3, [pc, #8]	@ (8007fa8 <malloc+0xc>)
 8007f9e:	4601      	mov	r1, r0
 8007fa0:	6818      	ldr	r0, [r3, #0]
 8007fa2:	f000 b825 	b.w	8007ff0 <_malloc_r>
 8007fa6:	bf00      	nop
 8007fa8:	2000002c 	.word	0x2000002c

08007fac <sbrk_aligned>:
 8007fac:	b570      	push	{r4, r5, r6, lr}
 8007fae:	4e0f      	ldr	r6, [pc, #60]	@ (8007fec <sbrk_aligned+0x40>)
 8007fb0:	460c      	mov	r4, r1
 8007fb2:	6831      	ldr	r1, [r6, #0]
 8007fb4:	4605      	mov	r5, r0
 8007fb6:	b911      	cbnz	r1, 8007fbe <sbrk_aligned+0x12>
 8007fb8:	f000 fe46 	bl	8008c48 <_sbrk_r>
 8007fbc:	6030      	str	r0, [r6, #0]
 8007fbe:	4621      	mov	r1, r4
 8007fc0:	4628      	mov	r0, r5
 8007fc2:	f000 fe41 	bl	8008c48 <_sbrk_r>
 8007fc6:	1c43      	adds	r3, r0, #1
 8007fc8:	d103      	bne.n	8007fd2 <sbrk_aligned+0x26>
 8007fca:	f04f 34ff 	mov.w	r4, #4294967295
 8007fce:	4620      	mov	r0, r4
 8007fd0:	bd70      	pop	{r4, r5, r6, pc}
 8007fd2:	1cc4      	adds	r4, r0, #3
 8007fd4:	f024 0403 	bic.w	r4, r4, #3
 8007fd8:	42a0      	cmp	r0, r4
 8007fda:	d0f8      	beq.n	8007fce <sbrk_aligned+0x22>
 8007fdc:	1a21      	subs	r1, r4, r0
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f000 fe32 	bl	8008c48 <_sbrk_r>
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	d1f2      	bne.n	8007fce <sbrk_aligned+0x22>
 8007fe8:	e7ef      	b.n	8007fca <sbrk_aligned+0x1e>
 8007fea:	bf00      	nop
 8007fec:	20000a58 	.word	0x20000a58

08007ff0 <_malloc_r>:
 8007ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff4:	1ccd      	adds	r5, r1, #3
 8007ff6:	f025 0503 	bic.w	r5, r5, #3
 8007ffa:	3508      	adds	r5, #8
 8007ffc:	2d0c      	cmp	r5, #12
 8007ffe:	bf38      	it	cc
 8008000:	250c      	movcc	r5, #12
 8008002:	2d00      	cmp	r5, #0
 8008004:	4606      	mov	r6, r0
 8008006:	db01      	blt.n	800800c <_malloc_r+0x1c>
 8008008:	42a9      	cmp	r1, r5
 800800a:	d904      	bls.n	8008016 <_malloc_r+0x26>
 800800c:	230c      	movs	r3, #12
 800800e:	6033      	str	r3, [r6, #0]
 8008010:	2000      	movs	r0, #0
 8008012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008016:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80080ec <_malloc_r+0xfc>
 800801a:	f000 f869 	bl	80080f0 <__malloc_lock>
 800801e:	f8d8 3000 	ldr.w	r3, [r8]
 8008022:	461c      	mov	r4, r3
 8008024:	bb44      	cbnz	r4, 8008078 <_malloc_r+0x88>
 8008026:	4629      	mov	r1, r5
 8008028:	4630      	mov	r0, r6
 800802a:	f7ff ffbf 	bl	8007fac <sbrk_aligned>
 800802e:	1c43      	adds	r3, r0, #1
 8008030:	4604      	mov	r4, r0
 8008032:	d158      	bne.n	80080e6 <_malloc_r+0xf6>
 8008034:	f8d8 4000 	ldr.w	r4, [r8]
 8008038:	4627      	mov	r7, r4
 800803a:	2f00      	cmp	r7, #0
 800803c:	d143      	bne.n	80080c6 <_malloc_r+0xd6>
 800803e:	2c00      	cmp	r4, #0
 8008040:	d04b      	beq.n	80080da <_malloc_r+0xea>
 8008042:	6823      	ldr	r3, [r4, #0]
 8008044:	4639      	mov	r1, r7
 8008046:	4630      	mov	r0, r6
 8008048:	eb04 0903 	add.w	r9, r4, r3
 800804c:	f000 fdfc 	bl	8008c48 <_sbrk_r>
 8008050:	4581      	cmp	r9, r0
 8008052:	d142      	bne.n	80080da <_malloc_r+0xea>
 8008054:	6821      	ldr	r1, [r4, #0]
 8008056:	1a6d      	subs	r5, r5, r1
 8008058:	4629      	mov	r1, r5
 800805a:	4630      	mov	r0, r6
 800805c:	f7ff ffa6 	bl	8007fac <sbrk_aligned>
 8008060:	3001      	adds	r0, #1
 8008062:	d03a      	beq.n	80080da <_malloc_r+0xea>
 8008064:	6823      	ldr	r3, [r4, #0]
 8008066:	442b      	add	r3, r5
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	f8d8 3000 	ldr.w	r3, [r8]
 800806e:	685a      	ldr	r2, [r3, #4]
 8008070:	bb62      	cbnz	r2, 80080cc <_malloc_r+0xdc>
 8008072:	f8c8 7000 	str.w	r7, [r8]
 8008076:	e00f      	b.n	8008098 <_malloc_r+0xa8>
 8008078:	6822      	ldr	r2, [r4, #0]
 800807a:	1b52      	subs	r2, r2, r5
 800807c:	d420      	bmi.n	80080c0 <_malloc_r+0xd0>
 800807e:	2a0b      	cmp	r2, #11
 8008080:	d917      	bls.n	80080b2 <_malloc_r+0xc2>
 8008082:	1961      	adds	r1, r4, r5
 8008084:	42a3      	cmp	r3, r4
 8008086:	6025      	str	r5, [r4, #0]
 8008088:	bf18      	it	ne
 800808a:	6059      	strne	r1, [r3, #4]
 800808c:	6863      	ldr	r3, [r4, #4]
 800808e:	bf08      	it	eq
 8008090:	f8c8 1000 	streq.w	r1, [r8]
 8008094:	5162      	str	r2, [r4, r5]
 8008096:	604b      	str	r3, [r1, #4]
 8008098:	4630      	mov	r0, r6
 800809a:	f000 f82f 	bl	80080fc <__malloc_unlock>
 800809e:	f104 000b 	add.w	r0, r4, #11
 80080a2:	1d23      	adds	r3, r4, #4
 80080a4:	f020 0007 	bic.w	r0, r0, #7
 80080a8:	1ac2      	subs	r2, r0, r3
 80080aa:	bf1c      	itt	ne
 80080ac:	1a1b      	subne	r3, r3, r0
 80080ae:	50a3      	strne	r3, [r4, r2]
 80080b0:	e7af      	b.n	8008012 <_malloc_r+0x22>
 80080b2:	6862      	ldr	r2, [r4, #4]
 80080b4:	42a3      	cmp	r3, r4
 80080b6:	bf0c      	ite	eq
 80080b8:	f8c8 2000 	streq.w	r2, [r8]
 80080bc:	605a      	strne	r2, [r3, #4]
 80080be:	e7eb      	b.n	8008098 <_malloc_r+0xa8>
 80080c0:	4623      	mov	r3, r4
 80080c2:	6864      	ldr	r4, [r4, #4]
 80080c4:	e7ae      	b.n	8008024 <_malloc_r+0x34>
 80080c6:	463c      	mov	r4, r7
 80080c8:	687f      	ldr	r7, [r7, #4]
 80080ca:	e7b6      	b.n	800803a <_malloc_r+0x4a>
 80080cc:	461a      	mov	r2, r3
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	42a3      	cmp	r3, r4
 80080d2:	d1fb      	bne.n	80080cc <_malloc_r+0xdc>
 80080d4:	2300      	movs	r3, #0
 80080d6:	6053      	str	r3, [r2, #4]
 80080d8:	e7de      	b.n	8008098 <_malloc_r+0xa8>
 80080da:	230c      	movs	r3, #12
 80080dc:	6033      	str	r3, [r6, #0]
 80080de:	4630      	mov	r0, r6
 80080e0:	f000 f80c 	bl	80080fc <__malloc_unlock>
 80080e4:	e794      	b.n	8008010 <_malloc_r+0x20>
 80080e6:	6005      	str	r5, [r0, #0]
 80080e8:	e7d6      	b.n	8008098 <_malloc_r+0xa8>
 80080ea:	bf00      	nop
 80080ec:	20000a5c 	.word	0x20000a5c

080080f0 <__malloc_lock>:
 80080f0:	4801      	ldr	r0, [pc, #4]	@ (80080f8 <__malloc_lock+0x8>)
 80080f2:	f7ff b8ac 	b.w	800724e <__retarget_lock_acquire_recursive>
 80080f6:	bf00      	nop
 80080f8:	20000a54 	.word	0x20000a54

080080fc <__malloc_unlock>:
 80080fc:	4801      	ldr	r0, [pc, #4]	@ (8008104 <__malloc_unlock+0x8>)
 80080fe:	f7ff b8a7 	b.w	8007250 <__retarget_lock_release_recursive>
 8008102:	bf00      	nop
 8008104:	20000a54 	.word	0x20000a54

08008108 <_Balloc>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	69c6      	ldr	r6, [r0, #28]
 800810c:	4604      	mov	r4, r0
 800810e:	460d      	mov	r5, r1
 8008110:	b976      	cbnz	r6, 8008130 <_Balloc+0x28>
 8008112:	2010      	movs	r0, #16
 8008114:	f7ff ff42 	bl	8007f9c <malloc>
 8008118:	4602      	mov	r2, r0
 800811a:	61e0      	str	r0, [r4, #28]
 800811c:	b920      	cbnz	r0, 8008128 <_Balloc+0x20>
 800811e:	4b18      	ldr	r3, [pc, #96]	@ (8008180 <_Balloc+0x78>)
 8008120:	4818      	ldr	r0, [pc, #96]	@ (8008184 <_Balloc+0x7c>)
 8008122:	216b      	movs	r1, #107	@ 0x6b
 8008124:	f000 fda0 	bl	8008c68 <__assert_func>
 8008128:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800812c:	6006      	str	r6, [r0, #0]
 800812e:	60c6      	str	r6, [r0, #12]
 8008130:	69e6      	ldr	r6, [r4, #28]
 8008132:	68f3      	ldr	r3, [r6, #12]
 8008134:	b183      	cbz	r3, 8008158 <_Balloc+0x50>
 8008136:	69e3      	ldr	r3, [r4, #28]
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800813e:	b9b8      	cbnz	r0, 8008170 <_Balloc+0x68>
 8008140:	2101      	movs	r1, #1
 8008142:	fa01 f605 	lsl.w	r6, r1, r5
 8008146:	1d72      	adds	r2, r6, #5
 8008148:	0092      	lsls	r2, r2, #2
 800814a:	4620      	mov	r0, r4
 800814c:	f000 fdaa 	bl	8008ca4 <_calloc_r>
 8008150:	b160      	cbz	r0, 800816c <_Balloc+0x64>
 8008152:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008156:	e00e      	b.n	8008176 <_Balloc+0x6e>
 8008158:	2221      	movs	r2, #33	@ 0x21
 800815a:	2104      	movs	r1, #4
 800815c:	4620      	mov	r0, r4
 800815e:	f000 fda1 	bl	8008ca4 <_calloc_r>
 8008162:	69e3      	ldr	r3, [r4, #28]
 8008164:	60f0      	str	r0, [r6, #12]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e4      	bne.n	8008136 <_Balloc+0x2e>
 800816c:	2000      	movs	r0, #0
 800816e:	bd70      	pop	{r4, r5, r6, pc}
 8008170:	6802      	ldr	r2, [r0, #0]
 8008172:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008176:	2300      	movs	r3, #0
 8008178:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800817c:	e7f7      	b.n	800816e <_Balloc+0x66>
 800817e:	bf00      	nop
 8008180:	0800a8a5 	.word	0x0800a8a5
 8008184:	0800a925 	.word	0x0800a925

08008188 <_Bfree>:
 8008188:	b570      	push	{r4, r5, r6, lr}
 800818a:	69c6      	ldr	r6, [r0, #28]
 800818c:	4605      	mov	r5, r0
 800818e:	460c      	mov	r4, r1
 8008190:	b976      	cbnz	r6, 80081b0 <_Bfree+0x28>
 8008192:	2010      	movs	r0, #16
 8008194:	f7ff ff02 	bl	8007f9c <malloc>
 8008198:	4602      	mov	r2, r0
 800819a:	61e8      	str	r0, [r5, #28]
 800819c:	b920      	cbnz	r0, 80081a8 <_Bfree+0x20>
 800819e:	4b09      	ldr	r3, [pc, #36]	@ (80081c4 <_Bfree+0x3c>)
 80081a0:	4809      	ldr	r0, [pc, #36]	@ (80081c8 <_Bfree+0x40>)
 80081a2:	218f      	movs	r1, #143	@ 0x8f
 80081a4:	f000 fd60 	bl	8008c68 <__assert_func>
 80081a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081ac:	6006      	str	r6, [r0, #0]
 80081ae:	60c6      	str	r6, [r0, #12]
 80081b0:	b13c      	cbz	r4, 80081c2 <_Bfree+0x3a>
 80081b2:	69eb      	ldr	r3, [r5, #28]
 80081b4:	6862      	ldr	r2, [r4, #4]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081bc:	6021      	str	r1, [r4, #0]
 80081be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081c2:	bd70      	pop	{r4, r5, r6, pc}
 80081c4:	0800a8a5 	.word	0x0800a8a5
 80081c8:	0800a925 	.word	0x0800a925

080081cc <__multadd>:
 80081cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d0:	690d      	ldr	r5, [r1, #16]
 80081d2:	4607      	mov	r7, r0
 80081d4:	460c      	mov	r4, r1
 80081d6:	461e      	mov	r6, r3
 80081d8:	f101 0c14 	add.w	ip, r1, #20
 80081dc:	2000      	movs	r0, #0
 80081de:	f8dc 3000 	ldr.w	r3, [ip]
 80081e2:	b299      	uxth	r1, r3
 80081e4:	fb02 6101 	mla	r1, r2, r1, r6
 80081e8:	0c1e      	lsrs	r6, r3, #16
 80081ea:	0c0b      	lsrs	r3, r1, #16
 80081ec:	fb02 3306 	mla	r3, r2, r6, r3
 80081f0:	b289      	uxth	r1, r1
 80081f2:	3001      	adds	r0, #1
 80081f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081f8:	4285      	cmp	r5, r0
 80081fa:	f84c 1b04 	str.w	r1, [ip], #4
 80081fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008202:	dcec      	bgt.n	80081de <__multadd+0x12>
 8008204:	b30e      	cbz	r6, 800824a <__multadd+0x7e>
 8008206:	68a3      	ldr	r3, [r4, #8]
 8008208:	42ab      	cmp	r3, r5
 800820a:	dc19      	bgt.n	8008240 <__multadd+0x74>
 800820c:	6861      	ldr	r1, [r4, #4]
 800820e:	4638      	mov	r0, r7
 8008210:	3101      	adds	r1, #1
 8008212:	f7ff ff79 	bl	8008108 <_Balloc>
 8008216:	4680      	mov	r8, r0
 8008218:	b928      	cbnz	r0, 8008226 <__multadd+0x5a>
 800821a:	4602      	mov	r2, r0
 800821c:	4b0c      	ldr	r3, [pc, #48]	@ (8008250 <__multadd+0x84>)
 800821e:	480d      	ldr	r0, [pc, #52]	@ (8008254 <__multadd+0x88>)
 8008220:	21ba      	movs	r1, #186	@ 0xba
 8008222:	f000 fd21 	bl	8008c68 <__assert_func>
 8008226:	6922      	ldr	r2, [r4, #16]
 8008228:	3202      	adds	r2, #2
 800822a:	f104 010c 	add.w	r1, r4, #12
 800822e:	0092      	lsls	r2, r2, #2
 8008230:	300c      	adds	r0, #12
 8008232:	f7ff f80e 	bl	8007252 <memcpy>
 8008236:	4621      	mov	r1, r4
 8008238:	4638      	mov	r0, r7
 800823a:	f7ff ffa5 	bl	8008188 <_Bfree>
 800823e:	4644      	mov	r4, r8
 8008240:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008244:	3501      	adds	r5, #1
 8008246:	615e      	str	r6, [r3, #20]
 8008248:	6125      	str	r5, [r4, #16]
 800824a:	4620      	mov	r0, r4
 800824c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008250:	0800a914 	.word	0x0800a914
 8008254:	0800a925 	.word	0x0800a925

08008258 <__hi0bits>:
 8008258:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800825c:	4603      	mov	r3, r0
 800825e:	bf36      	itet	cc
 8008260:	0403      	lslcc	r3, r0, #16
 8008262:	2000      	movcs	r0, #0
 8008264:	2010      	movcc	r0, #16
 8008266:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800826a:	bf3c      	itt	cc
 800826c:	021b      	lslcc	r3, r3, #8
 800826e:	3008      	addcc	r0, #8
 8008270:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008274:	bf3c      	itt	cc
 8008276:	011b      	lslcc	r3, r3, #4
 8008278:	3004      	addcc	r0, #4
 800827a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800827e:	bf3c      	itt	cc
 8008280:	009b      	lslcc	r3, r3, #2
 8008282:	3002      	addcc	r0, #2
 8008284:	2b00      	cmp	r3, #0
 8008286:	db05      	blt.n	8008294 <__hi0bits+0x3c>
 8008288:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800828c:	f100 0001 	add.w	r0, r0, #1
 8008290:	bf08      	it	eq
 8008292:	2020      	moveq	r0, #32
 8008294:	4770      	bx	lr

08008296 <__lo0bits>:
 8008296:	6803      	ldr	r3, [r0, #0]
 8008298:	4602      	mov	r2, r0
 800829a:	f013 0007 	ands.w	r0, r3, #7
 800829e:	d00b      	beq.n	80082b8 <__lo0bits+0x22>
 80082a0:	07d9      	lsls	r1, r3, #31
 80082a2:	d421      	bmi.n	80082e8 <__lo0bits+0x52>
 80082a4:	0798      	lsls	r0, r3, #30
 80082a6:	bf49      	itett	mi
 80082a8:	085b      	lsrmi	r3, r3, #1
 80082aa:	089b      	lsrpl	r3, r3, #2
 80082ac:	2001      	movmi	r0, #1
 80082ae:	6013      	strmi	r3, [r2, #0]
 80082b0:	bf5c      	itt	pl
 80082b2:	6013      	strpl	r3, [r2, #0]
 80082b4:	2002      	movpl	r0, #2
 80082b6:	4770      	bx	lr
 80082b8:	b299      	uxth	r1, r3
 80082ba:	b909      	cbnz	r1, 80082c0 <__lo0bits+0x2a>
 80082bc:	0c1b      	lsrs	r3, r3, #16
 80082be:	2010      	movs	r0, #16
 80082c0:	b2d9      	uxtb	r1, r3
 80082c2:	b909      	cbnz	r1, 80082c8 <__lo0bits+0x32>
 80082c4:	3008      	adds	r0, #8
 80082c6:	0a1b      	lsrs	r3, r3, #8
 80082c8:	0719      	lsls	r1, r3, #28
 80082ca:	bf04      	itt	eq
 80082cc:	091b      	lsreq	r3, r3, #4
 80082ce:	3004      	addeq	r0, #4
 80082d0:	0799      	lsls	r1, r3, #30
 80082d2:	bf04      	itt	eq
 80082d4:	089b      	lsreq	r3, r3, #2
 80082d6:	3002      	addeq	r0, #2
 80082d8:	07d9      	lsls	r1, r3, #31
 80082da:	d403      	bmi.n	80082e4 <__lo0bits+0x4e>
 80082dc:	085b      	lsrs	r3, r3, #1
 80082de:	f100 0001 	add.w	r0, r0, #1
 80082e2:	d003      	beq.n	80082ec <__lo0bits+0x56>
 80082e4:	6013      	str	r3, [r2, #0]
 80082e6:	4770      	bx	lr
 80082e8:	2000      	movs	r0, #0
 80082ea:	4770      	bx	lr
 80082ec:	2020      	movs	r0, #32
 80082ee:	4770      	bx	lr

080082f0 <__i2b>:
 80082f0:	b510      	push	{r4, lr}
 80082f2:	460c      	mov	r4, r1
 80082f4:	2101      	movs	r1, #1
 80082f6:	f7ff ff07 	bl	8008108 <_Balloc>
 80082fa:	4602      	mov	r2, r0
 80082fc:	b928      	cbnz	r0, 800830a <__i2b+0x1a>
 80082fe:	4b05      	ldr	r3, [pc, #20]	@ (8008314 <__i2b+0x24>)
 8008300:	4805      	ldr	r0, [pc, #20]	@ (8008318 <__i2b+0x28>)
 8008302:	f240 1145 	movw	r1, #325	@ 0x145
 8008306:	f000 fcaf 	bl	8008c68 <__assert_func>
 800830a:	2301      	movs	r3, #1
 800830c:	6144      	str	r4, [r0, #20]
 800830e:	6103      	str	r3, [r0, #16]
 8008310:	bd10      	pop	{r4, pc}
 8008312:	bf00      	nop
 8008314:	0800a914 	.word	0x0800a914
 8008318:	0800a925 	.word	0x0800a925

0800831c <__multiply>:
 800831c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008320:	4614      	mov	r4, r2
 8008322:	690a      	ldr	r2, [r1, #16]
 8008324:	6923      	ldr	r3, [r4, #16]
 8008326:	429a      	cmp	r2, r3
 8008328:	bfa8      	it	ge
 800832a:	4623      	movge	r3, r4
 800832c:	460f      	mov	r7, r1
 800832e:	bfa4      	itt	ge
 8008330:	460c      	movge	r4, r1
 8008332:	461f      	movge	r7, r3
 8008334:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008338:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800833c:	68a3      	ldr	r3, [r4, #8]
 800833e:	6861      	ldr	r1, [r4, #4]
 8008340:	eb0a 0609 	add.w	r6, sl, r9
 8008344:	42b3      	cmp	r3, r6
 8008346:	b085      	sub	sp, #20
 8008348:	bfb8      	it	lt
 800834a:	3101      	addlt	r1, #1
 800834c:	f7ff fedc 	bl	8008108 <_Balloc>
 8008350:	b930      	cbnz	r0, 8008360 <__multiply+0x44>
 8008352:	4602      	mov	r2, r0
 8008354:	4b44      	ldr	r3, [pc, #272]	@ (8008468 <__multiply+0x14c>)
 8008356:	4845      	ldr	r0, [pc, #276]	@ (800846c <__multiply+0x150>)
 8008358:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800835c:	f000 fc84 	bl	8008c68 <__assert_func>
 8008360:	f100 0514 	add.w	r5, r0, #20
 8008364:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008368:	462b      	mov	r3, r5
 800836a:	2200      	movs	r2, #0
 800836c:	4543      	cmp	r3, r8
 800836e:	d321      	bcc.n	80083b4 <__multiply+0x98>
 8008370:	f107 0114 	add.w	r1, r7, #20
 8008374:	f104 0214 	add.w	r2, r4, #20
 8008378:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800837c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008380:	9302      	str	r3, [sp, #8]
 8008382:	1b13      	subs	r3, r2, r4
 8008384:	3b15      	subs	r3, #21
 8008386:	f023 0303 	bic.w	r3, r3, #3
 800838a:	3304      	adds	r3, #4
 800838c:	f104 0715 	add.w	r7, r4, #21
 8008390:	42ba      	cmp	r2, r7
 8008392:	bf38      	it	cc
 8008394:	2304      	movcc	r3, #4
 8008396:	9301      	str	r3, [sp, #4]
 8008398:	9b02      	ldr	r3, [sp, #8]
 800839a:	9103      	str	r1, [sp, #12]
 800839c:	428b      	cmp	r3, r1
 800839e:	d80c      	bhi.n	80083ba <__multiply+0x9e>
 80083a0:	2e00      	cmp	r6, #0
 80083a2:	dd03      	ble.n	80083ac <__multiply+0x90>
 80083a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d05b      	beq.n	8008464 <__multiply+0x148>
 80083ac:	6106      	str	r6, [r0, #16]
 80083ae:	b005      	add	sp, #20
 80083b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b4:	f843 2b04 	str.w	r2, [r3], #4
 80083b8:	e7d8      	b.n	800836c <__multiply+0x50>
 80083ba:	f8b1 a000 	ldrh.w	sl, [r1]
 80083be:	f1ba 0f00 	cmp.w	sl, #0
 80083c2:	d024      	beq.n	800840e <__multiply+0xf2>
 80083c4:	f104 0e14 	add.w	lr, r4, #20
 80083c8:	46a9      	mov	r9, r5
 80083ca:	f04f 0c00 	mov.w	ip, #0
 80083ce:	f85e 7b04 	ldr.w	r7, [lr], #4
 80083d2:	f8d9 3000 	ldr.w	r3, [r9]
 80083d6:	fa1f fb87 	uxth.w	fp, r7
 80083da:	b29b      	uxth	r3, r3
 80083dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80083e0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80083e4:	f8d9 7000 	ldr.w	r7, [r9]
 80083e8:	4463      	add	r3, ip
 80083ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80083ee:	fb0a c70b 	mla	r7, sl, fp, ip
 80083f2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80083fc:	4572      	cmp	r2, lr
 80083fe:	f849 3b04 	str.w	r3, [r9], #4
 8008402:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008406:	d8e2      	bhi.n	80083ce <__multiply+0xb2>
 8008408:	9b01      	ldr	r3, [sp, #4]
 800840a:	f845 c003 	str.w	ip, [r5, r3]
 800840e:	9b03      	ldr	r3, [sp, #12]
 8008410:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008414:	3104      	adds	r1, #4
 8008416:	f1b9 0f00 	cmp.w	r9, #0
 800841a:	d021      	beq.n	8008460 <__multiply+0x144>
 800841c:	682b      	ldr	r3, [r5, #0]
 800841e:	f104 0c14 	add.w	ip, r4, #20
 8008422:	46ae      	mov	lr, r5
 8008424:	f04f 0a00 	mov.w	sl, #0
 8008428:	f8bc b000 	ldrh.w	fp, [ip]
 800842c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008430:	fb09 770b 	mla	r7, r9, fp, r7
 8008434:	4457      	add	r7, sl
 8008436:	b29b      	uxth	r3, r3
 8008438:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800843c:	f84e 3b04 	str.w	r3, [lr], #4
 8008440:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008444:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008448:	f8be 3000 	ldrh.w	r3, [lr]
 800844c:	fb09 330a 	mla	r3, r9, sl, r3
 8008450:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008454:	4562      	cmp	r2, ip
 8008456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800845a:	d8e5      	bhi.n	8008428 <__multiply+0x10c>
 800845c:	9f01      	ldr	r7, [sp, #4]
 800845e:	51eb      	str	r3, [r5, r7]
 8008460:	3504      	adds	r5, #4
 8008462:	e799      	b.n	8008398 <__multiply+0x7c>
 8008464:	3e01      	subs	r6, #1
 8008466:	e79b      	b.n	80083a0 <__multiply+0x84>
 8008468:	0800a914 	.word	0x0800a914
 800846c:	0800a925 	.word	0x0800a925

08008470 <__pow5mult>:
 8008470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008474:	4615      	mov	r5, r2
 8008476:	f012 0203 	ands.w	r2, r2, #3
 800847a:	4607      	mov	r7, r0
 800847c:	460e      	mov	r6, r1
 800847e:	d007      	beq.n	8008490 <__pow5mult+0x20>
 8008480:	4c25      	ldr	r4, [pc, #148]	@ (8008518 <__pow5mult+0xa8>)
 8008482:	3a01      	subs	r2, #1
 8008484:	2300      	movs	r3, #0
 8008486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800848a:	f7ff fe9f 	bl	80081cc <__multadd>
 800848e:	4606      	mov	r6, r0
 8008490:	10ad      	asrs	r5, r5, #2
 8008492:	d03d      	beq.n	8008510 <__pow5mult+0xa0>
 8008494:	69fc      	ldr	r4, [r7, #28]
 8008496:	b97c      	cbnz	r4, 80084b8 <__pow5mult+0x48>
 8008498:	2010      	movs	r0, #16
 800849a:	f7ff fd7f 	bl	8007f9c <malloc>
 800849e:	4602      	mov	r2, r0
 80084a0:	61f8      	str	r0, [r7, #28]
 80084a2:	b928      	cbnz	r0, 80084b0 <__pow5mult+0x40>
 80084a4:	4b1d      	ldr	r3, [pc, #116]	@ (800851c <__pow5mult+0xac>)
 80084a6:	481e      	ldr	r0, [pc, #120]	@ (8008520 <__pow5mult+0xb0>)
 80084a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80084ac:	f000 fbdc 	bl	8008c68 <__assert_func>
 80084b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084b4:	6004      	str	r4, [r0, #0]
 80084b6:	60c4      	str	r4, [r0, #12]
 80084b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80084bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084c0:	b94c      	cbnz	r4, 80084d6 <__pow5mult+0x66>
 80084c2:	f240 2171 	movw	r1, #625	@ 0x271
 80084c6:	4638      	mov	r0, r7
 80084c8:	f7ff ff12 	bl	80082f0 <__i2b>
 80084cc:	2300      	movs	r3, #0
 80084ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80084d2:	4604      	mov	r4, r0
 80084d4:	6003      	str	r3, [r0, #0]
 80084d6:	f04f 0900 	mov.w	r9, #0
 80084da:	07eb      	lsls	r3, r5, #31
 80084dc:	d50a      	bpl.n	80084f4 <__pow5mult+0x84>
 80084de:	4631      	mov	r1, r6
 80084e0:	4622      	mov	r2, r4
 80084e2:	4638      	mov	r0, r7
 80084e4:	f7ff ff1a 	bl	800831c <__multiply>
 80084e8:	4631      	mov	r1, r6
 80084ea:	4680      	mov	r8, r0
 80084ec:	4638      	mov	r0, r7
 80084ee:	f7ff fe4b 	bl	8008188 <_Bfree>
 80084f2:	4646      	mov	r6, r8
 80084f4:	106d      	asrs	r5, r5, #1
 80084f6:	d00b      	beq.n	8008510 <__pow5mult+0xa0>
 80084f8:	6820      	ldr	r0, [r4, #0]
 80084fa:	b938      	cbnz	r0, 800850c <__pow5mult+0x9c>
 80084fc:	4622      	mov	r2, r4
 80084fe:	4621      	mov	r1, r4
 8008500:	4638      	mov	r0, r7
 8008502:	f7ff ff0b 	bl	800831c <__multiply>
 8008506:	6020      	str	r0, [r4, #0]
 8008508:	f8c0 9000 	str.w	r9, [r0]
 800850c:	4604      	mov	r4, r0
 800850e:	e7e4      	b.n	80084da <__pow5mult+0x6a>
 8008510:	4630      	mov	r0, r6
 8008512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008516:	bf00      	nop
 8008518:	0800a980 	.word	0x0800a980
 800851c:	0800a8a5 	.word	0x0800a8a5
 8008520:	0800a925 	.word	0x0800a925

08008524 <__lshift>:
 8008524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	460c      	mov	r4, r1
 800852a:	6849      	ldr	r1, [r1, #4]
 800852c:	6923      	ldr	r3, [r4, #16]
 800852e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008532:	68a3      	ldr	r3, [r4, #8]
 8008534:	4607      	mov	r7, r0
 8008536:	4691      	mov	r9, r2
 8008538:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800853c:	f108 0601 	add.w	r6, r8, #1
 8008540:	42b3      	cmp	r3, r6
 8008542:	db0b      	blt.n	800855c <__lshift+0x38>
 8008544:	4638      	mov	r0, r7
 8008546:	f7ff fddf 	bl	8008108 <_Balloc>
 800854a:	4605      	mov	r5, r0
 800854c:	b948      	cbnz	r0, 8008562 <__lshift+0x3e>
 800854e:	4602      	mov	r2, r0
 8008550:	4b28      	ldr	r3, [pc, #160]	@ (80085f4 <__lshift+0xd0>)
 8008552:	4829      	ldr	r0, [pc, #164]	@ (80085f8 <__lshift+0xd4>)
 8008554:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008558:	f000 fb86 	bl	8008c68 <__assert_func>
 800855c:	3101      	adds	r1, #1
 800855e:	005b      	lsls	r3, r3, #1
 8008560:	e7ee      	b.n	8008540 <__lshift+0x1c>
 8008562:	2300      	movs	r3, #0
 8008564:	f100 0114 	add.w	r1, r0, #20
 8008568:	f100 0210 	add.w	r2, r0, #16
 800856c:	4618      	mov	r0, r3
 800856e:	4553      	cmp	r3, sl
 8008570:	db33      	blt.n	80085da <__lshift+0xb6>
 8008572:	6920      	ldr	r0, [r4, #16]
 8008574:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008578:	f104 0314 	add.w	r3, r4, #20
 800857c:	f019 091f 	ands.w	r9, r9, #31
 8008580:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008584:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008588:	d02b      	beq.n	80085e2 <__lshift+0xbe>
 800858a:	f1c9 0e20 	rsb	lr, r9, #32
 800858e:	468a      	mov	sl, r1
 8008590:	2200      	movs	r2, #0
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	fa00 f009 	lsl.w	r0, r0, r9
 8008598:	4310      	orrs	r0, r2
 800859a:	f84a 0b04 	str.w	r0, [sl], #4
 800859e:	f853 2b04 	ldr.w	r2, [r3], #4
 80085a2:	459c      	cmp	ip, r3
 80085a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80085a8:	d8f3      	bhi.n	8008592 <__lshift+0x6e>
 80085aa:	ebac 0304 	sub.w	r3, ip, r4
 80085ae:	3b15      	subs	r3, #21
 80085b0:	f023 0303 	bic.w	r3, r3, #3
 80085b4:	3304      	adds	r3, #4
 80085b6:	f104 0015 	add.w	r0, r4, #21
 80085ba:	4584      	cmp	ip, r0
 80085bc:	bf38      	it	cc
 80085be:	2304      	movcc	r3, #4
 80085c0:	50ca      	str	r2, [r1, r3]
 80085c2:	b10a      	cbz	r2, 80085c8 <__lshift+0xa4>
 80085c4:	f108 0602 	add.w	r6, r8, #2
 80085c8:	3e01      	subs	r6, #1
 80085ca:	4638      	mov	r0, r7
 80085cc:	612e      	str	r6, [r5, #16]
 80085ce:	4621      	mov	r1, r4
 80085d0:	f7ff fdda 	bl	8008188 <_Bfree>
 80085d4:	4628      	mov	r0, r5
 80085d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085da:	f842 0f04 	str.w	r0, [r2, #4]!
 80085de:	3301      	adds	r3, #1
 80085e0:	e7c5      	b.n	800856e <__lshift+0x4a>
 80085e2:	3904      	subs	r1, #4
 80085e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80085e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80085ec:	459c      	cmp	ip, r3
 80085ee:	d8f9      	bhi.n	80085e4 <__lshift+0xc0>
 80085f0:	e7ea      	b.n	80085c8 <__lshift+0xa4>
 80085f2:	bf00      	nop
 80085f4:	0800a914 	.word	0x0800a914
 80085f8:	0800a925 	.word	0x0800a925

080085fc <__mcmp>:
 80085fc:	690a      	ldr	r2, [r1, #16]
 80085fe:	4603      	mov	r3, r0
 8008600:	6900      	ldr	r0, [r0, #16]
 8008602:	1a80      	subs	r0, r0, r2
 8008604:	b530      	push	{r4, r5, lr}
 8008606:	d10e      	bne.n	8008626 <__mcmp+0x2a>
 8008608:	3314      	adds	r3, #20
 800860a:	3114      	adds	r1, #20
 800860c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008610:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800861c:	4295      	cmp	r5, r2
 800861e:	d003      	beq.n	8008628 <__mcmp+0x2c>
 8008620:	d205      	bcs.n	800862e <__mcmp+0x32>
 8008622:	f04f 30ff 	mov.w	r0, #4294967295
 8008626:	bd30      	pop	{r4, r5, pc}
 8008628:	42a3      	cmp	r3, r4
 800862a:	d3f3      	bcc.n	8008614 <__mcmp+0x18>
 800862c:	e7fb      	b.n	8008626 <__mcmp+0x2a>
 800862e:	2001      	movs	r0, #1
 8008630:	e7f9      	b.n	8008626 <__mcmp+0x2a>
	...

08008634 <__mdiff>:
 8008634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	4689      	mov	r9, r1
 800863a:	4606      	mov	r6, r0
 800863c:	4611      	mov	r1, r2
 800863e:	4648      	mov	r0, r9
 8008640:	4614      	mov	r4, r2
 8008642:	f7ff ffdb 	bl	80085fc <__mcmp>
 8008646:	1e05      	subs	r5, r0, #0
 8008648:	d112      	bne.n	8008670 <__mdiff+0x3c>
 800864a:	4629      	mov	r1, r5
 800864c:	4630      	mov	r0, r6
 800864e:	f7ff fd5b 	bl	8008108 <_Balloc>
 8008652:	4602      	mov	r2, r0
 8008654:	b928      	cbnz	r0, 8008662 <__mdiff+0x2e>
 8008656:	4b3f      	ldr	r3, [pc, #252]	@ (8008754 <__mdiff+0x120>)
 8008658:	f240 2137 	movw	r1, #567	@ 0x237
 800865c:	483e      	ldr	r0, [pc, #248]	@ (8008758 <__mdiff+0x124>)
 800865e:	f000 fb03 	bl	8008c68 <__assert_func>
 8008662:	2301      	movs	r3, #1
 8008664:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008668:	4610      	mov	r0, r2
 800866a:	b003      	add	sp, #12
 800866c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008670:	bfbc      	itt	lt
 8008672:	464b      	movlt	r3, r9
 8008674:	46a1      	movlt	r9, r4
 8008676:	4630      	mov	r0, r6
 8008678:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800867c:	bfba      	itte	lt
 800867e:	461c      	movlt	r4, r3
 8008680:	2501      	movlt	r5, #1
 8008682:	2500      	movge	r5, #0
 8008684:	f7ff fd40 	bl	8008108 <_Balloc>
 8008688:	4602      	mov	r2, r0
 800868a:	b918      	cbnz	r0, 8008694 <__mdiff+0x60>
 800868c:	4b31      	ldr	r3, [pc, #196]	@ (8008754 <__mdiff+0x120>)
 800868e:	f240 2145 	movw	r1, #581	@ 0x245
 8008692:	e7e3      	b.n	800865c <__mdiff+0x28>
 8008694:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008698:	6926      	ldr	r6, [r4, #16]
 800869a:	60c5      	str	r5, [r0, #12]
 800869c:	f109 0310 	add.w	r3, r9, #16
 80086a0:	f109 0514 	add.w	r5, r9, #20
 80086a4:	f104 0e14 	add.w	lr, r4, #20
 80086a8:	f100 0b14 	add.w	fp, r0, #20
 80086ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80086b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80086b4:	9301      	str	r3, [sp, #4]
 80086b6:	46d9      	mov	r9, fp
 80086b8:	f04f 0c00 	mov.w	ip, #0
 80086bc:	9b01      	ldr	r3, [sp, #4]
 80086be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80086c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80086c6:	9301      	str	r3, [sp, #4]
 80086c8:	fa1f f38a 	uxth.w	r3, sl
 80086cc:	4619      	mov	r1, r3
 80086ce:	b283      	uxth	r3, r0
 80086d0:	1acb      	subs	r3, r1, r3
 80086d2:	0c00      	lsrs	r0, r0, #16
 80086d4:	4463      	add	r3, ip
 80086d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80086da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80086de:	b29b      	uxth	r3, r3
 80086e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80086e4:	4576      	cmp	r6, lr
 80086e6:	f849 3b04 	str.w	r3, [r9], #4
 80086ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086ee:	d8e5      	bhi.n	80086bc <__mdiff+0x88>
 80086f0:	1b33      	subs	r3, r6, r4
 80086f2:	3b15      	subs	r3, #21
 80086f4:	f023 0303 	bic.w	r3, r3, #3
 80086f8:	3415      	adds	r4, #21
 80086fa:	3304      	adds	r3, #4
 80086fc:	42a6      	cmp	r6, r4
 80086fe:	bf38      	it	cc
 8008700:	2304      	movcc	r3, #4
 8008702:	441d      	add	r5, r3
 8008704:	445b      	add	r3, fp
 8008706:	461e      	mov	r6, r3
 8008708:	462c      	mov	r4, r5
 800870a:	4544      	cmp	r4, r8
 800870c:	d30e      	bcc.n	800872c <__mdiff+0xf8>
 800870e:	f108 0103 	add.w	r1, r8, #3
 8008712:	1b49      	subs	r1, r1, r5
 8008714:	f021 0103 	bic.w	r1, r1, #3
 8008718:	3d03      	subs	r5, #3
 800871a:	45a8      	cmp	r8, r5
 800871c:	bf38      	it	cc
 800871e:	2100      	movcc	r1, #0
 8008720:	440b      	add	r3, r1
 8008722:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008726:	b191      	cbz	r1, 800874e <__mdiff+0x11a>
 8008728:	6117      	str	r7, [r2, #16]
 800872a:	e79d      	b.n	8008668 <__mdiff+0x34>
 800872c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008730:	46e6      	mov	lr, ip
 8008732:	0c08      	lsrs	r0, r1, #16
 8008734:	fa1c fc81 	uxtah	ip, ip, r1
 8008738:	4471      	add	r1, lr
 800873a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800873e:	b289      	uxth	r1, r1
 8008740:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008744:	f846 1b04 	str.w	r1, [r6], #4
 8008748:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800874c:	e7dd      	b.n	800870a <__mdiff+0xd6>
 800874e:	3f01      	subs	r7, #1
 8008750:	e7e7      	b.n	8008722 <__mdiff+0xee>
 8008752:	bf00      	nop
 8008754:	0800a914 	.word	0x0800a914
 8008758:	0800a925 	.word	0x0800a925

0800875c <__d2b>:
 800875c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008760:	460f      	mov	r7, r1
 8008762:	2101      	movs	r1, #1
 8008764:	ec59 8b10 	vmov	r8, r9, d0
 8008768:	4616      	mov	r6, r2
 800876a:	f7ff fccd 	bl	8008108 <_Balloc>
 800876e:	4604      	mov	r4, r0
 8008770:	b930      	cbnz	r0, 8008780 <__d2b+0x24>
 8008772:	4602      	mov	r2, r0
 8008774:	4b23      	ldr	r3, [pc, #140]	@ (8008804 <__d2b+0xa8>)
 8008776:	4824      	ldr	r0, [pc, #144]	@ (8008808 <__d2b+0xac>)
 8008778:	f240 310f 	movw	r1, #783	@ 0x30f
 800877c:	f000 fa74 	bl	8008c68 <__assert_func>
 8008780:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008784:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008788:	b10d      	cbz	r5, 800878e <__d2b+0x32>
 800878a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800878e:	9301      	str	r3, [sp, #4]
 8008790:	f1b8 0300 	subs.w	r3, r8, #0
 8008794:	d023      	beq.n	80087de <__d2b+0x82>
 8008796:	4668      	mov	r0, sp
 8008798:	9300      	str	r3, [sp, #0]
 800879a:	f7ff fd7c 	bl	8008296 <__lo0bits>
 800879e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80087a2:	b1d0      	cbz	r0, 80087da <__d2b+0x7e>
 80087a4:	f1c0 0320 	rsb	r3, r0, #32
 80087a8:	fa02 f303 	lsl.w	r3, r2, r3
 80087ac:	430b      	orrs	r3, r1
 80087ae:	40c2      	lsrs	r2, r0
 80087b0:	6163      	str	r3, [r4, #20]
 80087b2:	9201      	str	r2, [sp, #4]
 80087b4:	9b01      	ldr	r3, [sp, #4]
 80087b6:	61a3      	str	r3, [r4, #24]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	bf0c      	ite	eq
 80087bc:	2201      	moveq	r2, #1
 80087be:	2202      	movne	r2, #2
 80087c0:	6122      	str	r2, [r4, #16]
 80087c2:	b1a5      	cbz	r5, 80087ee <__d2b+0x92>
 80087c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80087c8:	4405      	add	r5, r0
 80087ca:	603d      	str	r5, [r7, #0]
 80087cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80087d0:	6030      	str	r0, [r6, #0]
 80087d2:	4620      	mov	r0, r4
 80087d4:	b003      	add	sp, #12
 80087d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087da:	6161      	str	r1, [r4, #20]
 80087dc:	e7ea      	b.n	80087b4 <__d2b+0x58>
 80087de:	a801      	add	r0, sp, #4
 80087e0:	f7ff fd59 	bl	8008296 <__lo0bits>
 80087e4:	9b01      	ldr	r3, [sp, #4]
 80087e6:	6163      	str	r3, [r4, #20]
 80087e8:	3020      	adds	r0, #32
 80087ea:	2201      	movs	r2, #1
 80087ec:	e7e8      	b.n	80087c0 <__d2b+0x64>
 80087ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80087f6:	6038      	str	r0, [r7, #0]
 80087f8:	6918      	ldr	r0, [r3, #16]
 80087fa:	f7ff fd2d 	bl	8008258 <__hi0bits>
 80087fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008802:	e7e5      	b.n	80087d0 <__d2b+0x74>
 8008804:	0800a914 	.word	0x0800a914
 8008808:	0800a925 	.word	0x0800a925

0800880c <__ssputs_r>:
 800880c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008810:	688e      	ldr	r6, [r1, #8]
 8008812:	461f      	mov	r7, r3
 8008814:	42be      	cmp	r6, r7
 8008816:	680b      	ldr	r3, [r1, #0]
 8008818:	4682      	mov	sl, r0
 800881a:	460c      	mov	r4, r1
 800881c:	4690      	mov	r8, r2
 800881e:	d82d      	bhi.n	800887c <__ssputs_r+0x70>
 8008820:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008824:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008828:	d026      	beq.n	8008878 <__ssputs_r+0x6c>
 800882a:	6965      	ldr	r5, [r4, #20]
 800882c:	6909      	ldr	r1, [r1, #16]
 800882e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008832:	eba3 0901 	sub.w	r9, r3, r1
 8008836:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800883a:	1c7b      	adds	r3, r7, #1
 800883c:	444b      	add	r3, r9
 800883e:	106d      	asrs	r5, r5, #1
 8008840:	429d      	cmp	r5, r3
 8008842:	bf38      	it	cc
 8008844:	461d      	movcc	r5, r3
 8008846:	0553      	lsls	r3, r2, #21
 8008848:	d527      	bpl.n	800889a <__ssputs_r+0x8e>
 800884a:	4629      	mov	r1, r5
 800884c:	f7ff fbd0 	bl	8007ff0 <_malloc_r>
 8008850:	4606      	mov	r6, r0
 8008852:	b360      	cbz	r0, 80088ae <__ssputs_r+0xa2>
 8008854:	6921      	ldr	r1, [r4, #16]
 8008856:	464a      	mov	r2, r9
 8008858:	f7fe fcfb 	bl	8007252 <memcpy>
 800885c:	89a3      	ldrh	r3, [r4, #12]
 800885e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008866:	81a3      	strh	r3, [r4, #12]
 8008868:	6126      	str	r6, [r4, #16]
 800886a:	6165      	str	r5, [r4, #20]
 800886c:	444e      	add	r6, r9
 800886e:	eba5 0509 	sub.w	r5, r5, r9
 8008872:	6026      	str	r6, [r4, #0]
 8008874:	60a5      	str	r5, [r4, #8]
 8008876:	463e      	mov	r6, r7
 8008878:	42be      	cmp	r6, r7
 800887a:	d900      	bls.n	800887e <__ssputs_r+0x72>
 800887c:	463e      	mov	r6, r7
 800887e:	6820      	ldr	r0, [r4, #0]
 8008880:	4632      	mov	r2, r6
 8008882:	4641      	mov	r1, r8
 8008884:	f000 f9c6 	bl	8008c14 <memmove>
 8008888:	68a3      	ldr	r3, [r4, #8]
 800888a:	1b9b      	subs	r3, r3, r6
 800888c:	60a3      	str	r3, [r4, #8]
 800888e:	6823      	ldr	r3, [r4, #0]
 8008890:	4433      	add	r3, r6
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	2000      	movs	r0, #0
 8008896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800889a:	462a      	mov	r2, r5
 800889c:	f000 fa28 	bl	8008cf0 <_realloc_r>
 80088a0:	4606      	mov	r6, r0
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d1e0      	bne.n	8008868 <__ssputs_r+0x5c>
 80088a6:	6921      	ldr	r1, [r4, #16]
 80088a8:	4650      	mov	r0, sl
 80088aa:	f7ff fb2d 	bl	8007f08 <_free_r>
 80088ae:	230c      	movs	r3, #12
 80088b0:	f8ca 3000 	str.w	r3, [sl]
 80088b4:	89a3      	ldrh	r3, [r4, #12]
 80088b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088ba:	81a3      	strh	r3, [r4, #12]
 80088bc:	f04f 30ff 	mov.w	r0, #4294967295
 80088c0:	e7e9      	b.n	8008896 <__ssputs_r+0x8a>
	...

080088c4 <_svfiprintf_r>:
 80088c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c8:	4698      	mov	r8, r3
 80088ca:	898b      	ldrh	r3, [r1, #12]
 80088cc:	061b      	lsls	r3, r3, #24
 80088ce:	b09d      	sub	sp, #116	@ 0x74
 80088d0:	4607      	mov	r7, r0
 80088d2:	460d      	mov	r5, r1
 80088d4:	4614      	mov	r4, r2
 80088d6:	d510      	bpl.n	80088fa <_svfiprintf_r+0x36>
 80088d8:	690b      	ldr	r3, [r1, #16]
 80088da:	b973      	cbnz	r3, 80088fa <_svfiprintf_r+0x36>
 80088dc:	2140      	movs	r1, #64	@ 0x40
 80088de:	f7ff fb87 	bl	8007ff0 <_malloc_r>
 80088e2:	6028      	str	r0, [r5, #0]
 80088e4:	6128      	str	r0, [r5, #16]
 80088e6:	b930      	cbnz	r0, 80088f6 <_svfiprintf_r+0x32>
 80088e8:	230c      	movs	r3, #12
 80088ea:	603b      	str	r3, [r7, #0]
 80088ec:	f04f 30ff 	mov.w	r0, #4294967295
 80088f0:	b01d      	add	sp, #116	@ 0x74
 80088f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088f6:	2340      	movs	r3, #64	@ 0x40
 80088f8:	616b      	str	r3, [r5, #20]
 80088fa:	2300      	movs	r3, #0
 80088fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80088fe:	2320      	movs	r3, #32
 8008900:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008904:	f8cd 800c 	str.w	r8, [sp, #12]
 8008908:	2330      	movs	r3, #48	@ 0x30
 800890a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008aa8 <_svfiprintf_r+0x1e4>
 800890e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008912:	f04f 0901 	mov.w	r9, #1
 8008916:	4623      	mov	r3, r4
 8008918:	469a      	mov	sl, r3
 800891a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800891e:	b10a      	cbz	r2, 8008924 <_svfiprintf_r+0x60>
 8008920:	2a25      	cmp	r2, #37	@ 0x25
 8008922:	d1f9      	bne.n	8008918 <_svfiprintf_r+0x54>
 8008924:	ebba 0b04 	subs.w	fp, sl, r4
 8008928:	d00b      	beq.n	8008942 <_svfiprintf_r+0x7e>
 800892a:	465b      	mov	r3, fp
 800892c:	4622      	mov	r2, r4
 800892e:	4629      	mov	r1, r5
 8008930:	4638      	mov	r0, r7
 8008932:	f7ff ff6b 	bl	800880c <__ssputs_r>
 8008936:	3001      	adds	r0, #1
 8008938:	f000 80a7 	beq.w	8008a8a <_svfiprintf_r+0x1c6>
 800893c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800893e:	445a      	add	r2, fp
 8008940:	9209      	str	r2, [sp, #36]	@ 0x24
 8008942:	f89a 3000 	ldrb.w	r3, [sl]
 8008946:	2b00      	cmp	r3, #0
 8008948:	f000 809f 	beq.w	8008a8a <_svfiprintf_r+0x1c6>
 800894c:	2300      	movs	r3, #0
 800894e:	f04f 32ff 	mov.w	r2, #4294967295
 8008952:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008956:	f10a 0a01 	add.w	sl, sl, #1
 800895a:	9304      	str	r3, [sp, #16]
 800895c:	9307      	str	r3, [sp, #28]
 800895e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008962:	931a      	str	r3, [sp, #104]	@ 0x68
 8008964:	4654      	mov	r4, sl
 8008966:	2205      	movs	r2, #5
 8008968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800896c:	484e      	ldr	r0, [pc, #312]	@ (8008aa8 <_svfiprintf_r+0x1e4>)
 800896e:	f7f7 fc37 	bl	80001e0 <memchr>
 8008972:	9a04      	ldr	r2, [sp, #16]
 8008974:	b9d8      	cbnz	r0, 80089ae <_svfiprintf_r+0xea>
 8008976:	06d0      	lsls	r0, r2, #27
 8008978:	bf44      	itt	mi
 800897a:	2320      	movmi	r3, #32
 800897c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008980:	0711      	lsls	r1, r2, #28
 8008982:	bf44      	itt	mi
 8008984:	232b      	movmi	r3, #43	@ 0x2b
 8008986:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800898a:	f89a 3000 	ldrb.w	r3, [sl]
 800898e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008990:	d015      	beq.n	80089be <_svfiprintf_r+0xfa>
 8008992:	9a07      	ldr	r2, [sp, #28]
 8008994:	4654      	mov	r4, sl
 8008996:	2000      	movs	r0, #0
 8008998:	f04f 0c0a 	mov.w	ip, #10
 800899c:	4621      	mov	r1, r4
 800899e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089a2:	3b30      	subs	r3, #48	@ 0x30
 80089a4:	2b09      	cmp	r3, #9
 80089a6:	d94b      	bls.n	8008a40 <_svfiprintf_r+0x17c>
 80089a8:	b1b0      	cbz	r0, 80089d8 <_svfiprintf_r+0x114>
 80089aa:	9207      	str	r2, [sp, #28]
 80089ac:	e014      	b.n	80089d8 <_svfiprintf_r+0x114>
 80089ae:	eba0 0308 	sub.w	r3, r0, r8
 80089b2:	fa09 f303 	lsl.w	r3, r9, r3
 80089b6:	4313      	orrs	r3, r2
 80089b8:	9304      	str	r3, [sp, #16]
 80089ba:	46a2      	mov	sl, r4
 80089bc:	e7d2      	b.n	8008964 <_svfiprintf_r+0xa0>
 80089be:	9b03      	ldr	r3, [sp, #12]
 80089c0:	1d19      	adds	r1, r3, #4
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	9103      	str	r1, [sp, #12]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	bfbb      	ittet	lt
 80089ca:	425b      	neglt	r3, r3
 80089cc:	f042 0202 	orrlt.w	r2, r2, #2
 80089d0:	9307      	strge	r3, [sp, #28]
 80089d2:	9307      	strlt	r3, [sp, #28]
 80089d4:	bfb8      	it	lt
 80089d6:	9204      	strlt	r2, [sp, #16]
 80089d8:	7823      	ldrb	r3, [r4, #0]
 80089da:	2b2e      	cmp	r3, #46	@ 0x2e
 80089dc:	d10a      	bne.n	80089f4 <_svfiprintf_r+0x130>
 80089de:	7863      	ldrb	r3, [r4, #1]
 80089e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80089e2:	d132      	bne.n	8008a4a <_svfiprintf_r+0x186>
 80089e4:	9b03      	ldr	r3, [sp, #12]
 80089e6:	1d1a      	adds	r2, r3, #4
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	9203      	str	r2, [sp, #12]
 80089ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089f0:	3402      	adds	r4, #2
 80089f2:	9305      	str	r3, [sp, #20]
 80089f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ab8 <_svfiprintf_r+0x1f4>
 80089f8:	7821      	ldrb	r1, [r4, #0]
 80089fa:	2203      	movs	r2, #3
 80089fc:	4650      	mov	r0, sl
 80089fe:	f7f7 fbef 	bl	80001e0 <memchr>
 8008a02:	b138      	cbz	r0, 8008a14 <_svfiprintf_r+0x150>
 8008a04:	9b04      	ldr	r3, [sp, #16]
 8008a06:	eba0 000a 	sub.w	r0, r0, sl
 8008a0a:	2240      	movs	r2, #64	@ 0x40
 8008a0c:	4082      	lsls	r2, r0
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	3401      	adds	r4, #1
 8008a12:	9304      	str	r3, [sp, #16]
 8008a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a18:	4824      	ldr	r0, [pc, #144]	@ (8008aac <_svfiprintf_r+0x1e8>)
 8008a1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a1e:	2206      	movs	r2, #6
 8008a20:	f7f7 fbde 	bl	80001e0 <memchr>
 8008a24:	2800      	cmp	r0, #0
 8008a26:	d036      	beq.n	8008a96 <_svfiprintf_r+0x1d2>
 8008a28:	4b21      	ldr	r3, [pc, #132]	@ (8008ab0 <_svfiprintf_r+0x1ec>)
 8008a2a:	bb1b      	cbnz	r3, 8008a74 <_svfiprintf_r+0x1b0>
 8008a2c:	9b03      	ldr	r3, [sp, #12]
 8008a2e:	3307      	adds	r3, #7
 8008a30:	f023 0307 	bic.w	r3, r3, #7
 8008a34:	3308      	adds	r3, #8
 8008a36:	9303      	str	r3, [sp, #12]
 8008a38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a3a:	4433      	add	r3, r6
 8008a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a3e:	e76a      	b.n	8008916 <_svfiprintf_r+0x52>
 8008a40:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a44:	460c      	mov	r4, r1
 8008a46:	2001      	movs	r0, #1
 8008a48:	e7a8      	b.n	800899c <_svfiprintf_r+0xd8>
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	3401      	adds	r4, #1
 8008a4e:	9305      	str	r3, [sp, #20]
 8008a50:	4619      	mov	r1, r3
 8008a52:	f04f 0c0a 	mov.w	ip, #10
 8008a56:	4620      	mov	r0, r4
 8008a58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a5c:	3a30      	subs	r2, #48	@ 0x30
 8008a5e:	2a09      	cmp	r2, #9
 8008a60:	d903      	bls.n	8008a6a <_svfiprintf_r+0x1a6>
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d0c6      	beq.n	80089f4 <_svfiprintf_r+0x130>
 8008a66:	9105      	str	r1, [sp, #20]
 8008a68:	e7c4      	b.n	80089f4 <_svfiprintf_r+0x130>
 8008a6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a6e:	4604      	mov	r4, r0
 8008a70:	2301      	movs	r3, #1
 8008a72:	e7f0      	b.n	8008a56 <_svfiprintf_r+0x192>
 8008a74:	ab03      	add	r3, sp, #12
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	462a      	mov	r2, r5
 8008a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ab4 <_svfiprintf_r+0x1f0>)
 8008a7c:	a904      	add	r1, sp, #16
 8008a7e:	4638      	mov	r0, r7
 8008a80:	f7fd fe78 	bl	8006774 <_printf_float>
 8008a84:	1c42      	adds	r2, r0, #1
 8008a86:	4606      	mov	r6, r0
 8008a88:	d1d6      	bne.n	8008a38 <_svfiprintf_r+0x174>
 8008a8a:	89ab      	ldrh	r3, [r5, #12]
 8008a8c:	065b      	lsls	r3, r3, #25
 8008a8e:	f53f af2d 	bmi.w	80088ec <_svfiprintf_r+0x28>
 8008a92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a94:	e72c      	b.n	80088f0 <_svfiprintf_r+0x2c>
 8008a96:	ab03      	add	r3, sp, #12
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	462a      	mov	r2, r5
 8008a9c:	4b05      	ldr	r3, [pc, #20]	@ (8008ab4 <_svfiprintf_r+0x1f0>)
 8008a9e:	a904      	add	r1, sp, #16
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	f7fe f8ff 	bl	8006ca4 <_printf_i>
 8008aa6:	e7ed      	b.n	8008a84 <_svfiprintf_r+0x1c0>
 8008aa8:	0800aa80 	.word	0x0800aa80
 8008aac:	0800aa8a 	.word	0x0800aa8a
 8008ab0:	08006775 	.word	0x08006775
 8008ab4:	0800880d 	.word	0x0800880d
 8008ab8:	0800aa86 	.word	0x0800aa86

08008abc <__sflush_r>:
 8008abc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac4:	0716      	lsls	r6, r2, #28
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	460c      	mov	r4, r1
 8008aca:	d454      	bmi.n	8008b76 <__sflush_r+0xba>
 8008acc:	684b      	ldr	r3, [r1, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	dc02      	bgt.n	8008ad8 <__sflush_r+0x1c>
 8008ad2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	dd48      	ble.n	8008b6a <__sflush_r+0xae>
 8008ad8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ada:	2e00      	cmp	r6, #0
 8008adc:	d045      	beq.n	8008b6a <__sflush_r+0xae>
 8008ade:	2300      	movs	r3, #0
 8008ae0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ae4:	682f      	ldr	r7, [r5, #0]
 8008ae6:	6a21      	ldr	r1, [r4, #32]
 8008ae8:	602b      	str	r3, [r5, #0]
 8008aea:	d030      	beq.n	8008b4e <__sflush_r+0x92>
 8008aec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	0759      	lsls	r1, r3, #29
 8008af2:	d505      	bpl.n	8008b00 <__sflush_r+0x44>
 8008af4:	6863      	ldr	r3, [r4, #4]
 8008af6:	1ad2      	subs	r2, r2, r3
 8008af8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008afa:	b10b      	cbz	r3, 8008b00 <__sflush_r+0x44>
 8008afc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008afe:	1ad2      	subs	r2, r2, r3
 8008b00:	2300      	movs	r3, #0
 8008b02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b04:	6a21      	ldr	r1, [r4, #32]
 8008b06:	4628      	mov	r0, r5
 8008b08:	47b0      	blx	r6
 8008b0a:	1c43      	adds	r3, r0, #1
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	d106      	bne.n	8008b1e <__sflush_r+0x62>
 8008b10:	6829      	ldr	r1, [r5, #0]
 8008b12:	291d      	cmp	r1, #29
 8008b14:	d82b      	bhi.n	8008b6e <__sflush_r+0xb2>
 8008b16:	4a2a      	ldr	r2, [pc, #168]	@ (8008bc0 <__sflush_r+0x104>)
 8008b18:	410a      	asrs	r2, r1
 8008b1a:	07d6      	lsls	r6, r2, #31
 8008b1c:	d427      	bmi.n	8008b6e <__sflush_r+0xb2>
 8008b1e:	2200      	movs	r2, #0
 8008b20:	6062      	str	r2, [r4, #4]
 8008b22:	04d9      	lsls	r1, r3, #19
 8008b24:	6922      	ldr	r2, [r4, #16]
 8008b26:	6022      	str	r2, [r4, #0]
 8008b28:	d504      	bpl.n	8008b34 <__sflush_r+0x78>
 8008b2a:	1c42      	adds	r2, r0, #1
 8008b2c:	d101      	bne.n	8008b32 <__sflush_r+0x76>
 8008b2e:	682b      	ldr	r3, [r5, #0]
 8008b30:	b903      	cbnz	r3, 8008b34 <__sflush_r+0x78>
 8008b32:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b36:	602f      	str	r7, [r5, #0]
 8008b38:	b1b9      	cbz	r1, 8008b6a <__sflush_r+0xae>
 8008b3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	d002      	beq.n	8008b48 <__sflush_r+0x8c>
 8008b42:	4628      	mov	r0, r5
 8008b44:	f7ff f9e0 	bl	8007f08 <_free_r>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b4c:	e00d      	b.n	8008b6a <__sflush_r+0xae>
 8008b4e:	2301      	movs	r3, #1
 8008b50:	4628      	mov	r0, r5
 8008b52:	47b0      	blx	r6
 8008b54:	4602      	mov	r2, r0
 8008b56:	1c50      	adds	r0, r2, #1
 8008b58:	d1c9      	bne.n	8008aee <__sflush_r+0x32>
 8008b5a:	682b      	ldr	r3, [r5, #0]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d0c6      	beq.n	8008aee <__sflush_r+0x32>
 8008b60:	2b1d      	cmp	r3, #29
 8008b62:	d001      	beq.n	8008b68 <__sflush_r+0xac>
 8008b64:	2b16      	cmp	r3, #22
 8008b66:	d11e      	bne.n	8008ba6 <__sflush_r+0xea>
 8008b68:	602f      	str	r7, [r5, #0]
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	e022      	b.n	8008bb4 <__sflush_r+0xf8>
 8008b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b72:	b21b      	sxth	r3, r3
 8008b74:	e01b      	b.n	8008bae <__sflush_r+0xf2>
 8008b76:	690f      	ldr	r7, [r1, #16]
 8008b78:	2f00      	cmp	r7, #0
 8008b7a:	d0f6      	beq.n	8008b6a <__sflush_r+0xae>
 8008b7c:	0793      	lsls	r3, r2, #30
 8008b7e:	680e      	ldr	r6, [r1, #0]
 8008b80:	bf08      	it	eq
 8008b82:	694b      	ldreq	r3, [r1, #20]
 8008b84:	600f      	str	r7, [r1, #0]
 8008b86:	bf18      	it	ne
 8008b88:	2300      	movne	r3, #0
 8008b8a:	eba6 0807 	sub.w	r8, r6, r7
 8008b8e:	608b      	str	r3, [r1, #8]
 8008b90:	f1b8 0f00 	cmp.w	r8, #0
 8008b94:	dde9      	ble.n	8008b6a <__sflush_r+0xae>
 8008b96:	6a21      	ldr	r1, [r4, #32]
 8008b98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b9a:	4643      	mov	r3, r8
 8008b9c:	463a      	mov	r2, r7
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	47b0      	blx	r6
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	dc08      	bgt.n	8008bb8 <__sflush_r+0xfc>
 8008ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bae:	81a3      	strh	r3, [r4, #12]
 8008bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bb8:	4407      	add	r7, r0
 8008bba:	eba8 0800 	sub.w	r8, r8, r0
 8008bbe:	e7e7      	b.n	8008b90 <__sflush_r+0xd4>
 8008bc0:	dfbffffe 	.word	0xdfbffffe

08008bc4 <_fflush_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	690b      	ldr	r3, [r1, #16]
 8008bc8:	4605      	mov	r5, r0
 8008bca:	460c      	mov	r4, r1
 8008bcc:	b913      	cbnz	r3, 8008bd4 <_fflush_r+0x10>
 8008bce:	2500      	movs	r5, #0
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	bd38      	pop	{r3, r4, r5, pc}
 8008bd4:	b118      	cbz	r0, 8008bde <_fflush_r+0x1a>
 8008bd6:	6a03      	ldr	r3, [r0, #32]
 8008bd8:	b90b      	cbnz	r3, 8008bde <_fflush_r+0x1a>
 8008bda:	f7fe fa0f 	bl	8006ffc <__sinit>
 8008bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d0f3      	beq.n	8008bce <_fflush_r+0xa>
 8008be6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008be8:	07d0      	lsls	r0, r2, #31
 8008bea:	d404      	bmi.n	8008bf6 <_fflush_r+0x32>
 8008bec:	0599      	lsls	r1, r3, #22
 8008bee:	d402      	bmi.n	8008bf6 <_fflush_r+0x32>
 8008bf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bf2:	f7fe fb2c 	bl	800724e <__retarget_lock_acquire_recursive>
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	f7ff ff5f 	bl	8008abc <__sflush_r>
 8008bfe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c00:	07da      	lsls	r2, r3, #31
 8008c02:	4605      	mov	r5, r0
 8008c04:	d4e4      	bmi.n	8008bd0 <_fflush_r+0xc>
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	059b      	lsls	r3, r3, #22
 8008c0a:	d4e1      	bmi.n	8008bd0 <_fflush_r+0xc>
 8008c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c0e:	f7fe fb1f 	bl	8007250 <__retarget_lock_release_recursive>
 8008c12:	e7dd      	b.n	8008bd0 <_fflush_r+0xc>

08008c14 <memmove>:
 8008c14:	4288      	cmp	r0, r1
 8008c16:	b510      	push	{r4, lr}
 8008c18:	eb01 0402 	add.w	r4, r1, r2
 8008c1c:	d902      	bls.n	8008c24 <memmove+0x10>
 8008c1e:	4284      	cmp	r4, r0
 8008c20:	4623      	mov	r3, r4
 8008c22:	d807      	bhi.n	8008c34 <memmove+0x20>
 8008c24:	1e43      	subs	r3, r0, #1
 8008c26:	42a1      	cmp	r1, r4
 8008c28:	d008      	beq.n	8008c3c <memmove+0x28>
 8008c2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c32:	e7f8      	b.n	8008c26 <memmove+0x12>
 8008c34:	4402      	add	r2, r0
 8008c36:	4601      	mov	r1, r0
 8008c38:	428a      	cmp	r2, r1
 8008c3a:	d100      	bne.n	8008c3e <memmove+0x2a>
 8008c3c:	bd10      	pop	{r4, pc}
 8008c3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c46:	e7f7      	b.n	8008c38 <memmove+0x24>

08008c48 <_sbrk_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d06      	ldr	r5, [pc, #24]	@ (8008c64 <_sbrk_r+0x1c>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	602b      	str	r3, [r5, #0]
 8008c54:	f7f9 fe98 	bl	8002988 <_sbrk>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_sbrk_r+0x1a>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_sbrk_r+0x1a>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	20000a50 	.word	0x20000a50

08008c68 <__assert_func>:
 8008c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c6a:	4614      	mov	r4, r2
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	4b09      	ldr	r3, [pc, #36]	@ (8008c94 <__assert_func+0x2c>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4605      	mov	r5, r0
 8008c74:	68d8      	ldr	r0, [r3, #12]
 8008c76:	b954      	cbnz	r4, 8008c8e <__assert_func+0x26>
 8008c78:	4b07      	ldr	r3, [pc, #28]	@ (8008c98 <__assert_func+0x30>)
 8008c7a:	461c      	mov	r4, r3
 8008c7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c80:	9100      	str	r1, [sp, #0]
 8008c82:	462b      	mov	r3, r5
 8008c84:	4905      	ldr	r1, [pc, #20]	@ (8008c9c <__assert_func+0x34>)
 8008c86:	f000 f86f 	bl	8008d68 <fiprintf>
 8008c8a:	f000 f87f 	bl	8008d8c <abort>
 8008c8e:	4b04      	ldr	r3, [pc, #16]	@ (8008ca0 <__assert_func+0x38>)
 8008c90:	e7f4      	b.n	8008c7c <__assert_func+0x14>
 8008c92:	bf00      	nop
 8008c94:	2000002c 	.word	0x2000002c
 8008c98:	0800aad6 	.word	0x0800aad6
 8008c9c:	0800aaa8 	.word	0x0800aaa8
 8008ca0:	0800aa9b 	.word	0x0800aa9b

08008ca4 <_calloc_r>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	fba1 5402 	umull	r5, r4, r1, r2
 8008caa:	b93c      	cbnz	r4, 8008cbc <_calloc_r+0x18>
 8008cac:	4629      	mov	r1, r5
 8008cae:	f7ff f99f 	bl	8007ff0 <_malloc_r>
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	b928      	cbnz	r0, 8008cc2 <_calloc_r+0x1e>
 8008cb6:	2600      	movs	r6, #0
 8008cb8:	4630      	mov	r0, r6
 8008cba:	bd70      	pop	{r4, r5, r6, pc}
 8008cbc:	220c      	movs	r2, #12
 8008cbe:	6002      	str	r2, [r0, #0]
 8008cc0:	e7f9      	b.n	8008cb6 <_calloc_r+0x12>
 8008cc2:	462a      	mov	r2, r5
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	f7fe fa32 	bl	800712e <memset>
 8008cca:	e7f5      	b.n	8008cb8 <_calloc_r+0x14>

08008ccc <__ascii_mbtowc>:
 8008ccc:	b082      	sub	sp, #8
 8008cce:	b901      	cbnz	r1, 8008cd2 <__ascii_mbtowc+0x6>
 8008cd0:	a901      	add	r1, sp, #4
 8008cd2:	b142      	cbz	r2, 8008ce6 <__ascii_mbtowc+0x1a>
 8008cd4:	b14b      	cbz	r3, 8008cea <__ascii_mbtowc+0x1e>
 8008cd6:	7813      	ldrb	r3, [r2, #0]
 8008cd8:	600b      	str	r3, [r1, #0]
 8008cda:	7812      	ldrb	r2, [r2, #0]
 8008cdc:	1e10      	subs	r0, r2, #0
 8008cde:	bf18      	it	ne
 8008ce0:	2001      	movne	r0, #1
 8008ce2:	b002      	add	sp, #8
 8008ce4:	4770      	bx	lr
 8008ce6:	4610      	mov	r0, r2
 8008ce8:	e7fb      	b.n	8008ce2 <__ascii_mbtowc+0x16>
 8008cea:	f06f 0001 	mvn.w	r0, #1
 8008cee:	e7f8      	b.n	8008ce2 <__ascii_mbtowc+0x16>

08008cf0 <_realloc_r>:
 8008cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf4:	4680      	mov	r8, r0
 8008cf6:	4615      	mov	r5, r2
 8008cf8:	460c      	mov	r4, r1
 8008cfa:	b921      	cbnz	r1, 8008d06 <_realloc_r+0x16>
 8008cfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d00:	4611      	mov	r1, r2
 8008d02:	f7ff b975 	b.w	8007ff0 <_malloc_r>
 8008d06:	b92a      	cbnz	r2, 8008d14 <_realloc_r+0x24>
 8008d08:	f7ff f8fe 	bl	8007f08 <_free_r>
 8008d0c:	2400      	movs	r4, #0
 8008d0e:	4620      	mov	r0, r4
 8008d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d14:	f000 f841 	bl	8008d9a <_malloc_usable_size_r>
 8008d18:	4285      	cmp	r5, r0
 8008d1a:	4606      	mov	r6, r0
 8008d1c:	d802      	bhi.n	8008d24 <_realloc_r+0x34>
 8008d1e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008d22:	d8f4      	bhi.n	8008d0e <_realloc_r+0x1e>
 8008d24:	4629      	mov	r1, r5
 8008d26:	4640      	mov	r0, r8
 8008d28:	f7ff f962 	bl	8007ff0 <_malloc_r>
 8008d2c:	4607      	mov	r7, r0
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	d0ec      	beq.n	8008d0c <_realloc_r+0x1c>
 8008d32:	42b5      	cmp	r5, r6
 8008d34:	462a      	mov	r2, r5
 8008d36:	4621      	mov	r1, r4
 8008d38:	bf28      	it	cs
 8008d3a:	4632      	movcs	r2, r6
 8008d3c:	f7fe fa89 	bl	8007252 <memcpy>
 8008d40:	4621      	mov	r1, r4
 8008d42:	4640      	mov	r0, r8
 8008d44:	f7ff f8e0 	bl	8007f08 <_free_r>
 8008d48:	463c      	mov	r4, r7
 8008d4a:	e7e0      	b.n	8008d0e <_realloc_r+0x1e>

08008d4c <__ascii_wctomb>:
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	4608      	mov	r0, r1
 8008d50:	b141      	cbz	r1, 8008d64 <__ascii_wctomb+0x18>
 8008d52:	2aff      	cmp	r2, #255	@ 0xff
 8008d54:	d904      	bls.n	8008d60 <__ascii_wctomb+0x14>
 8008d56:	228a      	movs	r2, #138	@ 0x8a
 8008d58:	601a      	str	r2, [r3, #0]
 8008d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d5e:	4770      	bx	lr
 8008d60:	700a      	strb	r2, [r1, #0]
 8008d62:	2001      	movs	r0, #1
 8008d64:	4770      	bx	lr
	...

08008d68 <fiprintf>:
 8008d68:	b40e      	push	{r1, r2, r3}
 8008d6a:	b503      	push	{r0, r1, lr}
 8008d6c:	4601      	mov	r1, r0
 8008d6e:	ab03      	add	r3, sp, #12
 8008d70:	4805      	ldr	r0, [pc, #20]	@ (8008d88 <fiprintf+0x20>)
 8008d72:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d76:	6800      	ldr	r0, [r0, #0]
 8008d78:	9301      	str	r3, [sp, #4]
 8008d7a:	f000 f83f 	bl	8008dfc <_vfiprintf_r>
 8008d7e:	b002      	add	sp, #8
 8008d80:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d84:	b003      	add	sp, #12
 8008d86:	4770      	bx	lr
 8008d88:	2000002c 	.word	0x2000002c

08008d8c <abort>:
 8008d8c:	b508      	push	{r3, lr}
 8008d8e:	2006      	movs	r0, #6
 8008d90:	f000 fa08 	bl	80091a4 <raise>
 8008d94:	2001      	movs	r0, #1
 8008d96:	f7f9 fd7f 	bl	8002898 <_exit>

08008d9a <_malloc_usable_size_r>:
 8008d9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d9e:	1f18      	subs	r0, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	bfbc      	itt	lt
 8008da4:	580b      	ldrlt	r3, [r1, r0]
 8008da6:	18c0      	addlt	r0, r0, r3
 8008da8:	4770      	bx	lr

08008daa <__sfputc_r>:
 8008daa:	6893      	ldr	r3, [r2, #8]
 8008dac:	3b01      	subs	r3, #1
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	b410      	push	{r4}
 8008db2:	6093      	str	r3, [r2, #8]
 8008db4:	da08      	bge.n	8008dc8 <__sfputc_r+0x1e>
 8008db6:	6994      	ldr	r4, [r2, #24]
 8008db8:	42a3      	cmp	r3, r4
 8008dba:	db01      	blt.n	8008dc0 <__sfputc_r+0x16>
 8008dbc:	290a      	cmp	r1, #10
 8008dbe:	d103      	bne.n	8008dc8 <__sfputc_r+0x1e>
 8008dc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dc4:	f000 b932 	b.w	800902c <__swbuf_r>
 8008dc8:	6813      	ldr	r3, [r2, #0]
 8008dca:	1c58      	adds	r0, r3, #1
 8008dcc:	6010      	str	r0, [r2, #0]
 8008dce:	7019      	strb	r1, [r3, #0]
 8008dd0:	4608      	mov	r0, r1
 8008dd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <__sfputs_r>:
 8008dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dda:	4606      	mov	r6, r0
 8008ddc:	460f      	mov	r7, r1
 8008dde:	4614      	mov	r4, r2
 8008de0:	18d5      	adds	r5, r2, r3
 8008de2:	42ac      	cmp	r4, r5
 8008de4:	d101      	bne.n	8008dea <__sfputs_r+0x12>
 8008de6:	2000      	movs	r0, #0
 8008de8:	e007      	b.n	8008dfa <__sfputs_r+0x22>
 8008dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dee:	463a      	mov	r2, r7
 8008df0:	4630      	mov	r0, r6
 8008df2:	f7ff ffda 	bl	8008daa <__sfputc_r>
 8008df6:	1c43      	adds	r3, r0, #1
 8008df8:	d1f3      	bne.n	8008de2 <__sfputs_r+0xa>
 8008dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008dfc <_vfiprintf_r>:
 8008dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e00:	460d      	mov	r5, r1
 8008e02:	b09d      	sub	sp, #116	@ 0x74
 8008e04:	4614      	mov	r4, r2
 8008e06:	4698      	mov	r8, r3
 8008e08:	4606      	mov	r6, r0
 8008e0a:	b118      	cbz	r0, 8008e14 <_vfiprintf_r+0x18>
 8008e0c:	6a03      	ldr	r3, [r0, #32]
 8008e0e:	b90b      	cbnz	r3, 8008e14 <_vfiprintf_r+0x18>
 8008e10:	f7fe f8f4 	bl	8006ffc <__sinit>
 8008e14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e16:	07d9      	lsls	r1, r3, #31
 8008e18:	d405      	bmi.n	8008e26 <_vfiprintf_r+0x2a>
 8008e1a:	89ab      	ldrh	r3, [r5, #12]
 8008e1c:	059a      	lsls	r2, r3, #22
 8008e1e:	d402      	bmi.n	8008e26 <_vfiprintf_r+0x2a>
 8008e20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e22:	f7fe fa14 	bl	800724e <__retarget_lock_acquire_recursive>
 8008e26:	89ab      	ldrh	r3, [r5, #12]
 8008e28:	071b      	lsls	r3, r3, #28
 8008e2a:	d501      	bpl.n	8008e30 <_vfiprintf_r+0x34>
 8008e2c:	692b      	ldr	r3, [r5, #16]
 8008e2e:	b99b      	cbnz	r3, 8008e58 <_vfiprintf_r+0x5c>
 8008e30:	4629      	mov	r1, r5
 8008e32:	4630      	mov	r0, r6
 8008e34:	f000 f938 	bl	80090a8 <__swsetup_r>
 8008e38:	b170      	cbz	r0, 8008e58 <_vfiprintf_r+0x5c>
 8008e3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e3c:	07dc      	lsls	r4, r3, #31
 8008e3e:	d504      	bpl.n	8008e4a <_vfiprintf_r+0x4e>
 8008e40:	f04f 30ff 	mov.w	r0, #4294967295
 8008e44:	b01d      	add	sp, #116	@ 0x74
 8008e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e4a:	89ab      	ldrh	r3, [r5, #12]
 8008e4c:	0598      	lsls	r0, r3, #22
 8008e4e:	d4f7      	bmi.n	8008e40 <_vfiprintf_r+0x44>
 8008e50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e52:	f7fe f9fd 	bl	8007250 <__retarget_lock_release_recursive>
 8008e56:	e7f3      	b.n	8008e40 <_vfiprintf_r+0x44>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e5c:	2320      	movs	r3, #32
 8008e5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e62:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e66:	2330      	movs	r3, #48	@ 0x30
 8008e68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009018 <_vfiprintf_r+0x21c>
 8008e6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e70:	f04f 0901 	mov.w	r9, #1
 8008e74:	4623      	mov	r3, r4
 8008e76:	469a      	mov	sl, r3
 8008e78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e7c:	b10a      	cbz	r2, 8008e82 <_vfiprintf_r+0x86>
 8008e7e:	2a25      	cmp	r2, #37	@ 0x25
 8008e80:	d1f9      	bne.n	8008e76 <_vfiprintf_r+0x7a>
 8008e82:	ebba 0b04 	subs.w	fp, sl, r4
 8008e86:	d00b      	beq.n	8008ea0 <_vfiprintf_r+0xa4>
 8008e88:	465b      	mov	r3, fp
 8008e8a:	4622      	mov	r2, r4
 8008e8c:	4629      	mov	r1, r5
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f7ff ffa2 	bl	8008dd8 <__sfputs_r>
 8008e94:	3001      	adds	r0, #1
 8008e96:	f000 80a7 	beq.w	8008fe8 <_vfiprintf_r+0x1ec>
 8008e9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e9c:	445a      	add	r2, fp
 8008e9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f000 809f 	beq.w	8008fe8 <_vfiprintf_r+0x1ec>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008eb4:	f10a 0a01 	add.w	sl, sl, #1
 8008eb8:	9304      	str	r3, [sp, #16]
 8008eba:	9307      	str	r3, [sp, #28]
 8008ebc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ec0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ec2:	4654      	mov	r4, sl
 8008ec4:	2205      	movs	r2, #5
 8008ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eca:	4853      	ldr	r0, [pc, #332]	@ (8009018 <_vfiprintf_r+0x21c>)
 8008ecc:	f7f7 f988 	bl	80001e0 <memchr>
 8008ed0:	9a04      	ldr	r2, [sp, #16]
 8008ed2:	b9d8      	cbnz	r0, 8008f0c <_vfiprintf_r+0x110>
 8008ed4:	06d1      	lsls	r1, r2, #27
 8008ed6:	bf44      	itt	mi
 8008ed8:	2320      	movmi	r3, #32
 8008eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ede:	0713      	lsls	r3, r2, #28
 8008ee0:	bf44      	itt	mi
 8008ee2:	232b      	movmi	r3, #43	@ 0x2b
 8008ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8008eec:	2b2a      	cmp	r3, #42	@ 0x2a
 8008eee:	d015      	beq.n	8008f1c <_vfiprintf_r+0x120>
 8008ef0:	9a07      	ldr	r2, [sp, #28]
 8008ef2:	4654      	mov	r4, sl
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	f04f 0c0a 	mov.w	ip, #10
 8008efa:	4621      	mov	r1, r4
 8008efc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f00:	3b30      	subs	r3, #48	@ 0x30
 8008f02:	2b09      	cmp	r3, #9
 8008f04:	d94b      	bls.n	8008f9e <_vfiprintf_r+0x1a2>
 8008f06:	b1b0      	cbz	r0, 8008f36 <_vfiprintf_r+0x13a>
 8008f08:	9207      	str	r2, [sp, #28]
 8008f0a:	e014      	b.n	8008f36 <_vfiprintf_r+0x13a>
 8008f0c:	eba0 0308 	sub.w	r3, r0, r8
 8008f10:	fa09 f303 	lsl.w	r3, r9, r3
 8008f14:	4313      	orrs	r3, r2
 8008f16:	9304      	str	r3, [sp, #16]
 8008f18:	46a2      	mov	sl, r4
 8008f1a:	e7d2      	b.n	8008ec2 <_vfiprintf_r+0xc6>
 8008f1c:	9b03      	ldr	r3, [sp, #12]
 8008f1e:	1d19      	adds	r1, r3, #4
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	9103      	str	r1, [sp, #12]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	bfbb      	ittet	lt
 8008f28:	425b      	neglt	r3, r3
 8008f2a:	f042 0202 	orrlt.w	r2, r2, #2
 8008f2e:	9307      	strge	r3, [sp, #28]
 8008f30:	9307      	strlt	r3, [sp, #28]
 8008f32:	bfb8      	it	lt
 8008f34:	9204      	strlt	r2, [sp, #16]
 8008f36:	7823      	ldrb	r3, [r4, #0]
 8008f38:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f3a:	d10a      	bne.n	8008f52 <_vfiprintf_r+0x156>
 8008f3c:	7863      	ldrb	r3, [r4, #1]
 8008f3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f40:	d132      	bne.n	8008fa8 <_vfiprintf_r+0x1ac>
 8008f42:	9b03      	ldr	r3, [sp, #12]
 8008f44:	1d1a      	adds	r2, r3, #4
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	9203      	str	r2, [sp, #12]
 8008f4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f4e:	3402      	adds	r4, #2
 8008f50:	9305      	str	r3, [sp, #20]
 8008f52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009028 <_vfiprintf_r+0x22c>
 8008f56:	7821      	ldrb	r1, [r4, #0]
 8008f58:	2203      	movs	r2, #3
 8008f5a:	4650      	mov	r0, sl
 8008f5c:	f7f7 f940 	bl	80001e0 <memchr>
 8008f60:	b138      	cbz	r0, 8008f72 <_vfiprintf_r+0x176>
 8008f62:	9b04      	ldr	r3, [sp, #16]
 8008f64:	eba0 000a 	sub.w	r0, r0, sl
 8008f68:	2240      	movs	r2, #64	@ 0x40
 8008f6a:	4082      	lsls	r2, r0
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	3401      	adds	r4, #1
 8008f70:	9304      	str	r3, [sp, #16]
 8008f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f76:	4829      	ldr	r0, [pc, #164]	@ (800901c <_vfiprintf_r+0x220>)
 8008f78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f7c:	2206      	movs	r2, #6
 8008f7e:	f7f7 f92f 	bl	80001e0 <memchr>
 8008f82:	2800      	cmp	r0, #0
 8008f84:	d03f      	beq.n	8009006 <_vfiprintf_r+0x20a>
 8008f86:	4b26      	ldr	r3, [pc, #152]	@ (8009020 <_vfiprintf_r+0x224>)
 8008f88:	bb1b      	cbnz	r3, 8008fd2 <_vfiprintf_r+0x1d6>
 8008f8a:	9b03      	ldr	r3, [sp, #12]
 8008f8c:	3307      	adds	r3, #7
 8008f8e:	f023 0307 	bic.w	r3, r3, #7
 8008f92:	3308      	adds	r3, #8
 8008f94:	9303      	str	r3, [sp, #12]
 8008f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f98:	443b      	add	r3, r7
 8008f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f9c:	e76a      	b.n	8008e74 <_vfiprintf_r+0x78>
 8008f9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	2001      	movs	r0, #1
 8008fa6:	e7a8      	b.n	8008efa <_vfiprintf_r+0xfe>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	3401      	adds	r4, #1
 8008fac:	9305      	str	r3, [sp, #20]
 8008fae:	4619      	mov	r1, r3
 8008fb0:	f04f 0c0a 	mov.w	ip, #10
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fba:	3a30      	subs	r2, #48	@ 0x30
 8008fbc:	2a09      	cmp	r2, #9
 8008fbe:	d903      	bls.n	8008fc8 <_vfiprintf_r+0x1cc>
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d0c6      	beq.n	8008f52 <_vfiprintf_r+0x156>
 8008fc4:	9105      	str	r1, [sp, #20]
 8008fc6:	e7c4      	b.n	8008f52 <_vfiprintf_r+0x156>
 8008fc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fcc:	4604      	mov	r4, r0
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e7f0      	b.n	8008fb4 <_vfiprintf_r+0x1b8>
 8008fd2:	ab03      	add	r3, sp, #12
 8008fd4:	9300      	str	r3, [sp, #0]
 8008fd6:	462a      	mov	r2, r5
 8008fd8:	4b12      	ldr	r3, [pc, #72]	@ (8009024 <_vfiprintf_r+0x228>)
 8008fda:	a904      	add	r1, sp, #16
 8008fdc:	4630      	mov	r0, r6
 8008fde:	f7fd fbc9 	bl	8006774 <_printf_float>
 8008fe2:	4607      	mov	r7, r0
 8008fe4:	1c78      	adds	r0, r7, #1
 8008fe6:	d1d6      	bne.n	8008f96 <_vfiprintf_r+0x19a>
 8008fe8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fea:	07d9      	lsls	r1, r3, #31
 8008fec:	d405      	bmi.n	8008ffa <_vfiprintf_r+0x1fe>
 8008fee:	89ab      	ldrh	r3, [r5, #12]
 8008ff0:	059a      	lsls	r2, r3, #22
 8008ff2:	d402      	bmi.n	8008ffa <_vfiprintf_r+0x1fe>
 8008ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ff6:	f7fe f92b 	bl	8007250 <__retarget_lock_release_recursive>
 8008ffa:	89ab      	ldrh	r3, [r5, #12]
 8008ffc:	065b      	lsls	r3, r3, #25
 8008ffe:	f53f af1f 	bmi.w	8008e40 <_vfiprintf_r+0x44>
 8009002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009004:	e71e      	b.n	8008e44 <_vfiprintf_r+0x48>
 8009006:	ab03      	add	r3, sp, #12
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	462a      	mov	r2, r5
 800900c:	4b05      	ldr	r3, [pc, #20]	@ (8009024 <_vfiprintf_r+0x228>)
 800900e:	a904      	add	r1, sp, #16
 8009010:	4630      	mov	r0, r6
 8009012:	f7fd fe47 	bl	8006ca4 <_printf_i>
 8009016:	e7e4      	b.n	8008fe2 <_vfiprintf_r+0x1e6>
 8009018:	0800aa80 	.word	0x0800aa80
 800901c:	0800aa8a 	.word	0x0800aa8a
 8009020:	08006775 	.word	0x08006775
 8009024:	08008dd9 	.word	0x08008dd9
 8009028:	0800aa86 	.word	0x0800aa86

0800902c <__swbuf_r>:
 800902c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902e:	460e      	mov	r6, r1
 8009030:	4614      	mov	r4, r2
 8009032:	4605      	mov	r5, r0
 8009034:	b118      	cbz	r0, 800903e <__swbuf_r+0x12>
 8009036:	6a03      	ldr	r3, [r0, #32]
 8009038:	b90b      	cbnz	r3, 800903e <__swbuf_r+0x12>
 800903a:	f7fd ffdf 	bl	8006ffc <__sinit>
 800903e:	69a3      	ldr	r3, [r4, #24]
 8009040:	60a3      	str	r3, [r4, #8]
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	071a      	lsls	r2, r3, #28
 8009046:	d501      	bpl.n	800904c <__swbuf_r+0x20>
 8009048:	6923      	ldr	r3, [r4, #16]
 800904a:	b943      	cbnz	r3, 800905e <__swbuf_r+0x32>
 800904c:	4621      	mov	r1, r4
 800904e:	4628      	mov	r0, r5
 8009050:	f000 f82a 	bl	80090a8 <__swsetup_r>
 8009054:	b118      	cbz	r0, 800905e <__swbuf_r+0x32>
 8009056:	f04f 37ff 	mov.w	r7, #4294967295
 800905a:	4638      	mov	r0, r7
 800905c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800905e:	6823      	ldr	r3, [r4, #0]
 8009060:	6922      	ldr	r2, [r4, #16]
 8009062:	1a98      	subs	r0, r3, r2
 8009064:	6963      	ldr	r3, [r4, #20]
 8009066:	b2f6      	uxtb	r6, r6
 8009068:	4283      	cmp	r3, r0
 800906a:	4637      	mov	r7, r6
 800906c:	dc05      	bgt.n	800907a <__swbuf_r+0x4e>
 800906e:	4621      	mov	r1, r4
 8009070:	4628      	mov	r0, r5
 8009072:	f7ff fda7 	bl	8008bc4 <_fflush_r>
 8009076:	2800      	cmp	r0, #0
 8009078:	d1ed      	bne.n	8009056 <__swbuf_r+0x2a>
 800907a:	68a3      	ldr	r3, [r4, #8]
 800907c:	3b01      	subs	r3, #1
 800907e:	60a3      	str	r3, [r4, #8]
 8009080:	6823      	ldr	r3, [r4, #0]
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	6022      	str	r2, [r4, #0]
 8009086:	701e      	strb	r6, [r3, #0]
 8009088:	6962      	ldr	r2, [r4, #20]
 800908a:	1c43      	adds	r3, r0, #1
 800908c:	429a      	cmp	r2, r3
 800908e:	d004      	beq.n	800909a <__swbuf_r+0x6e>
 8009090:	89a3      	ldrh	r3, [r4, #12]
 8009092:	07db      	lsls	r3, r3, #31
 8009094:	d5e1      	bpl.n	800905a <__swbuf_r+0x2e>
 8009096:	2e0a      	cmp	r6, #10
 8009098:	d1df      	bne.n	800905a <__swbuf_r+0x2e>
 800909a:	4621      	mov	r1, r4
 800909c:	4628      	mov	r0, r5
 800909e:	f7ff fd91 	bl	8008bc4 <_fflush_r>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	d0d9      	beq.n	800905a <__swbuf_r+0x2e>
 80090a6:	e7d6      	b.n	8009056 <__swbuf_r+0x2a>

080090a8 <__swsetup_r>:
 80090a8:	b538      	push	{r3, r4, r5, lr}
 80090aa:	4b29      	ldr	r3, [pc, #164]	@ (8009150 <__swsetup_r+0xa8>)
 80090ac:	4605      	mov	r5, r0
 80090ae:	6818      	ldr	r0, [r3, #0]
 80090b0:	460c      	mov	r4, r1
 80090b2:	b118      	cbz	r0, 80090bc <__swsetup_r+0x14>
 80090b4:	6a03      	ldr	r3, [r0, #32]
 80090b6:	b90b      	cbnz	r3, 80090bc <__swsetup_r+0x14>
 80090b8:	f7fd ffa0 	bl	8006ffc <__sinit>
 80090bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090c0:	0719      	lsls	r1, r3, #28
 80090c2:	d422      	bmi.n	800910a <__swsetup_r+0x62>
 80090c4:	06da      	lsls	r2, r3, #27
 80090c6:	d407      	bmi.n	80090d8 <__swsetup_r+0x30>
 80090c8:	2209      	movs	r2, #9
 80090ca:	602a      	str	r2, [r5, #0]
 80090cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090d0:	81a3      	strh	r3, [r4, #12]
 80090d2:	f04f 30ff 	mov.w	r0, #4294967295
 80090d6:	e033      	b.n	8009140 <__swsetup_r+0x98>
 80090d8:	0758      	lsls	r0, r3, #29
 80090da:	d512      	bpl.n	8009102 <__swsetup_r+0x5a>
 80090dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090de:	b141      	cbz	r1, 80090f2 <__swsetup_r+0x4a>
 80090e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090e4:	4299      	cmp	r1, r3
 80090e6:	d002      	beq.n	80090ee <__swsetup_r+0x46>
 80090e8:	4628      	mov	r0, r5
 80090ea:	f7fe ff0d 	bl	8007f08 <_free_r>
 80090ee:	2300      	movs	r3, #0
 80090f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80090f8:	81a3      	strh	r3, [r4, #12]
 80090fa:	2300      	movs	r3, #0
 80090fc:	6063      	str	r3, [r4, #4]
 80090fe:	6923      	ldr	r3, [r4, #16]
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	89a3      	ldrh	r3, [r4, #12]
 8009104:	f043 0308 	orr.w	r3, r3, #8
 8009108:	81a3      	strh	r3, [r4, #12]
 800910a:	6923      	ldr	r3, [r4, #16]
 800910c:	b94b      	cbnz	r3, 8009122 <__swsetup_r+0x7a>
 800910e:	89a3      	ldrh	r3, [r4, #12]
 8009110:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009118:	d003      	beq.n	8009122 <__swsetup_r+0x7a>
 800911a:	4621      	mov	r1, r4
 800911c:	4628      	mov	r0, r5
 800911e:	f000 f883 	bl	8009228 <__smakebuf_r>
 8009122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009126:	f013 0201 	ands.w	r2, r3, #1
 800912a:	d00a      	beq.n	8009142 <__swsetup_r+0x9a>
 800912c:	2200      	movs	r2, #0
 800912e:	60a2      	str	r2, [r4, #8]
 8009130:	6962      	ldr	r2, [r4, #20]
 8009132:	4252      	negs	r2, r2
 8009134:	61a2      	str	r2, [r4, #24]
 8009136:	6922      	ldr	r2, [r4, #16]
 8009138:	b942      	cbnz	r2, 800914c <__swsetup_r+0xa4>
 800913a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800913e:	d1c5      	bne.n	80090cc <__swsetup_r+0x24>
 8009140:	bd38      	pop	{r3, r4, r5, pc}
 8009142:	0799      	lsls	r1, r3, #30
 8009144:	bf58      	it	pl
 8009146:	6962      	ldrpl	r2, [r4, #20]
 8009148:	60a2      	str	r2, [r4, #8]
 800914a:	e7f4      	b.n	8009136 <__swsetup_r+0x8e>
 800914c:	2000      	movs	r0, #0
 800914e:	e7f7      	b.n	8009140 <__swsetup_r+0x98>
 8009150:	2000002c 	.word	0x2000002c

08009154 <_raise_r>:
 8009154:	291f      	cmp	r1, #31
 8009156:	b538      	push	{r3, r4, r5, lr}
 8009158:	4605      	mov	r5, r0
 800915a:	460c      	mov	r4, r1
 800915c:	d904      	bls.n	8009168 <_raise_r+0x14>
 800915e:	2316      	movs	r3, #22
 8009160:	6003      	str	r3, [r0, #0]
 8009162:	f04f 30ff 	mov.w	r0, #4294967295
 8009166:	bd38      	pop	{r3, r4, r5, pc}
 8009168:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800916a:	b112      	cbz	r2, 8009172 <_raise_r+0x1e>
 800916c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009170:	b94b      	cbnz	r3, 8009186 <_raise_r+0x32>
 8009172:	4628      	mov	r0, r5
 8009174:	f000 f830 	bl	80091d8 <_getpid_r>
 8009178:	4622      	mov	r2, r4
 800917a:	4601      	mov	r1, r0
 800917c:	4628      	mov	r0, r5
 800917e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009182:	f000 b817 	b.w	80091b4 <_kill_r>
 8009186:	2b01      	cmp	r3, #1
 8009188:	d00a      	beq.n	80091a0 <_raise_r+0x4c>
 800918a:	1c59      	adds	r1, r3, #1
 800918c:	d103      	bne.n	8009196 <_raise_r+0x42>
 800918e:	2316      	movs	r3, #22
 8009190:	6003      	str	r3, [r0, #0]
 8009192:	2001      	movs	r0, #1
 8009194:	e7e7      	b.n	8009166 <_raise_r+0x12>
 8009196:	2100      	movs	r1, #0
 8009198:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800919c:	4620      	mov	r0, r4
 800919e:	4798      	blx	r3
 80091a0:	2000      	movs	r0, #0
 80091a2:	e7e0      	b.n	8009166 <_raise_r+0x12>

080091a4 <raise>:
 80091a4:	4b02      	ldr	r3, [pc, #8]	@ (80091b0 <raise+0xc>)
 80091a6:	4601      	mov	r1, r0
 80091a8:	6818      	ldr	r0, [r3, #0]
 80091aa:	f7ff bfd3 	b.w	8009154 <_raise_r>
 80091ae:	bf00      	nop
 80091b0:	2000002c 	.word	0x2000002c

080091b4 <_kill_r>:
 80091b4:	b538      	push	{r3, r4, r5, lr}
 80091b6:	4d07      	ldr	r5, [pc, #28]	@ (80091d4 <_kill_r+0x20>)
 80091b8:	2300      	movs	r3, #0
 80091ba:	4604      	mov	r4, r0
 80091bc:	4608      	mov	r0, r1
 80091be:	4611      	mov	r1, r2
 80091c0:	602b      	str	r3, [r5, #0]
 80091c2:	f7f9 fb59 	bl	8002878 <_kill>
 80091c6:	1c43      	adds	r3, r0, #1
 80091c8:	d102      	bne.n	80091d0 <_kill_r+0x1c>
 80091ca:	682b      	ldr	r3, [r5, #0]
 80091cc:	b103      	cbz	r3, 80091d0 <_kill_r+0x1c>
 80091ce:	6023      	str	r3, [r4, #0]
 80091d0:	bd38      	pop	{r3, r4, r5, pc}
 80091d2:	bf00      	nop
 80091d4:	20000a50 	.word	0x20000a50

080091d8 <_getpid_r>:
 80091d8:	f7f9 bb46 	b.w	8002868 <_getpid>

080091dc <__swhatbuf_r>:
 80091dc:	b570      	push	{r4, r5, r6, lr}
 80091de:	460c      	mov	r4, r1
 80091e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091e4:	2900      	cmp	r1, #0
 80091e6:	b096      	sub	sp, #88	@ 0x58
 80091e8:	4615      	mov	r5, r2
 80091ea:	461e      	mov	r6, r3
 80091ec:	da0d      	bge.n	800920a <__swhatbuf_r+0x2e>
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80091f4:	f04f 0100 	mov.w	r1, #0
 80091f8:	bf14      	ite	ne
 80091fa:	2340      	movne	r3, #64	@ 0x40
 80091fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009200:	2000      	movs	r0, #0
 8009202:	6031      	str	r1, [r6, #0]
 8009204:	602b      	str	r3, [r5, #0]
 8009206:	b016      	add	sp, #88	@ 0x58
 8009208:	bd70      	pop	{r4, r5, r6, pc}
 800920a:	466a      	mov	r2, sp
 800920c:	f000 f848 	bl	80092a0 <_fstat_r>
 8009210:	2800      	cmp	r0, #0
 8009212:	dbec      	blt.n	80091ee <__swhatbuf_r+0x12>
 8009214:	9901      	ldr	r1, [sp, #4]
 8009216:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800921a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800921e:	4259      	negs	r1, r3
 8009220:	4159      	adcs	r1, r3
 8009222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009226:	e7eb      	b.n	8009200 <__swhatbuf_r+0x24>

08009228 <__smakebuf_r>:
 8009228:	898b      	ldrh	r3, [r1, #12]
 800922a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800922c:	079d      	lsls	r5, r3, #30
 800922e:	4606      	mov	r6, r0
 8009230:	460c      	mov	r4, r1
 8009232:	d507      	bpl.n	8009244 <__smakebuf_r+0x1c>
 8009234:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	2301      	movs	r3, #1
 800923e:	6163      	str	r3, [r4, #20]
 8009240:	b003      	add	sp, #12
 8009242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009244:	ab01      	add	r3, sp, #4
 8009246:	466a      	mov	r2, sp
 8009248:	f7ff ffc8 	bl	80091dc <__swhatbuf_r>
 800924c:	9f00      	ldr	r7, [sp, #0]
 800924e:	4605      	mov	r5, r0
 8009250:	4639      	mov	r1, r7
 8009252:	4630      	mov	r0, r6
 8009254:	f7fe fecc 	bl	8007ff0 <_malloc_r>
 8009258:	b948      	cbnz	r0, 800926e <__smakebuf_r+0x46>
 800925a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925e:	059a      	lsls	r2, r3, #22
 8009260:	d4ee      	bmi.n	8009240 <__smakebuf_r+0x18>
 8009262:	f023 0303 	bic.w	r3, r3, #3
 8009266:	f043 0302 	orr.w	r3, r3, #2
 800926a:	81a3      	strh	r3, [r4, #12]
 800926c:	e7e2      	b.n	8009234 <__smakebuf_r+0xc>
 800926e:	89a3      	ldrh	r3, [r4, #12]
 8009270:	6020      	str	r0, [r4, #0]
 8009272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009276:	81a3      	strh	r3, [r4, #12]
 8009278:	9b01      	ldr	r3, [sp, #4]
 800927a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800927e:	b15b      	cbz	r3, 8009298 <__smakebuf_r+0x70>
 8009280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009284:	4630      	mov	r0, r6
 8009286:	f000 f81d 	bl	80092c4 <_isatty_r>
 800928a:	b128      	cbz	r0, 8009298 <__smakebuf_r+0x70>
 800928c:	89a3      	ldrh	r3, [r4, #12]
 800928e:	f023 0303 	bic.w	r3, r3, #3
 8009292:	f043 0301 	orr.w	r3, r3, #1
 8009296:	81a3      	strh	r3, [r4, #12]
 8009298:	89a3      	ldrh	r3, [r4, #12]
 800929a:	431d      	orrs	r5, r3
 800929c:	81a5      	strh	r5, [r4, #12]
 800929e:	e7cf      	b.n	8009240 <__smakebuf_r+0x18>

080092a0 <_fstat_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	4d07      	ldr	r5, [pc, #28]	@ (80092c0 <_fstat_r+0x20>)
 80092a4:	2300      	movs	r3, #0
 80092a6:	4604      	mov	r4, r0
 80092a8:	4608      	mov	r0, r1
 80092aa:	4611      	mov	r1, r2
 80092ac:	602b      	str	r3, [r5, #0]
 80092ae:	f7f9 fb43 	bl	8002938 <_fstat>
 80092b2:	1c43      	adds	r3, r0, #1
 80092b4:	d102      	bne.n	80092bc <_fstat_r+0x1c>
 80092b6:	682b      	ldr	r3, [r5, #0]
 80092b8:	b103      	cbz	r3, 80092bc <_fstat_r+0x1c>
 80092ba:	6023      	str	r3, [r4, #0]
 80092bc:	bd38      	pop	{r3, r4, r5, pc}
 80092be:	bf00      	nop
 80092c0:	20000a50 	.word	0x20000a50

080092c4 <_isatty_r>:
 80092c4:	b538      	push	{r3, r4, r5, lr}
 80092c6:	4d06      	ldr	r5, [pc, #24]	@ (80092e0 <_isatty_r+0x1c>)
 80092c8:	2300      	movs	r3, #0
 80092ca:	4604      	mov	r4, r0
 80092cc:	4608      	mov	r0, r1
 80092ce:	602b      	str	r3, [r5, #0]
 80092d0:	f7f9 fb42 	bl	8002958 <_isatty>
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d102      	bne.n	80092de <_isatty_r+0x1a>
 80092d8:	682b      	ldr	r3, [r5, #0]
 80092da:	b103      	cbz	r3, 80092de <_isatty_r+0x1a>
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	bd38      	pop	{r3, r4, r5, pc}
 80092e0:	20000a50 	.word	0x20000a50

080092e4 <pow>:
 80092e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092e6:	ed2d 8b02 	vpush	{d8}
 80092ea:	eeb0 8a40 	vmov.f32	s16, s0
 80092ee:	eef0 8a60 	vmov.f32	s17, s1
 80092f2:	ec55 4b11 	vmov	r4, r5, d1
 80092f6:	f000 f873 	bl	80093e0 <__ieee754_pow>
 80092fa:	4622      	mov	r2, r4
 80092fc:	462b      	mov	r3, r5
 80092fe:	4620      	mov	r0, r4
 8009300:	4629      	mov	r1, r5
 8009302:	ec57 6b10 	vmov	r6, r7, d0
 8009306:	f7f7 fc19 	bl	8000b3c <__aeabi_dcmpun>
 800930a:	2800      	cmp	r0, #0
 800930c:	d13b      	bne.n	8009386 <pow+0xa2>
 800930e:	ec51 0b18 	vmov	r0, r1, d8
 8009312:	2200      	movs	r2, #0
 8009314:	2300      	movs	r3, #0
 8009316:	f7f7 fbdf 	bl	8000ad8 <__aeabi_dcmpeq>
 800931a:	b1b8      	cbz	r0, 800934c <pow+0x68>
 800931c:	2200      	movs	r2, #0
 800931e:	2300      	movs	r3, #0
 8009320:	4620      	mov	r0, r4
 8009322:	4629      	mov	r1, r5
 8009324:	f7f7 fbd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8009328:	2800      	cmp	r0, #0
 800932a:	d146      	bne.n	80093ba <pow+0xd6>
 800932c:	ec45 4b10 	vmov	d0, r4, r5
 8009330:	f000 f848 	bl	80093c4 <finite>
 8009334:	b338      	cbz	r0, 8009386 <pow+0xa2>
 8009336:	2200      	movs	r2, #0
 8009338:	2300      	movs	r3, #0
 800933a:	4620      	mov	r0, r4
 800933c:	4629      	mov	r1, r5
 800933e:	f7f7 fbd5 	bl	8000aec <__aeabi_dcmplt>
 8009342:	b300      	cbz	r0, 8009386 <pow+0xa2>
 8009344:	f7fd ff58 	bl	80071f8 <__errno>
 8009348:	2322      	movs	r3, #34	@ 0x22
 800934a:	e01b      	b.n	8009384 <pow+0xa0>
 800934c:	ec47 6b10 	vmov	d0, r6, r7
 8009350:	f000 f838 	bl	80093c4 <finite>
 8009354:	b9e0      	cbnz	r0, 8009390 <pow+0xac>
 8009356:	eeb0 0a48 	vmov.f32	s0, s16
 800935a:	eef0 0a68 	vmov.f32	s1, s17
 800935e:	f000 f831 	bl	80093c4 <finite>
 8009362:	b1a8      	cbz	r0, 8009390 <pow+0xac>
 8009364:	ec45 4b10 	vmov	d0, r4, r5
 8009368:	f000 f82c 	bl	80093c4 <finite>
 800936c:	b180      	cbz	r0, 8009390 <pow+0xac>
 800936e:	4632      	mov	r2, r6
 8009370:	463b      	mov	r3, r7
 8009372:	4630      	mov	r0, r6
 8009374:	4639      	mov	r1, r7
 8009376:	f7f7 fbe1 	bl	8000b3c <__aeabi_dcmpun>
 800937a:	2800      	cmp	r0, #0
 800937c:	d0e2      	beq.n	8009344 <pow+0x60>
 800937e:	f7fd ff3b 	bl	80071f8 <__errno>
 8009382:	2321      	movs	r3, #33	@ 0x21
 8009384:	6003      	str	r3, [r0, #0]
 8009386:	ecbd 8b02 	vpop	{d8}
 800938a:	ec47 6b10 	vmov	d0, r6, r7
 800938e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009390:	2200      	movs	r2, #0
 8009392:	2300      	movs	r3, #0
 8009394:	4630      	mov	r0, r6
 8009396:	4639      	mov	r1, r7
 8009398:	f7f7 fb9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800939c:	2800      	cmp	r0, #0
 800939e:	d0f2      	beq.n	8009386 <pow+0xa2>
 80093a0:	eeb0 0a48 	vmov.f32	s0, s16
 80093a4:	eef0 0a68 	vmov.f32	s1, s17
 80093a8:	f000 f80c 	bl	80093c4 <finite>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	d0ea      	beq.n	8009386 <pow+0xa2>
 80093b0:	ec45 4b10 	vmov	d0, r4, r5
 80093b4:	f000 f806 	bl	80093c4 <finite>
 80093b8:	e7c3      	b.n	8009342 <pow+0x5e>
 80093ba:	4f01      	ldr	r7, [pc, #4]	@ (80093c0 <pow+0xdc>)
 80093bc:	2600      	movs	r6, #0
 80093be:	e7e2      	b.n	8009386 <pow+0xa2>
 80093c0:	3ff00000 	.word	0x3ff00000

080093c4 <finite>:
 80093c4:	b082      	sub	sp, #8
 80093c6:	ed8d 0b00 	vstr	d0, [sp]
 80093ca:	9801      	ldr	r0, [sp, #4]
 80093cc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80093d0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80093d4:	0fc0      	lsrs	r0, r0, #31
 80093d6:	b002      	add	sp, #8
 80093d8:	4770      	bx	lr
 80093da:	0000      	movs	r0, r0
 80093dc:	0000      	movs	r0, r0
	...

080093e0 <__ieee754_pow>:
 80093e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e4:	b091      	sub	sp, #68	@ 0x44
 80093e6:	ed8d 1b00 	vstr	d1, [sp]
 80093ea:	e9dd 1900 	ldrd	r1, r9, [sp]
 80093ee:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80093f2:	ea5a 0001 	orrs.w	r0, sl, r1
 80093f6:	ec57 6b10 	vmov	r6, r7, d0
 80093fa:	d113      	bne.n	8009424 <__ieee754_pow+0x44>
 80093fc:	19b3      	adds	r3, r6, r6
 80093fe:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009402:	4152      	adcs	r2, r2
 8009404:	4298      	cmp	r0, r3
 8009406:	4b98      	ldr	r3, [pc, #608]	@ (8009668 <__ieee754_pow+0x288>)
 8009408:	4193      	sbcs	r3, r2
 800940a:	f080 84ea 	bcs.w	8009de2 <__ieee754_pow+0xa02>
 800940e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009412:	4630      	mov	r0, r6
 8009414:	4639      	mov	r1, r7
 8009416:	f7f6 ff41 	bl	800029c <__adddf3>
 800941a:	ec41 0b10 	vmov	d0, r0, r1
 800941e:	b011      	add	sp, #68	@ 0x44
 8009420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009424:	4a91      	ldr	r2, [pc, #580]	@ (800966c <__ieee754_pow+0x28c>)
 8009426:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800942a:	4590      	cmp	r8, r2
 800942c:	463d      	mov	r5, r7
 800942e:	4633      	mov	r3, r6
 8009430:	d806      	bhi.n	8009440 <__ieee754_pow+0x60>
 8009432:	d101      	bne.n	8009438 <__ieee754_pow+0x58>
 8009434:	2e00      	cmp	r6, #0
 8009436:	d1ea      	bne.n	800940e <__ieee754_pow+0x2e>
 8009438:	4592      	cmp	sl, r2
 800943a:	d801      	bhi.n	8009440 <__ieee754_pow+0x60>
 800943c:	d10e      	bne.n	800945c <__ieee754_pow+0x7c>
 800943e:	b169      	cbz	r1, 800945c <__ieee754_pow+0x7c>
 8009440:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009444:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009448:	431d      	orrs	r5, r3
 800944a:	d1e0      	bne.n	800940e <__ieee754_pow+0x2e>
 800944c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009450:	18db      	adds	r3, r3, r3
 8009452:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009456:	4152      	adcs	r2, r2
 8009458:	429d      	cmp	r5, r3
 800945a:	e7d4      	b.n	8009406 <__ieee754_pow+0x26>
 800945c:	2d00      	cmp	r5, #0
 800945e:	46c3      	mov	fp, r8
 8009460:	da3a      	bge.n	80094d8 <__ieee754_pow+0xf8>
 8009462:	4a83      	ldr	r2, [pc, #524]	@ (8009670 <__ieee754_pow+0x290>)
 8009464:	4592      	cmp	sl, r2
 8009466:	d84d      	bhi.n	8009504 <__ieee754_pow+0x124>
 8009468:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800946c:	4592      	cmp	sl, r2
 800946e:	f240 84c7 	bls.w	8009e00 <__ieee754_pow+0xa20>
 8009472:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009476:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800947a:	2a14      	cmp	r2, #20
 800947c:	dd0f      	ble.n	800949e <__ieee754_pow+0xbe>
 800947e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009482:	fa21 f402 	lsr.w	r4, r1, r2
 8009486:	fa04 f202 	lsl.w	r2, r4, r2
 800948a:	428a      	cmp	r2, r1
 800948c:	f040 84b8 	bne.w	8009e00 <__ieee754_pow+0xa20>
 8009490:	f004 0401 	and.w	r4, r4, #1
 8009494:	f1c4 0402 	rsb	r4, r4, #2
 8009498:	2900      	cmp	r1, #0
 800949a:	d158      	bne.n	800954e <__ieee754_pow+0x16e>
 800949c:	e00e      	b.n	80094bc <__ieee754_pow+0xdc>
 800949e:	2900      	cmp	r1, #0
 80094a0:	d154      	bne.n	800954c <__ieee754_pow+0x16c>
 80094a2:	f1c2 0214 	rsb	r2, r2, #20
 80094a6:	fa4a f402 	asr.w	r4, sl, r2
 80094aa:	fa04 f202 	lsl.w	r2, r4, r2
 80094ae:	4552      	cmp	r2, sl
 80094b0:	f040 84a3 	bne.w	8009dfa <__ieee754_pow+0xa1a>
 80094b4:	f004 0401 	and.w	r4, r4, #1
 80094b8:	f1c4 0402 	rsb	r4, r4, #2
 80094bc:	4a6d      	ldr	r2, [pc, #436]	@ (8009674 <__ieee754_pow+0x294>)
 80094be:	4592      	cmp	sl, r2
 80094c0:	d12e      	bne.n	8009520 <__ieee754_pow+0x140>
 80094c2:	f1b9 0f00 	cmp.w	r9, #0
 80094c6:	f280 8494 	bge.w	8009df2 <__ieee754_pow+0xa12>
 80094ca:	496a      	ldr	r1, [pc, #424]	@ (8009674 <__ieee754_pow+0x294>)
 80094cc:	4632      	mov	r2, r6
 80094ce:	463b      	mov	r3, r7
 80094d0:	2000      	movs	r0, #0
 80094d2:	f7f7 f9c3 	bl	800085c <__aeabi_ddiv>
 80094d6:	e7a0      	b.n	800941a <__ieee754_pow+0x3a>
 80094d8:	2400      	movs	r4, #0
 80094da:	bbc1      	cbnz	r1, 800954e <__ieee754_pow+0x16e>
 80094dc:	4a63      	ldr	r2, [pc, #396]	@ (800966c <__ieee754_pow+0x28c>)
 80094de:	4592      	cmp	sl, r2
 80094e0:	d1ec      	bne.n	80094bc <__ieee754_pow+0xdc>
 80094e2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80094e6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80094ea:	431a      	orrs	r2, r3
 80094ec:	f000 8479 	beq.w	8009de2 <__ieee754_pow+0xa02>
 80094f0:	4b61      	ldr	r3, [pc, #388]	@ (8009678 <__ieee754_pow+0x298>)
 80094f2:	4598      	cmp	r8, r3
 80094f4:	d908      	bls.n	8009508 <__ieee754_pow+0x128>
 80094f6:	f1b9 0f00 	cmp.w	r9, #0
 80094fa:	f2c0 8476 	blt.w	8009dea <__ieee754_pow+0xa0a>
 80094fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009502:	e78a      	b.n	800941a <__ieee754_pow+0x3a>
 8009504:	2402      	movs	r4, #2
 8009506:	e7e8      	b.n	80094da <__ieee754_pow+0xfa>
 8009508:	f1b9 0f00 	cmp.w	r9, #0
 800950c:	f04f 0000 	mov.w	r0, #0
 8009510:	f04f 0100 	mov.w	r1, #0
 8009514:	da81      	bge.n	800941a <__ieee754_pow+0x3a>
 8009516:	e9dd 0300 	ldrd	r0, r3, [sp]
 800951a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800951e:	e77c      	b.n	800941a <__ieee754_pow+0x3a>
 8009520:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009524:	d106      	bne.n	8009534 <__ieee754_pow+0x154>
 8009526:	4632      	mov	r2, r6
 8009528:	463b      	mov	r3, r7
 800952a:	4630      	mov	r0, r6
 800952c:	4639      	mov	r1, r7
 800952e:	f7f7 f86b 	bl	8000608 <__aeabi_dmul>
 8009532:	e772      	b.n	800941a <__ieee754_pow+0x3a>
 8009534:	4a51      	ldr	r2, [pc, #324]	@ (800967c <__ieee754_pow+0x29c>)
 8009536:	4591      	cmp	r9, r2
 8009538:	d109      	bne.n	800954e <__ieee754_pow+0x16e>
 800953a:	2d00      	cmp	r5, #0
 800953c:	db07      	blt.n	800954e <__ieee754_pow+0x16e>
 800953e:	ec47 6b10 	vmov	d0, r6, r7
 8009542:	b011      	add	sp, #68	@ 0x44
 8009544:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009548:	f000 bd52 	b.w	8009ff0 <__ieee754_sqrt>
 800954c:	2400      	movs	r4, #0
 800954e:	ec47 6b10 	vmov	d0, r6, r7
 8009552:	9302      	str	r3, [sp, #8]
 8009554:	f000 fc88 	bl	8009e68 <fabs>
 8009558:	9b02      	ldr	r3, [sp, #8]
 800955a:	ec51 0b10 	vmov	r0, r1, d0
 800955e:	bb53      	cbnz	r3, 80095b6 <__ieee754_pow+0x1d6>
 8009560:	4b44      	ldr	r3, [pc, #272]	@ (8009674 <__ieee754_pow+0x294>)
 8009562:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8009566:	429a      	cmp	r2, r3
 8009568:	d002      	beq.n	8009570 <__ieee754_pow+0x190>
 800956a:	f1b8 0f00 	cmp.w	r8, #0
 800956e:	d122      	bne.n	80095b6 <__ieee754_pow+0x1d6>
 8009570:	f1b9 0f00 	cmp.w	r9, #0
 8009574:	da05      	bge.n	8009582 <__ieee754_pow+0x1a2>
 8009576:	4602      	mov	r2, r0
 8009578:	460b      	mov	r3, r1
 800957a:	2000      	movs	r0, #0
 800957c:	493d      	ldr	r1, [pc, #244]	@ (8009674 <__ieee754_pow+0x294>)
 800957e:	f7f7 f96d 	bl	800085c <__aeabi_ddiv>
 8009582:	2d00      	cmp	r5, #0
 8009584:	f6bf af49 	bge.w	800941a <__ieee754_pow+0x3a>
 8009588:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800958c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009590:	ea58 0804 	orrs.w	r8, r8, r4
 8009594:	d108      	bne.n	80095a8 <__ieee754_pow+0x1c8>
 8009596:	4602      	mov	r2, r0
 8009598:	460b      	mov	r3, r1
 800959a:	4610      	mov	r0, r2
 800959c:	4619      	mov	r1, r3
 800959e:	f7f6 fe7b 	bl	8000298 <__aeabi_dsub>
 80095a2:	4602      	mov	r2, r0
 80095a4:	460b      	mov	r3, r1
 80095a6:	e794      	b.n	80094d2 <__ieee754_pow+0xf2>
 80095a8:	2c01      	cmp	r4, #1
 80095aa:	f47f af36 	bne.w	800941a <__ieee754_pow+0x3a>
 80095ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095b2:	4619      	mov	r1, r3
 80095b4:	e731      	b.n	800941a <__ieee754_pow+0x3a>
 80095b6:	0feb      	lsrs	r3, r5, #31
 80095b8:	3b01      	subs	r3, #1
 80095ba:	ea53 0204 	orrs.w	r2, r3, r4
 80095be:	d102      	bne.n	80095c6 <__ieee754_pow+0x1e6>
 80095c0:	4632      	mov	r2, r6
 80095c2:	463b      	mov	r3, r7
 80095c4:	e7e9      	b.n	800959a <__ieee754_pow+0x1ba>
 80095c6:	3c01      	subs	r4, #1
 80095c8:	431c      	orrs	r4, r3
 80095ca:	d016      	beq.n	80095fa <__ieee754_pow+0x21a>
 80095cc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8009658 <__ieee754_pow+0x278>
 80095d0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80095d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095d8:	f240 8112 	bls.w	8009800 <__ieee754_pow+0x420>
 80095dc:	4b28      	ldr	r3, [pc, #160]	@ (8009680 <__ieee754_pow+0x2a0>)
 80095de:	459a      	cmp	sl, r3
 80095e0:	4b25      	ldr	r3, [pc, #148]	@ (8009678 <__ieee754_pow+0x298>)
 80095e2:	d916      	bls.n	8009612 <__ieee754_pow+0x232>
 80095e4:	4598      	cmp	r8, r3
 80095e6:	d80b      	bhi.n	8009600 <__ieee754_pow+0x220>
 80095e8:	f1b9 0f00 	cmp.w	r9, #0
 80095ec:	da0b      	bge.n	8009606 <__ieee754_pow+0x226>
 80095ee:	2000      	movs	r0, #0
 80095f0:	b011      	add	sp, #68	@ 0x44
 80095f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f6:	f000 bcf3 	b.w	8009fe0 <__math_oflow>
 80095fa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8009660 <__ieee754_pow+0x280>
 80095fe:	e7e7      	b.n	80095d0 <__ieee754_pow+0x1f0>
 8009600:	f1b9 0f00 	cmp.w	r9, #0
 8009604:	dcf3      	bgt.n	80095ee <__ieee754_pow+0x20e>
 8009606:	2000      	movs	r0, #0
 8009608:	b011      	add	sp, #68	@ 0x44
 800960a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800960e:	f000 bcdf 	b.w	8009fd0 <__math_uflow>
 8009612:	4598      	cmp	r8, r3
 8009614:	d20c      	bcs.n	8009630 <__ieee754_pow+0x250>
 8009616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800961a:	2200      	movs	r2, #0
 800961c:	2300      	movs	r3, #0
 800961e:	f7f7 fa65 	bl	8000aec <__aeabi_dcmplt>
 8009622:	3800      	subs	r0, #0
 8009624:	bf18      	it	ne
 8009626:	2001      	movne	r0, #1
 8009628:	f1b9 0f00 	cmp.w	r9, #0
 800962c:	daec      	bge.n	8009608 <__ieee754_pow+0x228>
 800962e:	e7df      	b.n	80095f0 <__ieee754_pow+0x210>
 8009630:	4b10      	ldr	r3, [pc, #64]	@ (8009674 <__ieee754_pow+0x294>)
 8009632:	4598      	cmp	r8, r3
 8009634:	f04f 0200 	mov.w	r2, #0
 8009638:	d924      	bls.n	8009684 <__ieee754_pow+0x2a4>
 800963a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800963e:	2300      	movs	r3, #0
 8009640:	f7f7 fa54 	bl	8000aec <__aeabi_dcmplt>
 8009644:	3800      	subs	r0, #0
 8009646:	bf18      	it	ne
 8009648:	2001      	movne	r0, #1
 800964a:	f1b9 0f00 	cmp.w	r9, #0
 800964e:	dccf      	bgt.n	80095f0 <__ieee754_pow+0x210>
 8009650:	e7da      	b.n	8009608 <__ieee754_pow+0x228>
 8009652:	bf00      	nop
 8009654:	f3af 8000 	nop.w
 8009658:	00000000 	.word	0x00000000
 800965c:	3ff00000 	.word	0x3ff00000
 8009660:	00000000 	.word	0x00000000
 8009664:	bff00000 	.word	0xbff00000
 8009668:	fff00000 	.word	0xfff00000
 800966c:	7ff00000 	.word	0x7ff00000
 8009670:	433fffff 	.word	0x433fffff
 8009674:	3ff00000 	.word	0x3ff00000
 8009678:	3fefffff 	.word	0x3fefffff
 800967c:	3fe00000 	.word	0x3fe00000
 8009680:	43f00000 	.word	0x43f00000
 8009684:	4b5a      	ldr	r3, [pc, #360]	@ (80097f0 <__ieee754_pow+0x410>)
 8009686:	f7f6 fe07 	bl	8000298 <__aeabi_dsub>
 800968a:	a351      	add	r3, pc, #324	@ (adr r3, 80097d0 <__ieee754_pow+0x3f0>)
 800968c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009690:	4604      	mov	r4, r0
 8009692:	460d      	mov	r5, r1
 8009694:	f7f6 ffb8 	bl	8000608 <__aeabi_dmul>
 8009698:	a34f      	add	r3, pc, #316	@ (adr r3, 80097d8 <__ieee754_pow+0x3f8>)
 800969a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969e:	4606      	mov	r6, r0
 80096a0:	460f      	mov	r7, r1
 80096a2:	4620      	mov	r0, r4
 80096a4:	4629      	mov	r1, r5
 80096a6:	f7f6 ffaf 	bl	8000608 <__aeabi_dmul>
 80096aa:	4b52      	ldr	r3, [pc, #328]	@ (80097f4 <__ieee754_pow+0x414>)
 80096ac:	4682      	mov	sl, r0
 80096ae:	468b      	mov	fp, r1
 80096b0:	2200      	movs	r2, #0
 80096b2:	4620      	mov	r0, r4
 80096b4:	4629      	mov	r1, r5
 80096b6:	f7f6 ffa7 	bl	8000608 <__aeabi_dmul>
 80096ba:	4602      	mov	r2, r0
 80096bc:	460b      	mov	r3, r1
 80096be:	a148      	add	r1, pc, #288	@ (adr r1, 80097e0 <__ieee754_pow+0x400>)
 80096c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096c4:	f7f6 fde8 	bl	8000298 <__aeabi_dsub>
 80096c8:	4622      	mov	r2, r4
 80096ca:	462b      	mov	r3, r5
 80096cc:	f7f6 ff9c 	bl	8000608 <__aeabi_dmul>
 80096d0:	4602      	mov	r2, r0
 80096d2:	460b      	mov	r3, r1
 80096d4:	2000      	movs	r0, #0
 80096d6:	4948      	ldr	r1, [pc, #288]	@ (80097f8 <__ieee754_pow+0x418>)
 80096d8:	f7f6 fdde 	bl	8000298 <__aeabi_dsub>
 80096dc:	4622      	mov	r2, r4
 80096de:	4680      	mov	r8, r0
 80096e0:	4689      	mov	r9, r1
 80096e2:	462b      	mov	r3, r5
 80096e4:	4620      	mov	r0, r4
 80096e6:	4629      	mov	r1, r5
 80096e8:	f7f6 ff8e 	bl	8000608 <__aeabi_dmul>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4640      	mov	r0, r8
 80096f2:	4649      	mov	r1, r9
 80096f4:	f7f6 ff88 	bl	8000608 <__aeabi_dmul>
 80096f8:	a33b      	add	r3, pc, #236	@ (adr r3, 80097e8 <__ieee754_pow+0x408>)
 80096fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096fe:	f7f6 ff83 	bl	8000608 <__aeabi_dmul>
 8009702:	4602      	mov	r2, r0
 8009704:	460b      	mov	r3, r1
 8009706:	4650      	mov	r0, sl
 8009708:	4659      	mov	r1, fp
 800970a:	f7f6 fdc5 	bl	8000298 <__aeabi_dsub>
 800970e:	4602      	mov	r2, r0
 8009710:	460b      	mov	r3, r1
 8009712:	4680      	mov	r8, r0
 8009714:	4689      	mov	r9, r1
 8009716:	4630      	mov	r0, r6
 8009718:	4639      	mov	r1, r7
 800971a:	f7f6 fdbf 	bl	800029c <__adddf3>
 800971e:	2400      	movs	r4, #0
 8009720:	4632      	mov	r2, r6
 8009722:	463b      	mov	r3, r7
 8009724:	4620      	mov	r0, r4
 8009726:	460d      	mov	r5, r1
 8009728:	f7f6 fdb6 	bl	8000298 <__aeabi_dsub>
 800972c:	4602      	mov	r2, r0
 800972e:	460b      	mov	r3, r1
 8009730:	4640      	mov	r0, r8
 8009732:	4649      	mov	r1, r9
 8009734:	f7f6 fdb0 	bl	8000298 <__aeabi_dsub>
 8009738:	e9dd 2300 	ldrd	r2, r3, [sp]
 800973c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009740:	2300      	movs	r3, #0
 8009742:	9304      	str	r3, [sp, #16]
 8009744:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009748:	4606      	mov	r6, r0
 800974a:	460f      	mov	r7, r1
 800974c:	4652      	mov	r2, sl
 800974e:	465b      	mov	r3, fp
 8009750:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009754:	f7f6 fda0 	bl	8000298 <__aeabi_dsub>
 8009758:	4622      	mov	r2, r4
 800975a:	462b      	mov	r3, r5
 800975c:	f7f6 ff54 	bl	8000608 <__aeabi_dmul>
 8009760:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009764:	4680      	mov	r8, r0
 8009766:	4689      	mov	r9, r1
 8009768:	4630      	mov	r0, r6
 800976a:	4639      	mov	r1, r7
 800976c:	f7f6 ff4c 	bl	8000608 <__aeabi_dmul>
 8009770:	4602      	mov	r2, r0
 8009772:	460b      	mov	r3, r1
 8009774:	4640      	mov	r0, r8
 8009776:	4649      	mov	r1, r9
 8009778:	f7f6 fd90 	bl	800029c <__adddf3>
 800977c:	4652      	mov	r2, sl
 800977e:	465b      	mov	r3, fp
 8009780:	4606      	mov	r6, r0
 8009782:	460f      	mov	r7, r1
 8009784:	4620      	mov	r0, r4
 8009786:	4629      	mov	r1, r5
 8009788:	f7f6 ff3e 	bl	8000608 <__aeabi_dmul>
 800978c:	460b      	mov	r3, r1
 800978e:	4602      	mov	r2, r0
 8009790:	4680      	mov	r8, r0
 8009792:	4689      	mov	r9, r1
 8009794:	4630      	mov	r0, r6
 8009796:	4639      	mov	r1, r7
 8009798:	f7f6 fd80 	bl	800029c <__adddf3>
 800979c:	4b17      	ldr	r3, [pc, #92]	@ (80097fc <__ieee754_pow+0x41c>)
 800979e:	4299      	cmp	r1, r3
 80097a0:	4604      	mov	r4, r0
 80097a2:	460d      	mov	r5, r1
 80097a4:	468a      	mov	sl, r1
 80097a6:	468b      	mov	fp, r1
 80097a8:	f340 82ef 	ble.w	8009d8a <__ieee754_pow+0x9aa>
 80097ac:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80097b0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80097b4:	4303      	orrs	r3, r0
 80097b6:	f000 81e8 	beq.w	8009b8a <__ieee754_pow+0x7aa>
 80097ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097be:	2200      	movs	r2, #0
 80097c0:	2300      	movs	r3, #0
 80097c2:	f7f7 f993 	bl	8000aec <__aeabi_dcmplt>
 80097c6:	3800      	subs	r0, #0
 80097c8:	bf18      	it	ne
 80097ca:	2001      	movne	r0, #1
 80097cc:	e710      	b.n	80095f0 <__ieee754_pow+0x210>
 80097ce:	bf00      	nop
 80097d0:	60000000 	.word	0x60000000
 80097d4:	3ff71547 	.word	0x3ff71547
 80097d8:	f85ddf44 	.word	0xf85ddf44
 80097dc:	3e54ae0b 	.word	0x3e54ae0b
 80097e0:	55555555 	.word	0x55555555
 80097e4:	3fd55555 	.word	0x3fd55555
 80097e8:	652b82fe 	.word	0x652b82fe
 80097ec:	3ff71547 	.word	0x3ff71547
 80097f0:	3ff00000 	.word	0x3ff00000
 80097f4:	3fd00000 	.word	0x3fd00000
 80097f8:	3fe00000 	.word	0x3fe00000
 80097fc:	408fffff 	.word	0x408fffff
 8009800:	4bd5      	ldr	r3, [pc, #852]	@ (8009b58 <__ieee754_pow+0x778>)
 8009802:	402b      	ands	r3, r5
 8009804:	2200      	movs	r2, #0
 8009806:	b92b      	cbnz	r3, 8009814 <__ieee754_pow+0x434>
 8009808:	4bd4      	ldr	r3, [pc, #848]	@ (8009b5c <__ieee754_pow+0x77c>)
 800980a:	f7f6 fefd 	bl	8000608 <__aeabi_dmul>
 800980e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009812:	468b      	mov	fp, r1
 8009814:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009818:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800981c:	4413      	add	r3, r2
 800981e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009820:	4bcf      	ldr	r3, [pc, #828]	@ (8009b60 <__ieee754_pow+0x780>)
 8009822:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009826:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800982a:	459b      	cmp	fp, r3
 800982c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009830:	dd08      	ble.n	8009844 <__ieee754_pow+0x464>
 8009832:	4bcc      	ldr	r3, [pc, #816]	@ (8009b64 <__ieee754_pow+0x784>)
 8009834:	459b      	cmp	fp, r3
 8009836:	f340 81a5 	ble.w	8009b84 <__ieee754_pow+0x7a4>
 800983a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800983c:	3301      	adds	r3, #1
 800983e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009840:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009844:	f04f 0a00 	mov.w	sl, #0
 8009848:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800984c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800984e:	4bc6      	ldr	r3, [pc, #792]	@ (8009b68 <__ieee754_pow+0x788>)
 8009850:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009854:	ed93 7b00 	vldr	d7, [r3]
 8009858:	4629      	mov	r1, r5
 800985a:	ec53 2b17 	vmov	r2, r3, d7
 800985e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009862:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009866:	f7f6 fd17 	bl	8000298 <__aeabi_dsub>
 800986a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800986e:	4606      	mov	r6, r0
 8009870:	460f      	mov	r7, r1
 8009872:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009876:	f7f6 fd11 	bl	800029c <__adddf3>
 800987a:	4602      	mov	r2, r0
 800987c:	460b      	mov	r3, r1
 800987e:	2000      	movs	r0, #0
 8009880:	49ba      	ldr	r1, [pc, #744]	@ (8009b6c <__ieee754_pow+0x78c>)
 8009882:	f7f6 ffeb 	bl	800085c <__aeabi_ddiv>
 8009886:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800988a:	4602      	mov	r2, r0
 800988c:	460b      	mov	r3, r1
 800988e:	4630      	mov	r0, r6
 8009890:	4639      	mov	r1, r7
 8009892:	f7f6 feb9 	bl	8000608 <__aeabi_dmul>
 8009896:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800989a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800989e:	106d      	asrs	r5, r5, #1
 80098a0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80098a4:	f04f 0b00 	mov.w	fp, #0
 80098a8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80098ac:	4661      	mov	r1, ip
 80098ae:	2200      	movs	r2, #0
 80098b0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80098b4:	4658      	mov	r0, fp
 80098b6:	46e1      	mov	r9, ip
 80098b8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80098bc:	4614      	mov	r4, r2
 80098be:	461d      	mov	r5, r3
 80098c0:	f7f6 fea2 	bl	8000608 <__aeabi_dmul>
 80098c4:	4602      	mov	r2, r0
 80098c6:	460b      	mov	r3, r1
 80098c8:	4630      	mov	r0, r6
 80098ca:	4639      	mov	r1, r7
 80098cc:	f7f6 fce4 	bl	8000298 <__aeabi_dsub>
 80098d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098d4:	4606      	mov	r6, r0
 80098d6:	460f      	mov	r7, r1
 80098d8:	4620      	mov	r0, r4
 80098da:	4629      	mov	r1, r5
 80098dc:	f7f6 fcdc 	bl	8000298 <__aeabi_dsub>
 80098e0:	4602      	mov	r2, r0
 80098e2:	460b      	mov	r3, r1
 80098e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098e8:	f7f6 fcd6 	bl	8000298 <__aeabi_dsub>
 80098ec:	465a      	mov	r2, fp
 80098ee:	464b      	mov	r3, r9
 80098f0:	f7f6 fe8a 	bl	8000608 <__aeabi_dmul>
 80098f4:	4602      	mov	r2, r0
 80098f6:	460b      	mov	r3, r1
 80098f8:	4630      	mov	r0, r6
 80098fa:	4639      	mov	r1, r7
 80098fc:	f7f6 fccc 	bl	8000298 <__aeabi_dsub>
 8009900:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009904:	f7f6 fe80 	bl	8000608 <__aeabi_dmul>
 8009908:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800990c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009910:	4610      	mov	r0, r2
 8009912:	4619      	mov	r1, r3
 8009914:	f7f6 fe78 	bl	8000608 <__aeabi_dmul>
 8009918:	a37d      	add	r3, pc, #500	@ (adr r3, 8009b10 <__ieee754_pow+0x730>)
 800991a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991e:	4604      	mov	r4, r0
 8009920:	460d      	mov	r5, r1
 8009922:	f7f6 fe71 	bl	8000608 <__aeabi_dmul>
 8009926:	a37c      	add	r3, pc, #496	@ (adr r3, 8009b18 <__ieee754_pow+0x738>)
 8009928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992c:	f7f6 fcb6 	bl	800029c <__adddf3>
 8009930:	4622      	mov	r2, r4
 8009932:	462b      	mov	r3, r5
 8009934:	f7f6 fe68 	bl	8000608 <__aeabi_dmul>
 8009938:	a379      	add	r3, pc, #484	@ (adr r3, 8009b20 <__ieee754_pow+0x740>)
 800993a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993e:	f7f6 fcad 	bl	800029c <__adddf3>
 8009942:	4622      	mov	r2, r4
 8009944:	462b      	mov	r3, r5
 8009946:	f7f6 fe5f 	bl	8000608 <__aeabi_dmul>
 800994a:	a377      	add	r3, pc, #476	@ (adr r3, 8009b28 <__ieee754_pow+0x748>)
 800994c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009950:	f7f6 fca4 	bl	800029c <__adddf3>
 8009954:	4622      	mov	r2, r4
 8009956:	462b      	mov	r3, r5
 8009958:	f7f6 fe56 	bl	8000608 <__aeabi_dmul>
 800995c:	a374      	add	r3, pc, #464	@ (adr r3, 8009b30 <__ieee754_pow+0x750>)
 800995e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009962:	f7f6 fc9b 	bl	800029c <__adddf3>
 8009966:	4622      	mov	r2, r4
 8009968:	462b      	mov	r3, r5
 800996a:	f7f6 fe4d 	bl	8000608 <__aeabi_dmul>
 800996e:	a372      	add	r3, pc, #456	@ (adr r3, 8009b38 <__ieee754_pow+0x758>)
 8009970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009974:	f7f6 fc92 	bl	800029c <__adddf3>
 8009978:	4622      	mov	r2, r4
 800997a:	4606      	mov	r6, r0
 800997c:	460f      	mov	r7, r1
 800997e:	462b      	mov	r3, r5
 8009980:	4620      	mov	r0, r4
 8009982:	4629      	mov	r1, r5
 8009984:	f7f6 fe40 	bl	8000608 <__aeabi_dmul>
 8009988:	4602      	mov	r2, r0
 800998a:	460b      	mov	r3, r1
 800998c:	4630      	mov	r0, r6
 800998e:	4639      	mov	r1, r7
 8009990:	f7f6 fe3a 	bl	8000608 <__aeabi_dmul>
 8009994:	465a      	mov	r2, fp
 8009996:	4604      	mov	r4, r0
 8009998:	460d      	mov	r5, r1
 800999a:	464b      	mov	r3, r9
 800999c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099a0:	f7f6 fc7c 	bl	800029c <__adddf3>
 80099a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099a8:	f7f6 fe2e 	bl	8000608 <__aeabi_dmul>
 80099ac:	4622      	mov	r2, r4
 80099ae:	462b      	mov	r3, r5
 80099b0:	f7f6 fc74 	bl	800029c <__adddf3>
 80099b4:	465a      	mov	r2, fp
 80099b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80099ba:	464b      	mov	r3, r9
 80099bc:	4658      	mov	r0, fp
 80099be:	4649      	mov	r1, r9
 80099c0:	f7f6 fe22 	bl	8000608 <__aeabi_dmul>
 80099c4:	4b6a      	ldr	r3, [pc, #424]	@ (8009b70 <__ieee754_pow+0x790>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	4606      	mov	r6, r0
 80099ca:	460f      	mov	r7, r1
 80099cc:	f7f6 fc66 	bl	800029c <__adddf3>
 80099d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099d4:	f7f6 fc62 	bl	800029c <__adddf3>
 80099d8:	46d8      	mov	r8, fp
 80099da:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80099de:	460d      	mov	r5, r1
 80099e0:	465a      	mov	r2, fp
 80099e2:	460b      	mov	r3, r1
 80099e4:	4640      	mov	r0, r8
 80099e6:	4649      	mov	r1, r9
 80099e8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80099ec:	f7f6 fe0c 	bl	8000608 <__aeabi_dmul>
 80099f0:	465c      	mov	r4, fp
 80099f2:	4680      	mov	r8, r0
 80099f4:	4689      	mov	r9, r1
 80099f6:	4b5e      	ldr	r3, [pc, #376]	@ (8009b70 <__ieee754_pow+0x790>)
 80099f8:	2200      	movs	r2, #0
 80099fa:	4620      	mov	r0, r4
 80099fc:	4629      	mov	r1, r5
 80099fe:	f7f6 fc4b 	bl	8000298 <__aeabi_dsub>
 8009a02:	4632      	mov	r2, r6
 8009a04:	463b      	mov	r3, r7
 8009a06:	f7f6 fc47 	bl	8000298 <__aeabi_dsub>
 8009a0a:	4602      	mov	r2, r0
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a12:	f7f6 fc41 	bl	8000298 <__aeabi_dsub>
 8009a16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a1a:	f7f6 fdf5 	bl	8000608 <__aeabi_dmul>
 8009a1e:	4622      	mov	r2, r4
 8009a20:	4606      	mov	r6, r0
 8009a22:	460f      	mov	r7, r1
 8009a24:	462b      	mov	r3, r5
 8009a26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a2a:	f7f6 fded 	bl	8000608 <__aeabi_dmul>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	460b      	mov	r3, r1
 8009a32:	4630      	mov	r0, r6
 8009a34:	4639      	mov	r1, r7
 8009a36:	f7f6 fc31 	bl	800029c <__adddf3>
 8009a3a:	4606      	mov	r6, r0
 8009a3c:	460f      	mov	r7, r1
 8009a3e:	4602      	mov	r2, r0
 8009a40:	460b      	mov	r3, r1
 8009a42:	4640      	mov	r0, r8
 8009a44:	4649      	mov	r1, r9
 8009a46:	f7f6 fc29 	bl	800029c <__adddf3>
 8009a4a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8009a4e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009b40 <__ieee754_pow+0x760>)
 8009a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a54:	4658      	mov	r0, fp
 8009a56:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8009a5a:	460d      	mov	r5, r1
 8009a5c:	f7f6 fdd4 	bl	8000608 <__aeabi_dmul>
 8009a60:	465c      	mov	r4, fp
 8009a62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a66:	4642      	mov	r2, r8
 8009a68:	464b      	mov	r3, r9
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	f7f6 fc13 	bl	8000298 <__aeabi_dsub>
 8009a72:	4602      	mov	r2, r0
 8009a74:	460b      	mov	r3, r1
 8009a76:	4630      	mov	r0, r6
 8009a78:	4639      	mov	r1, r7
 8009a7a:	f7f6 fc0d 	bl	8000298 <__aeabi_dsub>
 8009a7e:	a332      	add	r3, pc, #200	@ (adr r3, 8009b48 <__ieee754_pow+0x768>)
 8009a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a84:	f7f6 fdc0 	bl	8000608 <__aeabi_dmul>
 8009a88:	a331      	add	r3, pc, #196	@ (adr r3, 8009b50 <__ieee754_pow+0x770>)
 8009a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8e:	4606      	mov	r6, r0
 8009a90:	460f      	mov	r7, r1
 8009a92:	4620      	mov	r0, r4
 8009a94:	4629      	mov	r1, r5
 8009a96:	f7f6 fdb7 	bl	8000608 <__aeabi_dmul>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	460b      	mov	r3, r1
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	4639      	mov	r1, r7
 8009aa2:	f7f6 fbfb 	bl	800029c <__adddf3>
 8009aa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009aa8:	4b32      	ldr	r3, [pc, #200]	@ (8009b74 <__ieee754_pow+0x794>)
 8009aaa:	4413      	add	r3, r2
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	f7f6 fbf4 	bl	800029c <__adddf3>
 8009ab4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009ab8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009aba:	f7f6 fd3b 	bl	8000534 <__aeabi_i2d>
 8009abe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8009b78 <__ieee754_pow+0x798>)
 8009ac2:	4413      	add	r3, r2
 8009ac4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ac8:	4606      	mov	r6, r0
 8009aca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ace:	460f      	mov	r7, r1
 8009ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ad4:	f7f6 fbe2 	bl	800029c <__adddf3>
 8009ad8:	4642      	mov	r2, r8
 8009ada:	464b      	mov	r3, r9
 8009adc:	f7f6 fbde 	bl	800029c <__adddf3>
 8009ae0:	4632      	mov	r2, r6
 8009ae2:	463b      	mov	r3, r7
 8009ae4:	f7f6 fbda 	bl	800029c <__adddf3>
 8009ae8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009aec:	4632      	mov	r2, r6
 8009aee:	463b      	mov	r3, r7
 8009af0:	4658      	mov	r0, fp
 8009af2:	460d      	mov	r5, r1
 8009af4:	f7f6 fbd0 	bl	8000298 <__aeabi_dsub>
 8009af8:	4642      	mov	r2, r8
 8009afa:	464b      	mov	r3, r9
 8009afc:	f7f6 fbcc 	bl	8000298 <__aeabi_dsub>
 8009b00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b04:	f7f6 fbc8 	bl	8000298 <__aeabi_dsub>
 8009b08:	465c      	mov	r4, fp
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	e036      	b.n	8009b7c <__ieee754_pow+0x79c>
 8009b0e:	bf00      	nop
 8009b10:	4a454eef 	.word	0x4a454eef
 8009b14:	3fca7e28 	.word	0x3fca7e28
 8009b18:	93c9db65 	.word	0x93c9db65
 8009b1c:	3fcd864a 	.word	0x3fcd864a
 8009b20:	a91d4101 	.word	0xa91d4101
 8009b24:	3fd17460 	.word	0x3fd17460
 8009b28:	518f264d 	.word	0x518f264d
 8009b2c:	3fd55555 	.word	0x3fd55555
 8009b30:	db6fabff 	.word	0xdb6fabff
 8009b34:	3fdb6db6 	.word	0x3fdb6db6
 8009b38:	33333303 	.word	0x33333303
 8009b3c:	3fe33333 	.word	0x3fe33333
 8009b40:	e0000000 	.word	0xe0000000
 8009b44:	3feec709 	.word	0x3feec709
 8009b48:	dc3a03fd 	.word	0xdc3a03fd
 8009b4c:	3feec709 	.word	0x3feec709
 8009b50:	145b01f5 	.word	0x145b01f5
 8009b54:	be3e2fe0 	.word	0xbe3e2fe0
 8009b58:	7ff00000 	.word	0x7ff00000
 8009b5c:	43400000 	.word	0x43400000
 8009b60:	0003988e 	.word	0x0003988e
 8009b64:	000bb679 	.word	0x000bb679
 8009b68:	0800abf8 	.word	0x0800abf8
 8009b6c:	3ff00000 	.word	0x3ff00000
 8009b70:	40080000 	.word	0x40080000
 8009b74:	0800abd8 	.word	0x0800abd8
 8009b78:	0800abe8 	.word	0x0800abe8
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b82:	e5d7      	b.n	8009734 <__ieee754_pow+0x354>
 8009b84:	f04f 0a01 	mov.w	sl, #1
 8009b88:	e65e      	b.n	8009848 <__ieee754_pow+0x468>
 8009b8a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8009e5c <__ieee754_pow+0xa7c>)
 8009b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b90:	4630      	mov	r0, r6
 8009b92:	4639      	mov	r1, r7
 8009b94:	f7f6 fb82 	bl	800029c <__adddf3>
 8009b98:	4642      	mov	r2, r8
 8009b9a:	e9cd 0100 	strd	r0, r1, [sp]
 8009b9e:	464b      	mov	r3, r9
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	4629      	mov	r1, r5
 8009ba4:	f7f6 fb78 	bl	8000298 <__aeabi_dsub>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	460b      	mov	r3, r1
 8009bac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bb0:	f7f6 ffba 	bl	8000b28 <__aeabi_dcmpgt>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	f47f ae00 	bne.w	80097ba <__ieee754_pow+0x3da>
 8009bba:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009bbe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009bc2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009bc6:	fa43 fa0a 	asr.w	sl, r3, sl
 8009bca:	44da      	add	sl, fp
 8009bcc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009bd0:	489d      	ldr	r0, [pc, #628]	@ (8009e48 <__ieee754_pow+0xa68>)
 8009bd2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009bd6:	4108      	asrs	r0, r1
 8009bd8:	ea00 030a 	and.w	r3, r0, sl
 8009bdc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009be0:	f1c1 0114 	rsb	r1, r1, #20
 8009be4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009be8:	fa4a fa01 	asr.w	sl, sl, r1
 8009bec:	f1bb 0f00 	cmp.w	fp, #0
 8009bf0:	4640      	mov	r0, r8
 8009bf2:	4649      	mov	r1, r9
 8009bf4:	f04f 0200 	mov.w	r2, #0
 8009bf8:	bfb8      	it	lt
 8009bfa:	f1ca 0a00 	rsblt	sl, sl, #0
 8009bfe:	f7f6 fb4b 	bl	8000298 <__aeabi_dsub>
 8009c02:	4680      	mov	r8, r0
 8009c04:	4689      	mov	r9, r1
 8009c06:	4632      	mov	r2, r6
 8009c08:	463b      	mov	r3, r7
 8009c0a:	4640      	mov	r0, r8
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	f7f6 fb45 	bl	800029c <__adddf3>
 8009c12:	2400      	movs	r4, #0
 8009c14:	a37c      	add	r3, pc, #496	@ (adr r3, 8009e08 <__ieee754_pow+0xa28>)
 8009c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1a:	4620      	mov	r0, r4
 8009c1c:	460d      	mov	r5, r1
 8009c1e:	f7f6 fcf3 	bl	8000608 <__aeabi_dmul>
 8009c22:	4642      	mov	r2, r8
 8009c24:	e9cd 0100 	strd	r0, r1, [sp]
 8009c28:	464b      	mov	r3, r9
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	f7f6 fb33 	bl	8000298 <__aeabi_dsub>
 8009c32:	4602      	mov	r2, r0
 8009c34:	460b      	mov	r3, r1
 8009c36:	4630      	mov	r0, r6
 8009c38:	4639      	mov	r1, r7
 8009c3a:	f7f6 fb2d 	bl	8000298 <__aeabi_dsub>
 8009c3e:	a374      	add	r3, pc, #464	@ (adr r3, 8009e10 <__ieee754_pow+0xa30>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	f7f6 fce0 	bl	8000608 <__aeabi_dmul>
 8009c48:	a373      	add	r3, pc, #460	@ (adr r3, 8009e18 <__ieee754_pow+0xa38>)
 8009c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4e:	4680      	mov	r8, r0
 8009c50:	4689      	mov	r9, r1
 8009c52:	4620      	mov	r0, r4
 8009c54:	4629      	mov	r1, r5
 8009c56:	f7f6 fcd7 	bl	8000608 <__aeabi_dmul>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	4640      	mov	r0, r8
 8009c60:	4649      	mov	r1, r9
 8009c62:	f7f6 fb1b 	bl	800029c <__adddf3>
 8009c66:	4604      	mov	r4, r0
 8009c68:	460d      	mov	r5, r1
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c72:	f7f6 fb13 	bl	800029c <__adddf3>
 8009c76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c7a:	4680      	mov	r8, r0
 8009c7c:	4689      	mov	r9, r1
 8009c7e:	f7f6 fb0b 	bl	8000298 <__aeabi_dsub>
 8009c82:	4602      	mov	r2, r0
 8009c84:	460b      	mov	r3, r1
 8009c86:	4620      	mov	r0, r4
 8009c88:	4629      	mov	r1, r5
 8009c8a:	f7f6 fb05 	bl	8000298 <__aeabi_dsub>
 8009c8e:	4642      	mov	r2, r8
 8009c90:	4606      	mov	r6, r0
 8009c92:	460f      	mov	r7, r1
 8009c94:	464b      	mov	r3, r9
 8009c96:	4640      	mov	r0, r8
 8009c98:	4649      	mov	r1, r9
 8009c9a:	f7f6 fcb5 	bl	8000608 <__aeabi_dmul>
 8009c9e:	a360      	add	r3, pc, #384	@ (adr r3, 8009e20 <__ieee754_pow+0xa40>)
 8009ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca4:	4604      	mov	r4, r0
 8009ca6:	460d      	mov	r5, r1
 8009ca8:	f7f6 fcae 	bl	8000608 <__aeabi_dmul>
 8009cac:	a35e      	add	r3, pc, #376	@ (adr r3, 8009e28 <__ieee754_pow+0xa48>)
 8009cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb2:	f7f6 faf1 	bl	8000298 <__aeabi_dsub>
 8009cb6:	4622      	mov	r2, r4
 8009cb8:	462b      	mov	r3, r5
 8009cba:	f7f6 fca5 	bl	8000608 <__aeabi_dmul>
 8009cbe:	a35c      	add	r3, pc, #368	@ (adr r3, 8009e30 <__ieee754_pow+0xa50>)
 8009cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc4:	f7f6 faea 	bl	800029c <__adddf3>
 8009cc8:	4622      	mov	r2, r4
 8009cca:	462b      	mov	r3, r5
 8009ccc:	f7f6 fc9c 	bl	8000608 <__aeabi_dmul>
 8009cd0:	a359      	add	r3, pc, #356	@ (adr r3, 8009e38 <__ieee754_pow+0xa58>)
 8009cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd6:	f7f6 fadf 	bl	8000298 <__aeabi_dsub>
 8009cda:	4622      	mov	r2, r4
 8009cdc:	462b      	mov	r3, r5
 8009cde:	f7f6 fc93 	bl	8000608 <__aeabi_dmul>
 8009ce2:	a357      	add	r3, pc, #348	@ (adr r3, 8009e40 <__ieee754_pow+0xa60>)
 8009ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce8:	f7f6 fad8 	bl	800029c <__adddf3>
 8009cec:	4622      	mov	r2, r4
 8009cee:	462b      	mov	r3, r5
 8009cf0:	f7f6 fc8a 	bl	8000608 <__aeabi_dmul>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	4640      	mov	r0, r8
 8009cfa:	4649      	mov	r1, r9
 8009cfc:	f7f6 facc 	bl	8000298 <__aeabi_dsub>
 8009d00:	4604      	mov	r4, r0
 8009d02:	460d      	mov	r5, r1
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	4640      	mov	r0, r8
 8009d0a:	4649      	mov	r1, r9
 8009d0c:	f7f6 fc7c 	bl	8000608 <__aeabi_dmul>
 8009d10:	2200      	movs	r2, #0
 8009d12:	e9cd 0100 	strd	r0, r1, [sp]
 8009d16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	4629      	mov	r1, r5
 8009d1e:	f7f6 fabb 	bl	8000298 <__aeabi_dsub>
 8009d22:	4602      	mov	r2, r0
 8009d24:	460b      	mov	r3, r1
 8009d26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d2a:	f7f6 fd97 	bl	800085c <__aeabi_ddiv>
 8009d2e:	4632      	mov	r2, r6
 8009d30:	4604      	mov	r4, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	463b      	mov	r3, r7
 8009d36:	4640      	mov	r0, r8
 8009d38:	4649      	mov	r1, r9
 8009d3a:	f7f6 fc65 	bl	8000608 <__aeabi_dmul>
 8009d3e:	4632      	mov	r2, r6
 8009d40:	463b      	mov	r3, r7
 8009d42:	f7f6 faab 	bl	800029c <__adddf3>
 8009d46:	4602      	mov	r2, r0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	4629      	mov	r1, r5
 8009d4e:	f7f6 faa3 	bl	8000298 <__aeabi_dsub>
 8009d52:	4642      	mov	r2, r8
 8009d54:	464b      	mov	r3, r9
 8009d56:	f7f6 fa9f 	bl	8000298 <__aeabi_dsub>
 8009d5a:	460b      	mov	r3, r1
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	493b      	ldr	r1, [pc, #236]	@ (8009e4c <__ieee754_pow+0xa6c>)
 8009d60:	2000      	movs	r0, #0
 8009d62:	f7f6 fa99 	bl	8000298 <__aeabi_dsub>
 8009d66:	ec41 0b10 	vmov	d0, r0, r1
 8009d6a:	ee10 3a90 	vmov	r3, s1
 8009d6e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009d72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d76:	da30      	bge.n	8009dda <__ieee754_pow+0x9fa>
 8009d78:	4650      	mov	r0, sl
 8009d7a:	f000 f87d 	bl	8009e78 <scalbn>
 8009d7e:	ec51 0b10 	vmov	r0, r1, d0
 8009d82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d86:	f7ff bbd2 	b.w	800952e <__ieee754_pow+0x14e>
 8009d8a:	4c31      	ldr	r4, [pc, #196]	@ (8009e50 <__ieee754_pow+0xa70>)
 8009d8c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d90:	42a3      	cmp	r3, r4
 8009d92:	d91a      	bls.n	8009dca <__ieee754_pow+0x9ea>
 8009d94:	4b2f      	ldr	r3, [pc, #188]	@ (8009e54 <__ieee754_pow+0xa74>)
 8009d96:	440b      	add	r3, r1
 8009d98:	4303      	orrs	r3, r0
 8009d9a:	d009      	beq.n	8009db0 <__ieee754_pow+0x9d0>
 8009d9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009da0:	2200      	movs	r2, #0
 8009da2:	2300      	movs	r3, #0
 8009da4:	f7f6 fea2 	bl	8000aec <__aeabi_dcmplt>
 8009da8:	3800      	subs	r0, #0
 8009daa:	bf18      	it	ne
 8009dac:	2001      	movne	r0, #1
 8009dae:	e42b      	b.n	8009608 <__ieee754_pow+0x228>
 8009db0:	4642      	mov	r2, r8
 8009db2:	464b      	mov	r3, r9
 8009db4:	f7f6 fa70 	bl	8000298 <__aeabi_dsub>
 8009db8:	4632      	mov	r2, r6
 8009dba:	463b      	mov	r3, r7
 8009dbc:	f7f6 feaa 	bl	8000b14 <__aeabi_dcmpge>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d1eb      	bne.n	8009d9c <__ieee754_pow+0x9bc>
 8009dc4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8009e64 <__ieee754_pow+0xa84>
 8009dc8:	e6f7      	b.n	8009bba <__ieee754_pow+0x7da>
 8009dca:	469a      	mov	sl, r3
 8009dcc:	4b22      	ldr	r3, [pc, #136]	@ (8009e58 <__ieee754_pow+0xa78>)
 8009dce:	459a      	cmp	sl, r3
 8009dd0:	f63f aef3 	bhi.w	8009bba <__ieee754_pow+0x7da>
 8009dd4:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009dd8:	e715      	b.n	8009c06 <__ieee754_pow+0x826>
 8009dda:	ec51 0b10 	vmov	r0, r1, d0
 8009dde:	4619      	mov	r1, r3
 8009de0:	e7cf      	b.n	8009d82 <__ieee754_pow+0x9a2>
 8009de2:	491a      	ldr	r1, [pc, #104]	@ (8009e4c <__ieee754_pow+0xa6c>)
 8009de4:	2000      	movs	r0, #0
 8009de6:	f7ff bb18 	b.w	800941a <__ieee754_pow+0x3a>
 8009dea:	2000      	movs	r0, #0
 8009dec:	2100      	movs	r1, #0
 8009dee:	f7ff bb14 	b.w	800941a <__ieee754_pow+0x3a>
 8009df2:	4630      	mov	r0, r6
 8009df4:	4639      	mov	r1, r7
 8009df6:	f7ff bb10 	b.w	800941a <__ieee754_pow+0x3a>
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	f7ff bb5e 	b.w	80094bc <__ieee754_pow+0xdc>
 8009e00:	2400      	movs	r4, #0
 8009e02:	f7ff bb49 	b.w	8009498 <__ieee754_pow+0xb8>
 8009e06:	bf00      	nop
 8009e08:	00000000 	.word	0x00000000
 8009e0c:	3fe62e43 	.word	0x3fe62e43
 8009e10:	fefa39ef 	.word	0xfefa39ef
 8009e14:	3fe62e42 	.word	0x3fe62e42
 8009e18:	0ca86c39 	.word	0x0ca86c39
 8009e1c:	be205c61 	.word	0xbe205c61
 8009e20:	72bea4d0 	.word	0x72bea4d0
 8009e24:	3e663769 	.word	0x3e663769
 8009e28:	c5d26bf1 	.word	0xc5d26bf1
 8009e2c:	3ebbbd41 	.word	0x3ebbbd41
 8009e30:	af25de2c 	.word	0xaf25de2c
 8009e34:	3f11566a 	.word	0x3f11566a
 8009e38:	16bebd93 	.word	0x16bebd93
 8009e3c:	3f66c16c 	.word	0x3f66c16c
 8009e40:	5555553e 	.word	0x5555553e
 8009e44:	3fc55555 	.word	0x3fc55555
 8009e48:	fff00000 	.word	0xfff00000
 8009e4c:	3ff00000 	.word	0x3ff00000
 8009e50:	4090cbff 	.word	0x4090cbff
 8009e54:	3f6f3400 	.word	0x3f6f3400
 8009e58:	3fe00000 	.word	0x3fe00000
 8009e5c:	652b82fe 	.word	0x652b82fe
 8009e60:	3c971547 	.word	0x3c971547
 8009e64:	4090cc00 	.word	0x4090cc00

08009e68 <fabs>:
 8009e68:	ec51 0b10 	vmov	r0, r1, d0
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009e72:	ec43 2b10 	vmov	d0, r2, r3
 8009e76:	4770      	bx	lr

08009e78 <scalbn>:
 8009e78:	b570      	push	{r4, r5, r6, lr}
 8009e7a:	ec55 4b10 	vmov	r4, r5, d0
 8009e7e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009e82:	4606      	mov	r6, r0
 8009e84:	462b      	mov	r3, r5
 8009e86:	b991      	cbnz	r1, 8009eae <scalbn+0x36>
 8009e88:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009e8c:	4323      	orrs	r3, r4
 8009e8e:	d03d      	beq.n	8009f0c <scalbn+0x94>
 8009e90:	4b35      	ldr	r3, [pc, #212]	@ (8009f68 <scalbn+0xf0>)
 8009e92:	4620      	mov	r0, r4
 8009e94:	4629      	mov	r1, r5
 8009e96:	2200      	movs	r2, #0
 8009e98:	f7f6 fbb6 	bl	8000608 <__aeabi_dmul>
 8009e9c:	4b33      	ldr	r3, [pc, #204]	@ (8009f6c <scalbn+0xf4>)
 8009e9e:	429e      	cmp	r6, r3
 8009ea0:	4604      	mov	r4, r0
 8009ea2:	460d      	mov	r5, r1
 8009ea4:	da0f      	bge.n	8009ec6 <scalbn+0x4e>
 8009ea6:	a328      	add	r3, pc, #160	@ (adr r3, 8009f48 <scalbn+0xd0>)
 8009ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eac:	e01e      	b.n	8009eec <scalbn+0x74>
 8009eae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009eb2:	4291      	cmp	r1, r2
 8009eb4:	d10b      	bne.n	8009ece <scalbn+0x56>
 8009eb6:	4622      	mov	r2, r4
 8009eb8:	4620      	mov	r0, r4
 8009eba:	4629      	mov	r1, r5
 8009ebc:	f7f6 f9ee 	bl	800029c <__adddf3>
 8009ec0:	4604      	mov	r4, r0
 8009ec2:	460d      	mov	r5, r1
 8009ec4:	e022      	b.n	8009f0c <scalbn+0x94>
 8009ec6:	460b      	mov	r3, r1
 8009ec8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009ecc:	3936      	subs	r1, #54	@ 0x36
 8009ece:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009ed2:	4296      	cmp	r6, r2
 8009ed4:	dd0d      	ble.n	8009ef2 <scalbn+0x7a>
 8009ed6:	2d00      	cmp	r5, #0
 8009ed8:	a11d      	add	r1, pc, #116	@ (adr r1, 8009f50 <scalbn+0xd8>)
 8009eda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ede:	da02      	bge.n	8009ee6 <scalbn+0x6e>
 8009ee0:	a11d      	add	r1, pc, #116	@ (adr r1, 8009f58 <scalbn+0xe0>)
 8009ee2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ee6:	a31a      	add	r3, pc, #104	@ (adr r3, 8009f50 <scalbn+0xd8>)
 8009ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eec:	f7f6 fb8c 	bl	8000608 <__aeabi_dmul>
 8009ef0:	e7e6      	b.n	8009ec0 <scalbn+0x48>
 8009ef2:	1872      	adds	r2, r6, r1
 8009ef4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009ef8:	428a      	cmp	r2, r1
 8009efa:	dcec      	bgt.n	8009ed6 <scalbn+0x5e>
 8009efc:	2a00      	cmp	r2, #0
 8009efe:	dd08      	ble.n	8009f12 <scalbn+0x9a>
 8009f00:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009f04:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009f08:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f0c:	ec45 4b10 	vmov	d0, r4, r5
 8009f10:	bd70      	pop	{r4, r5, r6, pc}
 8009f12:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009f16:	da08      	bge.n	8009f2a <scalbn+0xb2>
 8009f18:	2d00      	cmp	r5, #0
 8009f1a:	a10b      	add	r1, pc, #44	@ (adr r1, 8009f48 <scalbn+0xd0>)
 8009f1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f20:	dac1      	bge.n	8009ea6 <scalbn+0x2e>
 8009f22:	a10f      	add	r1, pc, #60	@ (adr r1, 8009f60 <scalbn+0xe8>)
 8009f24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f28:	e7bd      	b.n	8009ea6 <scalbn+0x2e>
 8009f2a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009f2e:	3236      	adds	r2, #54	@ 0x36
 8009f30:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009f34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f38:	4620      	mov	r0, r4
 8009f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f70 <scalbn+0xf8>)
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	2200      	movs	r2, #0
 8009f40:	e7d4      	b.n	8009eec <scalbn+0x74>
 8009f42:	bf00      	nop
 8009f44:	f3af 8000 	nop.w
 8009f48:	c2f8f359 	.word	0xc2f8f359
 8009f4c:	01a56e1f 	.word	0x01a56e1f
 8009f50:	8800759c 	.word	0x8800759c
 8009f54:	7e37e43c 	.word	0x7e37e43c
 8009f58:	8800759c 	.word	0x8800759c
 8009f5c:	fe37e43c 	.word	0xfe37e43c
 8009f60:	c2f8f359 	.word	0xc2f8f359
 8009f64:	81a56e1f 	.word	0x81a56e1f
 8009f68:	43500000 	.word	0x43500000
 8009f6c:	ffff3cb0 	.word	0xffff3cb0
 8009f70:	3c900000 	.word	0x3c900000

08009f74 <with_errno>:
 8009f74:	b510      	push	{r4, lr}
 8009f76:	ed2d 8b02 	vpush	{d8}
 8009f7a:	eeb0 8a40 	vmov.f32	s16, s0
 8009f7e:	eef0 8a60 	vmov.f32	s17, s1
 8009f82:	4604      	mov	r4, r0
 8009f84:	f7fd f938 	bl	80071f8 <__errno>
 8009f88:	eeb0 0a48 	vmov.f32	s0, s16
 8009f8c:	eef0 0a68 	vmov.f32	s1, s17
 8009f90:	ecbd 8b02 	vpop	{d8}
 8009f94:	6004      	str	r4, [r0, #0]
 8009f96:	bd10      	pop	{r4, pc}

08009f98 <xflow>:
 8009f98:	4603      	mov	r3, r0
 8009f9a:	b507      	push	{r0, r1, r2, lr}
 8009f9c:	ec51 0b10 	vmov	r0, r1, d0
 8009fa0:	b183      	cbz	r3, 8009fc4 <xflow+0x2c>
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009fa8:	e9cd 2300 	strd	r2, r3, [sp]
 8009fac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fb0:	f7f6 fb2a 	bl	8000608 <__aeabi_dmul>
 8009fb4:	ec41 0b10 	vmov	d0, r0, r1
 8009fb8:	2022      	movs	r0, #34	@ 0x22
 8009fba:	b003      	add	sp, #12
 8009fbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fc0:	f7ff bfd8 	b.w	8009f74 <with_errno>
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	e7ee      	b.n	8009fa8 <xflow+0x10>
 8009fca:	0000      	movs	r0, r0
 8009fcc:	0000      	movs	r0, r0
	...

08009fd0 <__math_uflow>:
 8009fd0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009fd8 <__math_uflow+0x8>
 8009fd4:	f7ff bfe0 	b.w	8009f98 <xflow>
 8009fd8:	00000000 	.word	0x00000000
 8009fdc:	10000000 	.word	0x10000000

08009fe0 <__math_oflow>:
 8009fe0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009fe8 <__math_oflow+0x8>
 8009fe4:	f7ff bfd8 	b.w	8009f98 <xflow>
 8009fe8:	00000000 	.word	0x00000000
 8009fec:	70000000 	.word	0x70000000

08009ff0 <__ieee754_sqrt>:
 8009ff0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ff4:	4a68      	ldr	r2, [pc, #416]	@ (800a198 <__ieee754_sqrt+0x1a8>)
 8009ff6:	ec55 4b10 	vmov	r4, r5, d0
 8009ffa:	43aa      	bics	r2, r5
 8009ffc:	462b      	mov	r3, r5
 8009ffe:	4621      	mov	r1, r4
 800a000:	d110      	bne.n	800a024 <__ieee754_sqrt+0x34>
 800a002:	4622      	mov	r2, r4
 800a004:	4620      	mov	r0, r4
 800a006:	4629      	mov	r1, r5
 800a008:	f7f6 fafe 	bl	8000608 <__aeabi_dmul>
 800a00c:	4602      	mov	r2, r0
 800a00e:	460b      	mov	r3, r1
 800a010:	4620      	mov	r0, r4
 800a012:	4629      	mov	r1, r5
 800a014:	f7f6 f942 	bl	800029c <__adddf3>
 800a018:	4604      	mov	r4, r0
 800a01a:	460d      	mov	r5, r1
 800a01c:	ec45 4b10 	vmov	d0, r4, r5
 800a020:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a024:	2d00      	cmp	r5, #0
 800a026:	dc0e      	bgt.n	800a046 <__ieee754_sqrt+0x56>
 800a028:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a02c:	4322      	orrs	r2, r4
 800a02e:	d0f5      	beq.n	800a01c <__ieee754_sqrt+0x2c>
 800a030:	b19d      	cbz	r5, 800a05a <__ieee754_sqrt+0x6a>
 800a032:	4622      	mov	r2, r4
 800a034:	4620      	mov	r0, r4
 800a036:	4629      	mov	r1, r5
 800a038:	f7f6 f92e 	bl	8000298 <__aeabi_dsub>
 800a03c:	4602      	mov	r2, r0
 800a03e:	460b      	mov	r3, r1
 800a040:	f7f6 fc0c 	bl	800085c <__aeabi_ddiv>
 800a044:	e7e8      	b.n	800a018 <__ieee754_sqrt+0x28>
 800a046:	152a      	asrs	r2, r5, #20
 800a048:	d115      	bne.n	800a076 <__ieee754_sqrt+0x86>
 800a04a:	2000      	movs	r0, #0
 800a04c:	e009      	b.n	800a062 <__ieee754_sqrt+0x72>
 800a04e:	0acb      	lsrs	r3, r1, #11
 800a050:	3a15      	subs	r2, #21
 800a052:	0549      	lsls	r1, r1, #21
 800a054:	2b00      	cmp	r3, #0
 800a056:	d0fa      	beq.n	800a04e <__ieee754_sqrt+0x5e>
 800a058:	e7f7      	b.n	800a04a <__ieee754_sqrt+0x5a>
 800a05a:	462a      	mov	r2, r5
 800a05c:	e7fa      	b.n	800a054 <__ieee754_sqrt+0x64>
 800a05e:	005b      	lsls	r3, r3, #1
 800a060:	3001      	adds	r0, #1
 800a062:	02dc      	lsls	r4, r3, #11
 800a064:	d5fb      	bpl.n	800a05e <__ieee754_sqrt+0x6e>
 800a066:	1e44      	subs	r4, r0, #1
 800a068:	1b12      	subs	r2, r2, r4
 800a06a:	f1c0 0420 	rsb	r4, r0, #32
 800a06e:	fa21 f404 	lsr.w	r4, r1, r4
 800a072:	4323      	orrs	r3, r4
 800a074:	4081      	lsls	r1, r0
 800a076:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a07a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a07e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a082:	07d2      	lsls	r2, r2, #31
 800a084:	bf5c      	itt	pl
 800a086:	005b      	lslpl	r3, r3, #1
 800a088:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a08c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a090:	bf58      	it	pl
 800a092:	0049      	lslpl	r1, r1, #1
 800a094:	2600      	movs	r6, #0
 800a096:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a09a:	106d      	asrs	r5, r5, #1
 800a09c:	0049      	lsls	r1, r1, #1
 800a09e:	2016      	movs	r0, #22
 800a0a0:	4632      	mov	r2, r6
 800a0a2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a0a6:	1917      	adds	r7, r2, r4
 800a0a8:	429f      	cmp	r7, r3
 800a0aa:	bfde      	ittt	le
 800a0ac:	193a      	addle	r2, r7, r4
 800a0ae:	1bdb      	suble	r3, r3, r7
 800a0b0:	1936      	addle	r6, r6, r4
 800a0b2:	0fcf      	lsrs	r7, r1, #31
 800a0b4:	3801      	subs	r0, #1
 800a0b6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800a0ba:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a0be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a0c2:	d1f0      	bne.n	800a0a6 <__ieee754_sqrt+0xb6>
 800a0c4:	4604      	mov	r4, r0
 800a0c6:	2720      	movs	r7, #32
 800a0c8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	eb00 0e0c 	add.w	lr, r0, ip
 800a0d2:	db02      	blt.n	800a0da <__ieee754_sqrt+0xea>
 800a0d4:	d113      	bne.n	800a0fe <__ieee754_sqrt+0x10e>
 800a0d6:	458e      	cmp	lr, r1
 800a0d8:	d811      	bhi.n	800a0fe <__ieee754_sqrt+0x10e>
 800a0da:	f1be 0f00 	cmp.w	lr, #0
 800a0de:	eb0e 000c 	add.w	r0, lr, ip
 800a0e2:	da42      	bge.n	800a16a <__ieee754_sqrt+0x17a>
 800a0e4:	2800      	cmp	r0, #0
 800a0e6:	db40      	blt.n	800a16a <__ieee754_sqrt+0x17a>
 800a0e8:	f102 0801 	add.w	r8, r2, #1
 800a0ec:	1a9b      	subs	r3, r3, r2
 800a0ee:	458e      	cmp	lr, r1
 800a0f0:	bf88      	it	hi
 800a0f2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a0f6:	eba1 010e 	sub.w	r1, r1, lr
 800a0fa:	4464      	add	r4, ip
 800a0fc:	4642      	mov	r2, r8
 800a0fe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a102:	3f01      	subs	r7, #1
 800a104:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a108:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a10c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a110:	d1dc      	bne.n	800a0cc <__ieee754_sqrt+0xdc>
 800a112:	4319      	orrs	r1, r3
 800a114:	d01b      	beq.n	800a14e <__ieee754_sqrt+0x15e>
 800a116:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a19c <__ieee754_sqrt+0x1ac>
 800a11a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a1a0 <__ieee754_sqrt+0x1b0>
 800a11e:	e9da 0100 	ldrd	r0, r1, [sl]
 800a122:	e9db 2300 	ldrd	r2, r3, [fp]
 800a126:	f7f6 f8b7 	bl	8000298 <__aeabi_dsub>
 800a12a:	e9da 8900 	ldrd	r8, r9, [sl]
 800a12e:	4602      	mov	r2, r0
 800a130:	460b      	mov	r3, r1
 800a132:	4640      	mov	r0, r8
 800a134:	4649      	mov	r1, r9
 800a136:	f7f6 fce3 	bl	8000b00 <__aeabi_dcmple>
 800a13a:	b140      	cbz	r0, 800a14e <__ieee754_sqrt+0x15e>
 800a13c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a140:	e9da 0100 	ldrd	r0, r1, [sl]
 800a144:	e9db 2300 	ldrd	r2, r3, [fp]
 800a148:	d111      	bne.n	800a16e <__ieee754_sqrt+0x17e>
 800a14a:	3601      	adds	r6, #1
 800a14c:	463c      	mov	r4, r7
 800a14e:	1072      	asrs	r2, r6, #1
 800a150:	0863      	lsrs	r3, r4, #1
 800a152:	07f1      	lsls	r1, r6, #31
 800a154:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a158:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a15c:	bf48      	it	mi
 800a15e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a162:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a166:	4618      	mov	r0, r3
 800a168:	e756      	b.n	800a018 <__ieee754_sqrt+0x28>
 800a16a:	4690      	mov	r8, r2
 800a16c:	e7be      	b.n	800a0ec <__ieee754_sqrt+0xfc>
 800a16e:	f7f6 f895 	bl	800029c <__adddf3>
 800a172:	e9da 8900 	ldrd	r8, r9, [sl]
 800a176:	4602      	mov	r2, r0
 800a178:	460b      	mov	r3, r1
 800a17a:	4640      	mov	r0, r8
 800a17c:	4649      	mov	r1, r9
 800a17e:	f7f6 fcb5 	bl	8000aec <__aeabi_dcmplt>
 800a182:	b120      	cbz	r0, 800a18e <__ieee754_sqrt+0x19e>
 800a184:	1ca0      	adds	r0, r4, #2
 800a186:	bf08      	it	eq
 800a188:	3601      	addeq	r6, #1
 800a18a:	3402      	adds	r4, #2
 800a18c:	e7df      	b.n	800a14e <__ieee754_sqrt+0x15e>
 800a18e:	1c63      	adds	r3, r4, #1
 800a190:	f023 0401 	bic.w	r4, r3, #1
 800a194:	e7db      	b.n	800a14e <__ieee754_sqrt+0x15e>
 800a196:	bf00      	nop
 800a198:	7ff00000 	.word	0x7ff00000
 800a19c:	200001f0 	.word	0x200001f0
 800a1a0:	200001e8 	.word	0x200001e8

0800a1a4 <_init>:
 800a1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1a6:	bf00      	nop
 800a1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1aa:	bc08      	pop	{r3}
 800a1ac:	469e      	mov	lr, r3
 800a1ae:	4770      	bx	lr

0800a1b0 <_fini>:
 800a1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b2:	bf00      	nop
 800a1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1b6:	bc08      	pop	{r3}
 800a1b8:	469e      	mov	lr, r3
 800a1ba:	4770      	bx	lr
