$date
	Fri Mar 29 14:03:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andgate_tb $end
$var wire 1 ! y $end
$var parameter 32 " period $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
0$
0#
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
