#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr  4 08:13:44 2022
# Process ID: 21368
# Current directory: C:/Users/armin/Documents/University/Vivado/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7988 C:\Users\armin\Documents\University\Vivado\project_4\project_4.xpr
# Log file: C:/Users/armin/Documents/University/Vivado/project_4/vivado.log
# Journal file: C:/Users/armin/Documents/University/Vivado/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/armin/Documents/University/Vivado/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder_4_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj carry_lookahead_adder_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_lookahead_adder_4_bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_lookahead_adder_4_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <carry_lookahead_adder_4_bit>.  Please compare the definition of block <carry_lookahead_adder_4_bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit_tb.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit carry_lookahead_adder_4_bit_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder_4_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj carry_lookahead_adder_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_lookahead_adder_4_bit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.AND_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.carry_lookahead_adder_4_bit [carry_lookahead_adder_4_bit_defa...]
Compiling architecture tb of entity xil_defaultlib.carry_lookahead_adder_4_bit_tb
Built simulation snapshot carry_lookahead_adder_4_bit_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_4_bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_adder_4_bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  4 08:42:27 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  4 08:42:27 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 918.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_lookahead_adder_4_bit_tb_behav -key {Behavioral:sim_1:Functional:carry_lookahead_adder_4_bit_tb} -tclbatch {carry_lookahead_adder_4_bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source carry_lookahead_adder_4_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_lookahead_adder_4_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 918.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/armin/Documents/University/Vivado/project_6/project_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property top array_multiplier_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj array_multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_6/project_6.srcs/sim_1/new/array_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'array_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_6/project_6.srcs/sim_1/new/carry_lookahead_adder_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_lookahead_adder_4_bit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
"xelab -wto d8f06d7c48b94d2bb8ca5e2f5617d188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot array_multiplier_tb_behav xil_defaultlib.array_multiplier_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d8f06d7c48b94d2bb8ca5e2f5617d188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot array_multiplier_tb_behav xil_defaultlib.array_multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <carry_lookahead_adder_4_bit>.  Please compare the definition of block <carry_lookahead_adder_4_bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/armin/Documents/University/Vivado/project_6/project_6.srcs/sim_1/new/array_multiplier.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit array_multiplier_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj array_multiplier_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
"xelab -wto d8f06d7c48b94d2bb8ca5e2f5617d188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot array_multiplier_tb_behav xil_defaultlib.array_multiplier_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d8f06d7c48b94d2bb8ca5e2f5617d188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot array_multiplier_tb_behav xil_defaultlib.array_multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <carry_lookahead_adder_4_bit>.  Please compare the definition of block <carry_lookahead_adder_4_bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/armin/Documents/University/Vivado/project_6/project_6.srcs/sim_1/new/array_multiplier.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit array_multiplier_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj array_multiplier_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_6/project_6.srcs/sim_1/new/array_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'array_multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
"xelab -wto d8f06d7c48b94d2bb8ca5e2f5617d188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot array_multiplier_tb_behav xil_defaultlib.array_multiplier_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d8f06d7c48b94d2bb8ca5e2f5617d188 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot array_multiplier_tb_behav xil_defaultlib.array_multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.AND_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.carry_lookahead_adder_4_bit [carry_lookahead_adder_4_bit_defa...]
Compiling architecture behavioral of entity xil_defaultlib.array_multiplier [array_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.array_multiplier_tb
Built simulation snapshot array_multiplier_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim/xsim.dir/array_multiplier_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim/xsim.dir/array_multiplier_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  4 09:04:17 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  4 09:04:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 918.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/armin/Documents/University/Vivado/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_multiplier_tb_behav -key {Behavioral:sim_1:Functional:array_multiplier_tb} -tclbatch {array_multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source array_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 918.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 934.930 ; gain = 0.000
close_project
open_project C:/Users/armin/Documents/University/Vivado/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead_adder_4_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj carry_lookahead_adder_4_bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_4/project_4.srcs/sim_1/new/carry_lookahead_adder_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carry_lookahead_adder_4_bit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 459d54057185487e9dfe85f0b766f4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot carry_lookahead_adder_4_bit_tb_behav xil_defaultlib.carry_lookahead_adder_4_bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.AND_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.carry_lookahead_adder_4_bit [carry_lookahead_adder_4_bit_defa...]
Compiling architecture tb of entity xil_defaultlib.carry_lookahead_adder_4_bit_tb
Built simulation snapshot carry_lookahead_adder_4_bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/armin/Documents/University/Vivado/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_lookahead_adder_4_bit_tb_behav -key {Behavioral:sim_1:Functional:carry_lookahead_adder_4_bit_tb} -tclbatch {carry_lookahead_adder_4_bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source carry_lookahead_adder_4_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_lookahead_adder_4_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 09:08:26 2022...
