{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 22:28:06 2020 " "Info: Processing started: Mon Mar 16 22:28:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sjtl -c sjtl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sjtl -c sjtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../2.运算器/exp_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../2.运算器/exp_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_alu-rtl " "Info: Found design unit 1: exp_alu-rtl" {  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_alu " "Info: Found entity 1: exp_alu" {  } { { "../2.运算器/exp_alu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/2.运算器/exp_alu.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sjtl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sjtl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sjtl " "Info: Found entity 1: sjtl" {  } { { "sjtl.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/sjtl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sjtl " "Info: Elaborating entity \"sjtl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Block1.bdf 1 1 " "Warning: Using design file Block1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst " "Info: Elaborating entity \"Block1\" for hierarchy \"Block1:inst\"" {  } { { "sjtl.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/sjtl.bdf" { { 248 776 952 504 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cunchuqi.vhd 2 1 " "Warning: Using design file cunchuqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cunchuqi-rtl " "Info: Found design unit 1: cunchuqi-rtl" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/cunchuqi.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cunchuqi " "Info: Found entity 1: cunchuqi" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/cunchuqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cunchuqi Block1:inst\|cunchuqi:inst " "Info: Elaborating entity \"cunchuqi\" for hierarchy \"Block1:inst\|cunchuqi:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 200 184 344 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst\|LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"Block1:inst\|LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_in.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_in.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Block1:inst\|LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst\|LPM_RAM_IO:inst13\|altram:sram Block1:inst\|LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"Block1:inst\|LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"Block1:inst\|LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 208 544 672 336 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_alu exp_alu:inst1 " "Info: Elaborating entity \"exp_alu\" for hierarchy \"exp_alu:inst1\"" {  } { { "sjtl.bdf" "inst1" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/sjtl.bdf" { { 168 200 328 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t3 inst " "Error: Port \"t3\" does not exist in macrofunction \"inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/模型机2/4.数据通路/Block1.bdf" { { 200 184 344 392 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Error: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 16 22:28:07 2020 " "Error: Processing ended: Mon Mar 16 22:28:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
