==41551== Cachegrind, a cache and branch-prediction profiler
==41551== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41551== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41551== Command: ./liblinear-tmedium data/10B/epsilon
==41551== 
--41551-- warning: L3 cache found, using its data for the LL simulation.
--41551-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41551-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==41551== brk segment overflow in thread #1: can't grow to 0x1015b000
==41551== (see section Limitations in user manual)
==41551== NOTE: further instances of this message will not be shown
==41551== 
==41551== Process terminating with default action of signal 11 (SIGSEGV)
==41551==  Access not within mapped region at address 0x0
==41551==    at 0x113940: read_problem (in /home/tkloda/cortexsuite/cortex/liblinear/liblinear-tmedium)
==41551==    by 0x10922F: main (in /home/tkloda/cortexsuite/cortex/liblinear/liblinear-tmedium)
==41551==  If you believe this happened as a result of a stack
==41551==  overflow in your program's main thread (unlikely but
==41551==  possible), you can try to increase the size of the
==41551==  main thread stack using the --main-stacksize= flag.
==41551==  The main thread stack size used in this run was 8388608.
==41551== 
==41551== I   refs:      1,449,082,046
==41551== I1  misses:            1,295
==41551== LLi misses:            1,288
==41551== I1  miss rate:          0.00%
==41551== LLi miss rate:          0.00%
==41551== 
==41551== D   refs:        413,379,084  (305,717,014 rd   + 107,662,070 wr)
==41551== D1  misses:            3,427  (      2,304 rd   +       1,123 wr)
==41551== LLd misses:            3,425  (      2,302 rd   +       1,123 wr)
==41551== D1  miss rate:           0.0% (        0.0%     +         0.0%  )
==41551== LLd miss rate:           0.0% (        0.0%     +         0.0%  )
==41551== 
==41551== LL refs:               4,722  (      3,599 rd   +       1,123 wr)
==41551== LL misses:             4,713  (      3,590 rd   +       1,123 wr)
==41551== LL miss rate:            0.0% (        0.0%     +         0.0%  )
