

================================================================
== Synthesis Summary Report of 'overlay_fea'
================================================================
+ General Information: 
    * Date:           Tue Mar 26 17:24:08 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        sqi_ap
    * Solution:       solution_SQIs (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |              Modules              |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |              & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ overlay_fea                      |  Timing|  -0.00|    22089|  2.209e+05|         -|    22090|     -|        no|  8 (2%)|  5 (2%)|  1831 (1%)|  2679 (5%)|    -|
    | + overlay_fea_Pipeline_1          |  Timing|  -0.00|     2003|  2.003e+04|         -|     2003|     -|        no|       -|       -|   71 (~0%)|   74 (~0%)|    -|
    |  o Loop 1                         |       -|   7.30|     2001|  2.001e+04|         3|        1|  2000|       yes|       -|       -|          -|          -|    -|
    | + overlay_fea_Pipeline_Loop_mean  |       -|   0.04|    10004|  1.000e+05|         -|    10004|     -|        no|       -|       -|  136 (~0%)|  160 (~0%)|    -|
    |  o Loop_mean                      |      II|   7.30|    10002|  1.000e+05|         8|        5|  2000|       yes|       -|       -|          -|          -|    -|
    | + overlay_fea_Pipeline_Loop_kur   |       -|   0.04|    10017|  1.002e+05|         -|    10017|     -|        no|       -|       -|  334 (~0%)|  319 (~0%)|    -|
    |  o Loop_kur                       |      II|   7.30|    10015|  1.002e+05|        21|        5|  2000|       yes|       -|       -|          -|          -|    -|
    +-----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+---------------------+
| Interface     | Register | Offset | Width | Access | Description         |
+---------------+----------+--------+-------+--------+---------------------+
| s_axi_control | data_1   | 0x10   | 32    | W      | Data signal of data |
| s_axi_control | data_2   | 0x14   | 32    | W      | Data signal of data |
+---------------+----------+--------+-------+--------+---------------------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| kSQI      | ap_none | 32       |
| length_r  | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| data     | in        | float*   |
| length   | in        | int      |
| kSQI     | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| data     | m_axi_gmem    | interface |          |                                  |
| data     | s_axi_control | register  | offset   | name=data_1 offset=0x10 range=32 |
| data     | s_axi_control | register  | offset   | name=data_2 offset=0x14 range=32 |
| length   | length_r      | port      |          |                                  |
| kSQI     | kSQI          | port      |          |                                  |
| kSQI     | kSQI_ap_vld   | port      |          |                                  |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+----------------+
| HW Interface | Loop      | Direction | Length | Width | Location       |
+--------------+-----------+-----------+--------+-------+----------------+
| m_axi_gmem   | anonymous | read      | 2000   | 32    | feature.c:43:2 |
+--------------+-----------+-----------+--------+-------+----------------+

* Inferred Bursts and Widening Missed
+--------------+----------+---------------------------------------------------------------------------------------------------------------------+----------------+
| HW Interface | Variable | Problem                                                                                                             | Location       |
+--------------+----------+---------------------------------------------------------------------------------------------------------------------+----------------+
| m_axi_gmem   | data     | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. | feature.c:43:2 |
+--------------+----------+---------------------------------------------------------------------------------------------------------------------+----------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+--------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+----------+------+--------+---------+
| + overlay_fea                       | 5   |        |          |      |        |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U16 | -   |        | div_i_i  | fdiv | fabric | 15      |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15 | 3   |        | mul3_i   | fmul | maxdsp | 3       |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U16 | -   |        | div_i    | fdiv | fabric | 15      |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U16 | -   |        | div4_i   | fdiv | fabric | 15      |
|  + overlay_fea_Pipeline_1           | 0   |        |          |      |        |         |
|    empty_fu_94_p2                   | -   |        | empty    | add  | fabric | 0       |
|  + overlay_fea_Pipeline_Loop_mean   | 0   |        |          |      |        |         |
|    add_ln12_fu_93_p2                | -   |        | add_ln12 | add  | fabric | 0       |
|  + overlay_fea_Pipeline_Loop_kur    | 0   |        |          |      |        |         |
|    add_ln26_fu_131_p2               | -   |        | add_ln26 | add  | fabric | 0       |
+-------------------------------------+-----+--------+----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + overlay_fea | 8    | 0    |        |          |         |      |         |
|   buff_U      | 4    | -    |        | buff     | ram_1p  | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+----------------------------+-----------------------------------+
| Type           | Options                    | Location                          |
+----------------+----------------------------+-----------------------------------+
| loop_tripcount | min=2000 max=2000 avg=2000 | feature.c:13 in mean_calc         |
| loop_tripcount | min=2000 max=2000 avg=2000 | feature.c:27 in ksqi_calc         |
| interface      | m_axi depth=2000 port=data | feature.c:40 in overlay_fea, data |
+----------------+----------------------------+-----------------------------------+


