#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  4 15:51:58 2020
# Process ID: 4712
# Current directory: C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.vds
# Journal file: C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 382.090 ; gain = 125.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:17]
INFO: [Synth 8-6157] synthesizing module 'mux1' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/mux1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux1' (1#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/mux1.v:23]
INFO: [Synth 8-6157] synthesizing module 'var_clk' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/variable_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'var_clk' (2#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/variable_clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff_mod' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/dff_mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff_mod' (3#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/dff_mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse' (4#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (5#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'mic_task' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/mic_task.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mic_task' (6#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/mic_task.v:26]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (7#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-689] width (13) of port connection 'frame_begin' does not match port width (1) of module 'Oled_Display' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-689] width (13) of port connection 'sending_pixels' does not match port width (1) of module 'Oled_Display' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:84]
WARNING: [Synth 8-689] width (13) of port connection 'sample_pixel' does not match port width (1) of module 'Oled_Display' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:84]
INFO: [Synth 8-6157] synthesizing module 'oled0' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (8#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/dff.v:23]
WARNING: [Synth 8-567] referenced signal 'freeze' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'clk' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'vol' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'H' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'M' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'L' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'BDsize' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'BD' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
WARNING: [Synth 8-567] referenced signal 'BG' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:44]
INFO: [Synth 8-6155] done synthesizing module 'oled0' (9#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled1' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task1.v:23]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter BD1 bound to: 16'b0000000000000000 
	Parameter BG1 bound to: 16'b1111111111111111 
	Parameter L1 bound to: 16'b1111100000011111 
	Parameter M1 bound to: 16'b0000011111111111 
	Parameter H1 bound to: 16'b0000000000011111 
	Parameter BD2 bound to: 16'b1111111111111111 
	Parameter BG2 bound to: 16'b0000000000000000 
	Parameter L2 bound to: 16'b0000011001111001 
	Parameter M2 bound to: 16'b0000001001110011 
	Parameter H2 bound to: 16'b0000000000010011 
INFO: [Synth 8-6155] done synthesizing module 'oled1' (10#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oled_task1.v:23]
INFO: [Synth 8-6157] synthesizing module 'oledmod' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:3]
INFO: [Synth 8-6157] synthesizing module 'wincond' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/wincond.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wincond' (11#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/wincond.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:1244]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2556]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2557]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2558]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2559]
WARNING: [Synth 8-6090] variable 'pixel_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2560]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2555]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2564]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'player' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'pwinv' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'pwinh' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'pwinlurd' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'pwinldru' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'colour' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-567] referenced signal 'pos' should be on the sensitivity list [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:51]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2603]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2603]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2605]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2605]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2607]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2607]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2609]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2609]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2611]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2611]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2613]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2613]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2618]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2618]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2620]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2620]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2622]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2622]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2624]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2624]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2626]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2626]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2628]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2628]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2633]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2633]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2635]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2635]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2637]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2637]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2639]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2639]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2641]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2641]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2643]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2643]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2648]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2648]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2650]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2650]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2652]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2652]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2654]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2654]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2656]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2656]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2658]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2658]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2663]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2663]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2665]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2665]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2667]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2667]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2669]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2669]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2671]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2671]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2673]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2673]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2678]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2678]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2680]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2680]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2682]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2682]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2684]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2684]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2686]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2686]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2688]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2688]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2693]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2693]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2695]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2695]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2697]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2697]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2699]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2699]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2701]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2701]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2703]
WARNING: [Synth 8-6090] variable 'colour' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2703]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2599]
INFO: [Synth 8-6155] done synthesizing module 'oledmod' (12#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:3]
INFO: [Synth 8-6157] synthesizing module 'image' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/image.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/image.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/image.v:6178]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/image.v:12327]
INFO: [Synth 8-6155] done synthesizing module 'image' (13#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/image.v:23]
INFO: [Synth 8-6157] synthesizing module 'doge' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/doge.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/doge.v:28]
INFO: [Synth 8-6155] done synthesizing module 'doge' (14#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/doge.v:24]
INFO: [Synth 8-6157] synthesizing module 'gif' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/gif.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/gif.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/gif.v:6181]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/gif.v:12330]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/gif.v:18479]
INFO: [Synth 8-6155] done synthesizing module 'gif' (15#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/gif.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:151]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (16#1) [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:17]
WARNING: [Synth 8-3917] design Top_Student has port JC[2] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 1
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 646.109 ; gain = 389.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 646.109 ; gain = 389.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 646.109 ; gain = 389.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 887.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 887.836 ; gain = 630.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 887.836 ; gain = 630.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 887.836 ; gain = 630.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "myclk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'VOL_reg[3:0]' into 'led_reg[3:0]' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/mic_task.v:37]
WARNING: [Synth 8-6014] Unused sequential element VOL_reg was removed.  [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/mic_task.v:37]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BDsize" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'colour_reg[6][6:0]' into 'data_reg[6][6:0]' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2589]
WARNING: [Synth 8-6014] Unused sequential element colour_reg[6] was removed.  [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:2589]
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "location" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/doge.v:29]
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'AN_PTR_reg' in module 'Top_Student'
INFO: [Synth 8-5546] ROM "MIC_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN_PTR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MIC_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AN_PTR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'pixel_data_reg' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'pwinfinal_reg' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'location_reg' [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/oledmod.v:73]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AN_PTR_reg' using encoding 'one-hot' in module 'Top_Student'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:13 . Memory (MB): peak = 887.836 ; gain = 630.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	1153 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 23    
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	1153 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mux1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module var_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff_mod 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module mic_task 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module oled0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module oled1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module wincond 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module oledmod 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	1153 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 50    
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	1153 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module doge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module gif 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element CLK_SP/myclk_reg was removed.  [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/variable_clk.v:30]
INFO: [Synth 8-5546] ROM "CLK_6p25m/myclk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_20k/myclk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_381/myclk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MIC_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.srcs/sources_1/new/doge.v:29]
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "CLK_20k/myclk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MIC_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_6p25m/myclk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_381/myclk0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port JC[2] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 1
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[0]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[0]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[0]' (FDR) to 'theme/L_reg[4]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[0]' (FDR) to 'theme/M_reg[1]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[0]' (FDR) to 'theme/H_reg[4]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[1]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[1]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[1]' (FDR) to 'theme/L_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[1]' (FDR) to 'theme/M_reg[4]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[1]' (FDR) to 'theme/H_reg[4]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[2]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[2]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[2]' (FDR) to 'theme/L_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[2]' (FDR) to 'theme/M_reg[3]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[2]' (FDR) to 'theme/H_reg[3]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[3]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[3]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[3]' (FDR) to 'theme/L_reg[4]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[4]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[4]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[5]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[5]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[5]' (FDR) to 'theme/L_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[5]' (FDR) to 'theme/M_reg[6]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[5]' (FDR) to 'theme/H_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[6]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[6]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[6]' (FDR) to 'theme/L_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[6]' (FDR) to 'theme/M_reg[9]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[6]' (FDR) to 'theme/H_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[7]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[7]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[7]' (FDR) to 'theme/L_reg[8]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[7]' (FDR) to 'theme/M_reg[8]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[7]' (FDR) to 'theme/H_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[8]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[8]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[8]' (FDR) to 'theme/M_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[8]' (FDR) to 'theme/H_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[9]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[9]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[9]' (FDR) to 'theme/L_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[9]' (FDR) to 'theme/H_reg[10]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[10]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[10]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (theme/\H_reg[10] )
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[11]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[11]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[11]' (FDR) to 'theme/L_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[11]' (FDR) to 'theme/M_reg[12]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[11]' (FDR) to 'theme/H_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[12]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[12]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[12]' (FDR) to 'theme/L_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[12]' (FDR) to 'theme/M_reg[13]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[12]' (FDR) to 'theme/H_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[13]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[13]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[13]' (FDR) to 'theme/L_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[13]' (FDR) to 'theme/M_reg[14]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[13]' (FDR) to 'theme/H_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/data_reg[6][6]' (FDRE) to 'C4_game/data_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'C4_game/data_reg[6][5]' (FDRE) to 'C4_game/data_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'C4_game/data_reg[6][4]' (FDRE) to 'C4_game/data_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'C4_game/data_reg[6][3]' (FDRE) to 'C4_game/data_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'C4_game/data_reg[6][2]' (FDRE) to 'C4_game/data_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'C4_game/data_reg[6][1]' (FDRE) to 'C4_game/data_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C4_game/\data_reg[6][0] )
INFO: [Synth 8-3886] merging instance 'theme/BG_reg[14]' (FDR) to 'theme/BG_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/BD_reg[14]' (FDR) to 'theme/BD_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[14]' (FDR) to 'theme/L_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[14]' (FDR) to 'theme/M_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/H_reg[14]' (FDR) to 'theme/H_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C4_game/\temp_reg[2] )
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[0]' (LD) to 'C4_game/location_reg[2]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[1]' (LD) to 'C4_game/location_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C4_game/\location_reg[2] )
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[7]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[8]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[9]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[10]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[11]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[12]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[13]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3886] merging instance 'C4_game/location_reg[14]' (LD) to 'C4_game/location_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C4_game/\location_reg[15] )
INFO: [Synth 8-3886] merging instance 'SORT_VOLUME/SS1_reg[0]' (FDRE) to 'SORT_VOLUME/SS1_reg[3]'
INFO: [Synth 8-3886] merging instance 'SORT_VOLUME/SS1_reg[1]' (FDRE) to 'SORT_VOLUME/SS1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SORT_VOLUME/\SS1_reg[2] )
INFO: [Synth 8-3886] merging instance 'SORT_VOLUME/SS1_reg[3]' (FDRE) to 'SORT_VOLUME/SS1_reg[4]'
INFO: [Synth 8-3886] merging instance 'SORT_VOLUME/SS1_reg[4]' (FDRE) to 'SORT_VOLUME/SS1_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SORT_VOLUME/\SS1_reg[6] )
INFO: [Synth 8-3886] merging instance 'an_reg[2]' (FDE) to 'an_reg[3]'
WARNING: [Synth 8-3332] Sequential element (SS1_reg[6]) is unused and will be removed from module mic_task.
WARNING: [Synth 8-3332] Sequential element (SS1_reg[2]) is unused and will be removed from module mic_task.
WARNING: [Synth 8-3332] Sequential element (H_reg[10]) is unused and will be removed from module oled1.
WARNING: [Synth 8-3332] Sequential element (temp_reg[2]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (location_reg[15]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (location_reg[2]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (data_reg[6][0]) is unused and will be removed from module oledmod.
INFO: [Synth 8-3886] merging instance 'theme/M_reg[3]' (FDR) to 'theme/H_reg[3]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[4]' (FDR) to 'theme/H_reg[4]'
INFO: [Synth 8-3886] merging instance 'theme/L_reg[8]' (FDR) to 'theme/M_reg[15]'
INFO: [Synth 8-3886] merging instance 'theme/M_reg[15]' (FDR) to 'theme/H_reg[15]'
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[15]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[14]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[13]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[12]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[11]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[10]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[9]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[8]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[7]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[6]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[5]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[4]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[3]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[2]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[1]) is unused and will be removed from module oledmod.
WARNING: [Synth 8-3332] Sequential element (pixel_data_reg[0]) is unused and will be removed from module oledmod.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:33 ; elapsed = 00:10:49 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|image       | pixel_data     | 8192x1        | LUT            | 
|image       | pixel_data     | 8192x16       | LUT            | 
|image       | pixel_data     | 8192x16       | LUT            | 
|image       | pixel_data     | 8192x16       | LUT            | 
|doge        | pixel_data     | 8192x1        | LUT            | 
|doge        | pixel_data_reg | 8192x16       | Block RAM      | 
|gif         | pixel_data     | 8192x1        | LUT            | 
|gif         | pixel_data     | 8192x16       | LUT            | 
|gif         | pixel_data     | 8192x16       | LUT            | 
|gif         | pixel_data     | 8192x16       | LUT            | 
|image       | pixel_data     | 8192x1        | LUT            | 
|image       | pixel_data     | 8192x16       | LUT            | 
|image       | pixel_data     | 8192x16       | LUT            | 
|image       | pixel_data     | 8192x16       | LUT            | 
|doge        | pixel_data     | 8192x1        | LUT            | 
|doge        | pixel_data_reg | 8192x16       | Block RAM      | 
|gif         | pixel_data     | 8192x1        | LUT            | 
|gif         | pixel_data     | 8192x16       | LUT            | 
|gif         | pixel_data     | 8192x16       | LUT            | 
|gif         | pixel_data     | 8192x16       | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/STATIC_IMG/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/STATIC_IMG/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/STATIC_IMG/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/STATIC_IMG/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:53 ; elapsed = 00:11:11 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:57 ; elapsed = 00:11:15 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (C4_game/pwinfinal_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/pwinfinal_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/hori/pwin_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/hori/pwin_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/verti/pwin_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/verti/pwin_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/ldru/pwin_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/ldru/pwin_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/lurd/pwin_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (C4_game/lurd/pwin_reg[0]) is unused and will be removed from module Top_Student.
INFO: [Synth 8-4480] The timing for the instance STATIC_IMG/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance STATIC_IMG/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance STATIC_IMG/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance STATIC_IMG/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:06 ; elapsed = 00:11:24 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net pixel_index[3] is driving 4 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[2] is driving 4 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[1] is driving 4 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[0] is driving 4 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[5] is driving 4 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net pixel_index[4] is driving 4 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:10 ; elapsed = 00:11:28 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:11 ; elapsed = 00:11:29 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:12 ; elapsed = 00:11:30 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:12 ; elapsed = 00:11:30 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:12 ; elapsed = 00:11:30 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:13 ; elapsed = 00:11:31 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   102|
|3     |LUT1       |    21|
|4     |LUT2       |   361|
|5     |LUT3       |   140|
|6     |LUT4       |   158|
|7     |LUT5       |   519|
|8     |LUT6       |  8900|
|9     |MUXF7      |  4013|
|10    |MUXF8      |  1770|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     1|
|13    |RAMB36E1_2 |     1|
|14    |RAMB36E1_3 |     1|
|15    |FDE_1      |    32|
|16    |FDRE       |   382|
|17    |FDSE       |     4|
|18    |LD         |     5|
|19    |LDC        |     1|
|20    |IBUF       |    19|
|21    |OBUF       |    38|
+------+-----------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               | 16473|
|2     |  BTN_C       |single_pulse   |     3|
|3     |    DFF_1     |dff_mod_10     |     2|
|4     |    DFF_2     |dff_mod_11     |     1|
|5     |  BTN_L       |single_pulse_0 |     2|
|6     |    DFF_1     |dff_mod_8      |     1|
|7     |    DFF_2     |dff_mod_9      |     1|
|8     |  BTN_R       |single_pulse_1 |     3|
|9     |    DFF_1     |dff_mod        |     1|
|10    |    DFF_2     |dff_mod_7      |     2|
|11    |  C4_game     |oledmod        |   346|
|12    |  CLK_20k     |var_clk        |    26|
|13    |  CLK_381     |var_clk_2      |    22|
|14    |  CLK_6p25m   |var_clk_3      |    25|
|15    |  MIC_MOD     |Audio_Capture  |    79|
|16    |  MOVING_IMG  |gif            |   115|
|17    |  MUX         |mux1           |    12|
|18    |  OLED_MOD    |Oled_Display   | 15521|
|19    |  SORT_VOLUME |mic_task       |   118|
|20    |  STATIC_IMG  |doge           |     5|
|21    |  VOL_IMG     |image          |    27|
|22    |  theme       |oled1          |    28|
|23    |  volbar      |oled0          |    15|
|24    |    bit0      |dff            |     3|
|25    |    bit1      |dff_4          |     5|
|26    |    bit2      |dff_5          |     2|
|27    |    bit3      |dff_6          |     5|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:13 ; elapsed = 00:11:31 . Memory (MB): peak = 1231.164 ; gain = 974.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:31 ; elapsed = 00:11:08 . Memory (MB): peak = 1231.164 ; gain = 732.508
Synthesis Optimization Complete : Time (s): cpu = 00:11:13 ; elapsed = 00:11:31 . Memory (MB): peak = 1231.164 ; gain = 974.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top_Student' is not ideal for floorplanning, since the cellview 'Oled_Display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  LD => LDCE: 5 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:21 ; elapsed = 00:11:40 . Memory (MB): peak = 1231.164 ; gain = 987.207
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shuyi/Documents/VivadoPROJECTS/SoundDisplay_FRESH/v2_Monday_PM_WANG SHUYI_A0199514U_A0205199Y_Archive.xpr/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.164 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1231.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  4 16:04:03 2020...
