// Default Spectre Simulation run title card.


// Generated for: spectre
// Generated on: Feb 10 23:31:31 2018
// Design library name: ajgrosze_scratch
// Design cell name: q1_an
// Design view name: schematic
simulator lang=spectre
global 0 vdd!

//////add these
include "/home/ecelrc/students/agroszewski/lpr/hw1/test/32nm_LP_NMOS.pm"
//include "/home/ecelrc/students/agroszewski/lpr/hw1/test/32nm_LP_PMOS.pm"

Cout (Vout 0) capacitor c=0.1pf //change loading
Vdd (vdd! 0) vsource dc = 1
Gnd (gnd! 0) vsource dc = 0
Vinput (Vin 0 ) vsource type = pwl wave = [0n 0 0.1n 1 3n 1 3.1n 0 5n 0] // Change slew
tran1 tran start = 0 stop = 5n step = 0.1n errpreset = moderate

//////end add


// Library name: ajgrosze_scratch
// Cell name: q1_an
// View name: schematic
M0 (Vout Vin 0 0) nmos w=0.32u l=0.032u
M1 (Vout Vin vdd! vdd!) pmos w=0.32u l=0.032u

// Spectre Source Statements

// Spectre Analyses and Output Options Statements

// Output Options
simOptions options
//+      reltol = 1.00000000E-03
//+      vabstol = 1.00000000E-06
//+      iabstol = 1.00000000E-12
//+      temp = 27
//+      save = allpub
//+      currents = selected

// Analyses
// dc1 dc oppoint=logfile homotopy=all
// tran1 tran stop=1 errpreset=moderate



// End of Netlist
