0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sim_1/new/ALU_4bits_tb.sv,1619161736,systemVerilog,,,,ALU_4bits_tb,,,,,,,,
C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/alu.sv,1619444329,systemVerilog,,C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv,,alu,,,,,,,,
C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv,1619444063,systemVerilog,,C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv,,fulladder,,,,,,,,
C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv,1619444074,systemVerilog,,C:/Users/86150/Desktop/计算机/数字逻辑/lab2/ALU_4bits/ALU_4bits.srcs/sim_1/new/ALU_4bits_tb.sv,,rca,,,,,,,,
