08:38:08 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:38:10 INFO  : XSDB server has started successfully.
08:38:10 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper.hdf.
08:44:01 INFO  : Saving repository preferences.
08:44:01 INFO  : Reading in cores from local repositories: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:44:01 INFO  : Cleaning BSP projects in the workspace.
08:44:02 INFO  : Saving repository preferences.
08:45:53 INFO  : Refreshed build settings on project ucos_test_intr
08:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:30 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:47:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
08:47:30 INFO  : System reset is completed.
08:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
08:47:36 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:47:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
08:47:37 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:47:37 INFO  : 'ps7_init' command is executed.
08:47:37 INFO  : 'ps7_post_config' command is executed.
08:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:39 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

08:47:39 INFO  : Memory regions updated for context APU
08:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:39 INFO  : 'con' command is executed.
08:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:00:38 INFO  : Disconnected from the channel tcfchan#1.
10:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:38 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:00:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:00:39 INFO  : System reset is completed.
10:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:00:45 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:00:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:00:45 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:00:46 INFO  : 'ps7_init' command is executed.
10:00:46 INFO  : 'ps7_post_config' command is executed.
10:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:47 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:00:47 INFO  : Memory regions updated for context APU
10:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:47 INFO  : 'con' command is executed.
10:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:03:25 INFO  : Disconnected from the channel tcfchan#2.
10:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:25 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:03:26 INFO  : System reset is completed.
10:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:03:32 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:03:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:03:32 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:33 INFO  : 'ps7_init' command is executed.
10:03:33 INFO  : 'ps7_post_config' command is executed.
10:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:34 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:03:34 INFO  : Memory regions updated for context APU
10:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:34 INFO  : 'con' command is executed.
10:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:11:56 INFO  : Disconnected from the channel tcfchan#3.
10:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:56 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:11:57 INFO  : System reset is completed.
10:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:12:03 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:12:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:12:04 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:12:04 INFO  : 'ps7_init' command is executed.
10:12:04 INFO  : 'ps7_post_config' command is executed.
10:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:05 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:12:05 INFO  : Memory regions updated for context APU
10:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:05 INFO  : 'con' command is executed.
10:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:13:11 INFO  : Disconnected from the channel tcfchan#4.
10:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:12 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:13:12 INFO  : System reset is completed.
10:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:13:18 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:13:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:13:19 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:13:19 INFO  : 'ps7_init' command is executed.
10:13:19 INFO  : 'ps7_post_config' command is executed.
10:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:20 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:13:20 INFO  : Memory regions updated for context APU
10:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:20 INFO  : 'con' command is executed.
10:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:14:08 INFO  : Disconnected from the channel tcfchan#5.
10:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:08 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:14:09 INFO  : System reset is completed.
10:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:14:15 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:14:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:14:16 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:16 INFO  : 'ps7_init' command is executed.
10:14:16 INFO  : 'ps7_post_config' command is executed.
10:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:17 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:14:17 INFO  : Memory regions updated for context APU
10:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:17 INFO  : 'con' command is executed.
10:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:16:11 INFO  : Disconnected from the channel tcfchan#6.
10:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:11 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:16:11 INFO  : System reset is completed.
10:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:16:17 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:16:18 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:18 INFO  : 'ps7_init' command is executed.
10:16:18 INFO  : 'ps7_post_config' command is executed.
10:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:20 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:16:20 INFO  : Memory regions updated for context APU
10:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:20 INFO  : 'con' command is executed.
10:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:16:46 INFO  : Disconnected from the channel tcfchan#7.
10:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:47 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:16:47 INFO  : System reset is completed.
10:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:16:53 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:16:54 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:54 INFO  : 'ps7_init' command is executed.
10:16:54 INFO  : 'ps7_post_config' command is executed.
10:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:55 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:16:55 INFO  : Memory regions updated for context APU
10:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:55 INFO  : 'con' command is executed.
10:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:17:07 INFO  : Disconnected from the channel tcfchan#8.
10:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:56 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

10:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:06 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:18:07 INFO  : System reset is completed.
10:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:18:13 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:18:13 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:14 INFO  : 'ps7_init' command is executed.
10:18:14 INFO  : 'ps7_post_config' command is executed.
10:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:14 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:18:14 INFO  : Memory regions updated for context APU
10:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:15 INFO  : 'con' command is executed.
10:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:19:06 INFO  : Disconnected from the channel tcfchan#9.
10:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:06 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:19:07 INFO  : System reset is completed.
10:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:19:12 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:19:13 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:19:13 INFO  : 'ps7_init' command is executed.
10:19:13 INFO  : 'ps7_post_config' command is executed.
10:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:14 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:19:14 INFO  : Memory regions updated for context APU
10:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:14 INFO  : 'con' command is executed.
10:19:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:20:56 INFO  : Disconnected from the channel tcfchan#10.
10:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:57 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:20:57 INFO  : System reset is completed.
10:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:21:03 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:21:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:21:04 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:04 INFO  : 'ps7_init' command is executed.
10:21:04 INFO  : 'ps7_post_config' command is executed.
10:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:05 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:21:05 INFO  : Memory regions updated for context APU
10:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:05 INFO  : 'con' command is executed.
10:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:24:38 INFO  : Disconnected from the channel tcfchan#11.
10:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:38 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:24:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:24:38 INFO  : System reset is completed.
10:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
10:24:44 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
10:24:45 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:24:45 INFO  : 'ps7_init' command is executed.
10:24:45 INFO  : 'ps7_post_config' command is executed.
10:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:46 INFO  : The application 'D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos_dma/ucos_dma.sdk/ucos_test_intr/Debug/ucos_test_intr.elf
----------------End of Script----------------

10:24:46 INFO  : Memory regions updated for context APU
10:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:24:46 INFO  : 'con' command is executed.
10:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

10:32:21 INFO  : Refreshed build settings on project ucos_2_task
10:33:52 INFO  : Disconnected from the channel tcfchan#12.
