GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\test_top.v'
Analyzing VHDL file 'C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\vhdl_counter.vhd'
Analyzing entity 'vhdl_counter'("C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\vhdl_counter.vhd":8)
Analyzing architecture 'behavioral'("C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\vhdl_counter.vhd":19)
Compiling module 'test_top'("C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\test_top.v":8)
Switching to VHDL mode to elaborate design unit 'vhdl_counter'("C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\test_top.v":24)
Processing 'vhdl_counter(Behavioral)'("C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\vhdl_counter.vhd":8)
Returning to Verilog mode to proceed with elaboration("C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\src\test_top.v":24)
NOTE  (EX0101) : Current top module is "test_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\impl\gwsynthesis\test_project.vg" completed
[100%] Generate report file "C:\development\papilio_gowin_pio\test\test-hdl-pure\fpga\impl\gwsynthesis\test_project_syn.rpt.html" completed
GowinSynthesis finish
