{
  "module_name": "amd_pcie.h",
  "hash_id": "0c4047bdb4b153fa071bb7bf10b6f9f4c5997df87a705bd821f7ac671a2818f2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/amd_pcie.h",
  "human_readable_source": " \n\n#ifndef __AMD_PCIE_H__\n#define __AMD_PCIE_H__\n\n \n#define CAIL_PCIE_LINK_SPEED_SUPPORT_GEN1        0x00010000\n#define CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2        0x00020000\n#define CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3        0x00040000\n#define CAIL_PCIE_LINK_SPEED_SUPPORT_GEN4        0x00080000\n#define CAIL_PCIE_LINK_SPEED_SUPPORT_GEN5        0x00100000\n#define CAIL_PCIE_LINK_SPEED_SUPPORT_MASK        0xFFFF0000\n#define CAIL_PCIE_LINK_SPEED_SUPPORT_SHIFT       16\n\n \n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN1   0x00000001\n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN2   0x00000002\n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN3   0x00000004\n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN4   0x00000008\n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN5   0x00000010\n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_MASK   0x0000FFFF\n#define CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_SHIFT  0\n\n \n#define AMDGPU_DEFAULT_PCIE_GEN_MASK (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN1 \\\n\t\t\t\t      | CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 \\\n\t\t\t\t      | CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN1 \\\n\t\t\t\t      | CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN2 \\\n\t\t\t\t      | CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN3)\n\n \n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X1          0x00010000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X2          0x00020000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X4          0x00040000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X8          0x00080000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X12         0x00100000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X16         0x00200000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_X32         0x00400000\n#define CAIL_PCIE_LINK_WIDTH_SUPPORT_SHIFT       16\n\n \n#define AMDGPU_DEFAULT_PCIE_MLW_MASK (CAIL_PCIE_LINK_WIDTH_SUPPORT_X1 \\\n\t\t\t\t      | CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 \\\n\t\t\t\t      | CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 \\\n\t\t\t\t      | CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 \\\n\t\t\t\t      | CAIL_PCIE_LINK_WIDTH_SUPPORT_X16)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}