<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p484" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_484{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_484{left:102px;bottom:68px;letter-spacing:0.09px;}
#t3_484{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_484{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_484{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t6_484{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t7_484{left:69px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_484{left:69px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t9_484{left:69px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_484{left:69px;bottom:975px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#tb_484{left:69px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_484{left:69px;bottom:685px;letter-spacing:0.12px;}
#td_484{left:151px;bottom:685px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_484{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_484{left:69px;bottom:637px;}
#tg_484{left:95px;bottom:640px;letter-spacing:-0.15px;word-spacing:-1.38px;}
#th_484{left:95px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_484{left:69px;bottom:597px;}
#tj_484{left:95px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_484{left:69px;bottom:577px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_484{left:69px;bottom:551px;}
#tm_484{left:95px;bottom:554px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tn_484{left:69px;bottom:528px;}
#to_484{left:95px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_484{left:69px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tq_484{left:69px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_484{left:69px;bottom:433px;letter-spacing:0.11px;}
#ts_484{left:151px;bottom:433px;letter-spacing:0.13px;word-spacing:0.01px;}
#tt_484{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_484{left:69px;bottom:394px;letter-spacing:-0.25px;word-spacing:-1.23px;}
#tv_484{left:69px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_484{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_484{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_484{left:69px;bottom:321px;letter-spacing:-0.17px;word-spacing:-1.1px;}
#tz_484{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_484{left:69px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_484{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_484{left:69px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_484{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t14_484{left:69px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_484{left:69px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_484{left:69px;bottom:180px;letter-spacing:-0.13px;}
#t17_484{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_484{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t19_484{left:69px;bottom:124px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t1a_484{left:197px;bottom:916px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1b_484{left:277px;bottom:916px;letter-spacing:0.12px;}
#t1c_484{left:85px;bottom:894px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1d_484{left:220px;bottom:894px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1e_484{left:326px;bottom:894px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1f_484{left:103px;bottom:869px;letter-spacing:-0.13px;}
#t1g_484{left:250px;bottom:869px;}
#t1h_484{left:306px;bottom:869px;letter-spacing:-0.11px;}
#t1i_484{left:103px;bottom:845px;letter-spacing:-0.13px;}
#t1j_484{left:249px;bottom:845px;}
#t1k_484{left:306px;bottom:845px;letter-spacing:-0.11px;}
#t1l_484{left:103px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_484{left:250px;bottom:820px;}
#t1n_484{left:306px;bottom:820px;letter-spacing:-0.19px;}
#t1o_484{left:103px;bottom:796px;letter-spacing:-0.13px;}
#t1p_484{left:249px;bottom:796px;}
#t1q_484{left:306px;bottom:796px;letter-spacing:-0.11px;}
#t1r_484{left:103px;bottom:771px;letter-spacing:-0.13px;}
#t1s_484{left:250px;bottom:771px;}
#t1t_484{left:306px;bottom:771px;letter-spacing:-0.11px;}
#t1u_484{left:103px;bottom:747px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_484{left:249px;bottom:747px;}
#t1w_484{left:306px;bottom:747px;letter-spacing:-0.19px;}

.s1_484{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_484{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_484{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_484{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_484{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_484{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_484{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_484{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts484" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg484Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg484" style="-webkit-user-select: none;"><object width="935" height="1210" data="484/484.svg" type="image/svg+xml" id="pdf484" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_484" class="t s1_484">E-10 </span><span id="t2_484" class="t s1_484">Vol. 1 </span>
<span id="t3_484" class="t s2_484">INTEL® MEMORY PROTECTION EXTENSIONS </span>
<span id="t4_484" class="t s3_484">In compatibility and legacy modes (including 16-bit code segments, real and virtual 8086 modes) all Intel MPX </span>
<span id="t5_484" class="t s3_484">instructions use 32-bit operands for bounds and 32 bit addressing. The upper 32-bits of destination bound register </span>
<span id="t6_484" class="t s3_484">are cleared (consistent with behavior of integer registers) </span>
<span id="t7_484" class="t s3_484">In 32-bit and compatibility mode, the bounds are 32-bit, and are treated same as 32-bit integer registers. There- </span>
<span id="t8_484" class="t s3_484">fore, when 32-bit bound is updated in a bound register, the upper 32-bits are undefined. When switching from 64- </span>
<span id="t9_484" class="t s3_484">bit, the behavior of content of bounds register will be similar to that of general purpose registers. </span>
<span id="ta_484" class="t s3_484">Table E-3 describes the impact of 67H prefix on memory forms of Intel MPX instructions (register-only forms ignore </span>
<span id="tb_484" class="t s3_484">67H prefix) when Intel MPX is enabled: </span>
<span id="tc_484" class="t s4_484">E.5.2 </span><span id="td_484" class="t s4_484">Intel® MPX Support for Pointer Operations with Branching </span>
<span id="te_484" class="t s3_484">Intel MPX provides flexibility in supporting pointer operation across control flow changes. Intel MPX allows </span>
<span id="tf_484" class="t s5_484">• </span><span id="tg_484" class="t s3_484">compatibility with legacy code that may perform pointer operation across control flow changes and are unaware </span>
<span id="th_484" class="t s3_484">of Intel MPX, along with </span>
<span id="ti_484" class="t s5_484">• </span><span id="tj_484" class="t s3_484">Intel MPX-aware code that adds bounds checking protection to pointer operation across control flow changes. </span>
<span id="tk_484" class="t s3_484">The interface to provide such flexibility consists of: </span>
<span id="tl_484" class="t s5_484">• </span><span id="tm_484" class="t s3_484">Using a prefix, referred to as BND prefix, to relevant branch instructions: CALL, RET, JMP, and Jcc. </span>
<span id="tn_484" class="t s5_484">• </span><span id="to_484" class="t s3_484">BNDCFGU and BNDCFGS provides the bit field, BNDPRESERVE (bit 1). </span>
<span id="tp_484" class="t s3_484">The value of BNDPRESERVE in conjunction with the presence/absence the BND prefix with those branching instruc- </span>
<span id="tq_484" class="t s3_484">tion will determine whether the values in BND0-BND3 will be initialized or unchanged. </span>
<span id="tr_484" class="t s4_484">E.5.3 </span><span id="ts_484" class="t s4_484">CALL, RET, JMP, and All Jcc </span>
<span id="tt_484" class="t s3_484">An application compiled to use Intel MPX will use the REPNE (F2H) prefix (denoted by BND) for all forms of near </span>
<span id="tu_484" class="t s3_484">CALL, near RET, near JMP, short &amp; near Jcc instructions (BND+CALL, BND+RET, BND+JMP, BND+Jcc). See Table E-4 </span>
<span id="tv_484" class="t s3_484">for specific opcodes. All far CALL, RET, and JMP instructions plus short JMP (JMP rel 8, opcode EB) instructions will </span>
<span id="tw_484" class="t s3_484">never cause bound registers to be initialized. </span>
<span id="tx_484" class="t s3_484">If BNDPRESERVE bit is one, above instructions will NOT INIT the bounds registers when BND prefix is not present </span>
<span id="ty_484" class="t s3_484">for above instructions (legacy behavior). However, If BNDPRESERVE is zero, above instructions will INIT ALL bound </span>
<span id="tz_484" class="t s3_484">registers (BND0-BND3) when BND prefix is not present for above instructions. If BND prefix is present for above </span>
<span id="t10_484" class="t s3_484">instructions, the BND registers will NOT INIT any bound registers (BND0-BND3). </span>
<span id="t11_484" class="t s3_484">The legacy code will continue to use non-prefixed forms of these instructions, so if BNDPRESERVE is zero, all the </span>
<span id="t12_484" class="t s3_484">bound registers will INIT by legacy code. This allows the legacy function to execute and return to callee with all </span>
<span id="t13_484" class="t s3_484">bound registers initialized (legacy code by definition cannot make or load bounds in bound registers because it does </span>
<span id="t14_484" class="t s3_484">not have Intel MPX instructions). This will eliminate compatibility concerns when legacy function might have </span>
<span id="t15_484" class="t s3_484">changed the pointer in registers but did not update the value of the bounds registers associated with these </span>
<span id="t16_484" class="t s3_484">pointers. </span>
<span id="t17_484" class="t s3_484">If BNDCFGx.BNDPRESERVE is clear then non-prefixed forms of these instructions will initialize all the bound regis- </span>
<span id="t18_484" class="t s3_484">ters. If this bit is set then non-prefixed and prefixed forms of these instructions will preserve the contents of bound </span>
<span id="t19_484" class="t s3_484">registers as shown in Table E-4. </span>
<span id="t1a_484" class="t s6_484">Table E-3. </span><span id="t1b_484" class="t s6_484">Effective Address Size of Intel® MPX Instructions with 67H Prefix </span>
<span id="t1c_484" class="t s7_484">Addressing Mode </span><span id="t1d_484" class="t s7_484">67H Prefix </span><span id="t1e_484" class="t s7_484">Effective Address Size used for Intel MPX instructions when Intel MPX is enabled </span>
<span id="t1f_484" class="t s8_484">64-bit Mode </span><span id="t1g_484" class="t s8_484">Y </span><span id="t1h_484" class="t s8_484">64 bit addressing used </span>
<span id="t1i_484" class="t s8_484">64-bit Mode </span><span id="t1j_484" class="t s8_484">N </span><span id="t1k_484" class="t s8_484">64 bit addressing used </span>
<span id="t1l_484" class="t s8_484">32-bit Mode </span><span id="t1m_484" class="t s8_484">Y </span><span id="t1n_484" class="t s8_484">#UD </span>
<span id="t1o_484" class="t s8_484">32-bit Mode </span><span id="t1p_484" class="t s8_484">N </span><span id="t1q_484" class="t s8_484">32 bit addressing used </span>
<span id="t1r_484" class="t s8_484">16-bit Mode </span><span id="t1s_484" class="t s8_484">Y </span><span id="t1t_484" class="t s8_484">32 bit addressing used </span>
<span id="t1u_484" class="t s8_484">16-bit Mode </span><span id="t1v_484" class="t s8_484">N </span><span id="t1w_484" class="t s8_484">#UD </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
