../../../../design/synth_Default_RTL_Group/RTLDB/RhinoDb/Gate/cpu_top_safety_controller.db