#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 17 18:56:50 2025
# Process ID: 22096
# Current directory: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29440 C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.xpr
# Log file: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/vivado.log
# Journal file: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU\vivado.jou
# Running On: DESKTOP-082C81I, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1509.414 ; gain = 399.270
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
] [get_ips IROM]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs IROM_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Thu Apr 17 19:04:06 2025] Launched IROM_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/program.coe} [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/program.coe' provided. It will be converted relative to IP Instance files '../../../../program.coe'
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: IROM
[Thu Apr 17 19:09:42 2025] Launched IROM_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM
set_property -dict [list \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.output_options {non_registered} \
] [get_ips DRAM]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DRAM
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci]
launch_runs DRAM_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DRAM
[Thu Apr 17 19:18:40 2025] Launched DRAM_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/DRAM_1/DRAM.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Device 21-403] Loading part xc7k325tffg900-2
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name PLL
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {50.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {198.242} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKIN1_PERIOD {5.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.PLL_CLKIN_PERIOD {5.000} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {200} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_RESET {false} \
] [get_ips PLL]
generate_target {instantiation_template} [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL'...
generate_target all [get_files  c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL'...
catch { config_ip_cache -export [get_ips -all PLL] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PLL
export_ip_user_files -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci]
launch_runs PLL_synth_1 -jobs 10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PLL
[Thu Apr 17 19:40:14 2025] Launched PLL_synth_1...
Run output will be captured here: C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.runs/PLL_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/ip/PLL/PLL.xci] -directory C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files -ipstatic_source_dir C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/modelsim} {questa=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/questa} {riviera=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/riviera} {activehdl=C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'IROM' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ProgramFiles/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/program.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/DRAM_1/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/PLL/PLL_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/PLL/PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2133.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 340 ns : File "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2133.180 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[1]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[2]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[3]}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ProgramFiles/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/program.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 340 ns : File "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.000 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_single_cpu/single_cpu_inst/clk_div_inst}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 340 ns : File "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.539 ; gain = 44.871
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_single_cpu/single_cpu_inst/reg_file_inst/wr_reg_en}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/wr_wdata}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 340 ns : File "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.539 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\huawei\Documents\GitHub\CPU_Learning\myCPU\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ProgramFiles/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/program.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 340 ns : File "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2734.539 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[6]}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[5]}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[4]}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[3]}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[2]}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/reg_bank[1]}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_single_cpu/single_cpu_inst/reg_file_inst/wr_reg_en}} {{/tb_single_cpu/single_cpu_inst/reg_file_inst/wr_wdata}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_single_cpu/single_cpu_inst/clk_div_inst/clk_div}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 340 ns : File "C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 00:20:53 2025...
