Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Feb 06 19:17:50 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   214 |
| Unused register locations in slices containing registers |   531 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1016 |          376 |
| No           | No                    | Yes                    |              86 |           25 |
| No           | Yes                   | No                     |             912 |          311 |
| Yes          | No                    | No                     |             658 |          208 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1821 |          449 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                                          Enable Signal                                          |                                          Set/Reset Signal                                          | Slice Load Count | Bel Load Count |
+-----------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int5q                   |                                                                                                    |                1 |              1 |
|  clocks/ipb_clk |                                                                                                 | ipbus/trans/iface/p_0_in                                                                           |                1 |              1 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG                             | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                     |                1 |              1 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int5q            |                                                                                                    |                1 |              1 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int6             |                                                                                                    |                1 |              1 |
|  eth/clk125_fr  | clocks/clkdiv/rst_b                                                                             |                                                                                                    |                1 |              1 |
|  clocks/ipb_clk | ipbus/trans/sm/rmw_write                                                                        | ipbus/trans/sm/out[0]                                                                              |                1 |              1 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/unreliable_data[5]_i_1_n_0                                        | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                1 |              1 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                  | ipbus/udp_if/rx_packet_parser/header_reg[29]                                                       |                1 |              1 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int6                    |                                                                                                    |                1 |              1 |
|  eth/clk125     | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/_n0103_inv                        | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/MGT_RX_RESET_INT                                     |                1 |              2 |
|  clocks/ipb_clk |                                                                                                 | ipbus/trans/sm/err_d                                                                               |                2 |              2 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0200_inv                                  | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val                          |                1 |              2 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int4q                   |                                                                                                    |                1 |              2 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int4q            |                                                                                                    |                1 |              2 |
|  eth/clk62_5    |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN                         |                1 |              2 |
|  eth/clk125     | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/TRANSMITTER/Mram_CODE_GRP_CNT[1]_GND_22_o_Mux_5_o | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/MGT_TX_RESET_INT                                     |                1 |              2 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o                         |                1 |              2 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH                                      |                1 |              2 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH                                      |                1 |              2 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable      |                1 |              2 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable22                  |                1 |              2 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/pkt_data[13]__4_i_1_n_0                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                1 |              3 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable      |                2 |              3 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13           |                1 |              3 |
|  eth/clk125_fr  |                                                                                                 | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                     |                3 |              4 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/resend/p_0_in_0                                                                       |                2 |              4 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/resend/pkt_resend_reg_0                                                               |                2 |              4 |
|  eth/clk125     | ipbus/udp_if/rx_ram_selector/send_i_reg0                                                        | clocks/rst_125                                                                                     |                1 |              4 |
|  eth/clk125     | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                       | clocks/rst_125                                                                                     |                1 |              4 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                       | clocks/rst_125                                                                                     |                1 |              4 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_TXBUFERR_INT_OR_115_o                      |                1 |              4 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                        | clocks/rst_125                                                                                     |                2 |              4 |
|  eth/clk125_fr  | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/E[0]                      | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0_n_0                              |                1 |              4 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT_RXBUFSTATUS_INT[1]_OR_116_o                |                1 |              4 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd4-In1_0                 |                3 |              4 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/rx_reset_block/addr_to_set_reg[3][0]                                                  |                2 |              4 |
|  eth/clk125     | ipbus/udp_if/tx_main/counting_reg__0                                                            | ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                            |                2 |              5 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11                  |                1 |              5 |
|  eth/clk125     | ipbus/udp_if/ARP/set_addr                                                                       |                                                                                                    |                1 |              5 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/reliable_data                                                     | ipbus/udp_if/rx_packet_parser/reliable_data[15]_i_1_n_0                                            |                2 |              5 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN                                     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable10                  |                1 |              5 |
|  eth/clk125     | ipbus/udp_if/clock_crossing_if/req_end_reg[5][0]                                                |                                                                                                    |                2 |              5 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC100_EN                                     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                     |                1 |              5 |
|  eth/clk125     | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                            | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                               |                2 |              5 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/IPADDR/addra_reg[6]                                                                   |                1 |              5 |
|  eth/clk125_fr  |                                                                                                 | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state0_n_0                              |                3 |              6 |
|  eth/clk125     | ipbus/udp_if/RARP_block/req_count_reg[0]_0                                                      | ipbus/udp_if/clock_crossing_if/req_end_reg[5][0]                                                   |                2 |              6 |
|  eth/clk125     | ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                  | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                2 |              6 |
|  eth/clk125_fr  | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count                         |                                                                                                    |                1 |              6 |
|  eth/clk125_fr  | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count                         |                                                                                                    |                2 |              6 |
|  clocks/ipb_clk | ipbus/trans/sm/FSM_onehot_state[5]_i_1__0_n_0                                                   | clocks/rst_ipb                                                                                     |                5 |              6 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0301_inv      | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val |                2 |              6 |
|  eth/clk125     | eth/pkt_mask_reg[0][0]                                                                          | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                1 |              6 |
|  eth/clk125     | ipbus/status/set_addr_buf1                                                                      |                                                                                                    |                2 |              6 |
|  clocks/ipb_clk | ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                   | clocks/rst_ipb                                                                                     |                3 |              7 |
|  clocks/ipb_clk |                                                                                                 | ipbus/trans/sm/out[0]                                                                              |                4 |              7 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17           |                1 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int3q            |                                                                                                    |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ip_cksum_int[7]                                                            |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_CE                                        |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int1q                   |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int2q                   |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int3q                   |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_CE                                        |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1215_inv                             |                                                                                                    |                4 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXIS_MAC_TREADY                                  | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                     |                1 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_rx_enable_AND_8_o           | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                     |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                   |                                                                                                    |                3 |              8 |
|  clocks/ipb_clk | ipbus/trans/sm/ipb_master_out[ipb_strobe]                                                       | ipbus/trans/sm/timer0                                                                              |                3 |              8 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                   | ipbus/udp_if/rx_reset_block/pkt_data_reg[0]                                                        |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                 | ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                               |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                4 |              8 |
|  eth/clk125     | ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                 | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                3 |              8 |
|  clocks/ipb_clk | ipbus/trans/sm/words_todo[7]_i_1_n_0                                                            |                                                                                                    |                3 |              8 |
|  eth/clk125     | ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                    | ipbus/udp_if/rx_packet_parser/SR[0]                                                                |                3 |              8 |
|  eth/clk125     | ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                 | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                    | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                     | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/ping/buf_to_load_int[15]_i_1__0_n_0                                                | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                3 |              8 |
|  eth/clk125     | ipbus/udp_if/ping/buf_to_load_int[7]_i_1__0_n_0                                                 | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/pkt_data1_in[21]                                                  | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/int_data_int[7]_i_1__0_n_0                                                 |                                                                                                    |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                  | clocks/rst_125                                                                                     |                3 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                  | clocks/rst_125                                                                                     |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                   | clocks/rst_125                                                                                     |                2 |              8 |
|  eth/clk125     |                                                                                                 | eth/status_we0                                                                                     |                4 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                 |                                                                                                    |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                     |                                                                                                    |                5 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_2_n_0                                             | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ip_cksum_int[15]                                                           |                                                                                                    |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ip_len_int[7]                                                              |                                                                                                    |                2 |              8 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25           |                1 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/ip_len_int[15]                                                             |                                                                                                    |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/pay_len[7]                                                                 |                                                                                                    |                2 |              8 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/rx_packet_parser/p_0_in                                                               |                4 |              8 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/rx_packet_parser/payload_data_sig_reg[7]                                              |                3 |              8 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/rx_packet_parser/ping_data_reg[7]                                                     |                3 |              8 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/ping/shift_buf1                                                                       |                2 |              8 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/clock_crossing_if/My_IP_addr_reg[31]                                                  |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/udp_len_int[7]                                                             |                                                                                                    |                2 |              8 |
|  eth/clk125     | ipbus/udp_if/tx_main/udp_len_int[15]                                                            |                                                                                                    |                1 |              8 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/rx_packet_parser/shift_buf1                                                           |                1 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0280_inv                   | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                     |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int1q            |                                                                                                    |                2 |              8 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int2q            |                                                                                                    |                2 |              8 |
|  clocks/ipb_clk | ipbus/trans/sm/waddr03_out                                                                      | ipbus/trans/iface/waddr                                                                            |                3 |              9 |
|  eth/clk125     | eth/msk_mask_reg[1][0]                                                                          | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                2 |              9 |
|  clocks/ipb_clk | ipbus/trans/iface/raddr0                                                                        | ipbus/udp_if/clock_crossing_if/dinit                                                               |                3 |              9 |
|  eth/clk125     | ipbus/udp_if/tx_main/byteswap_int9_out                                                          | clocks/rst_125                                                                                     |                2 |              9 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/ARP/rxram_end_addr_reg[12]                                                            |                3 |              9 |
|  clocks/ipb_clk | ipbus/trans/sm/E[0]                                                                             | clocks/rst_ipb                                                                                     |                4 |             10 |
|  eth/clk125_fr  |                                                                                                 | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state0_inferred__0/i__n_0               |                5 |             10 |
|  eth/clk62_5    | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_1__0_n_0           |                                                                                                    |                2 |             10 |
|  eth/clk62_5    | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_1_n_0              |                                                                                                    |                2 |             10 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0874_inv                             |                                                                                                    |                2 |             10 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid                           | ipbus/udp_if/payload/hi_lo_reg_0[0]                                                                |                2 |             11 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0387_inv                      | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                     |                5 |             11 |
|  eth/clk125     | ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                    |                                                                                                    |                4 |             11 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                2 |             11 |
|  eth/clk125     | ipbus/udp_if/tx_main/E[0]                                                                       | ipbus/udp_if/tx_main/SR[0]                                                                         |                3 |             11 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0404_inv                      | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable      |                3 |             11 |
|  eth/clk125     | ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                       |                                                                                                    |                2 |             12 |
|  eth/clk125_fr  | eth/phy/transceiver_inst/gtwizard_inst/rx_cdrlock_counter[0]_i_1_n_0                            | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/gt0_gtrxreset_t                            |                3 |             12 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RESET_SYNC_STATUS_OR_51_o                   |                4 |             12 |
|  eth/clk125     | ipbus/udp_if/ping/addr_int[12]_i_1__0_n_0                                                       |                                                                                                    |                3 |             12 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                               | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                2 |             12 |
|  eth/clk125     | ipbus/internal_ram_selector/free_i[1]                                                           | clocks/rst_125                                                                                     |                3 |             13 |
|  eth/clk125     | ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                   |                                                                                                    |                7 |             13 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/end_addr_i_reg[12]                                                  | ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                           |                3 |             13 |
|  eth/clk62_5    | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0         | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0            |                4 |             13 |
|  eth/clk125     |                                                                                                 | ipbus/rxram_end_addr_x[12]_i_1_n_0                                                                 |                3 |             13 |
|  eth/clk125     | ipbus/udp_if/rx_ram_mux/E[0]                                                                    | clocks/rst_125                                                                                     |                3 |             13 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1221_inv                             | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1                          |                4 |             14 |
|  clocks/ipb_clk |                                                                                                 | clocks/rst_ipb                                                                                     |                4 |             14 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                             | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                4 |             14 |
|  clocks/ipb_clk | ipbus/trans/sm/addr                                                                             |                                                                                                    |                6 |             14 |
|  eth/clk125     | ipbus/udp_if/tx_main/rxram_end_addr_int[12]_i_1_n_0                                             | clocks/rst_125                                                                                     |                3 |             14 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0361_inv                      | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val           |                4 |             15 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/reliable_data                                                     | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[13][15][0]                                          | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[10][15][0]                                          | clocks/rst_125                                                                                     |                2 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[0][15][0]                                           | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/E[0]                                                               | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[1][15][0]                                           | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | eth/resend_pkt_id_int_reg[0][0]                                                                 | ipbus/udp_if/rx_reset_block/resend_pkt_id_int_reg[15][0]                                           |                2 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[7][15][0]                                           | clocks/rst_125                                                                                     |                3 |             16 |
|  clocks/ipb_clk | ipbus/trans/sm/rctr01_out                                                                       | ipbus/trans/iface/rctr0                                                                            |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[15][15][0]                                          | clocks/rst_125                                                                                     |                4 |             16 |
|  clocks/ipb_clk | ipbus/trans/sm/wctr0                                                                            | ipbus/trans/iface/p_0_in                                                                           |                4 |             16 |
|  eth/clk125     | clocks/x_reg[13]                                                                                | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[9][15][0]                                           | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[8][15][0]                                           | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                  | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[14][15][0]                                          | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[12][15][0]                                          | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv                            | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[6][15][0]                                           | clocks/rst_125                                                                                     |                4 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[5][15][0]                                           | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[4][15][0]                                           | clocks/rst_125                                                                                     |                2 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[2][15][0]                                           | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[11][15][0]                                          | clocks/rst_125                                                                                     |                3 |             16 |
|  eth/clk125_fr  | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_counter[0]_i_1_n_0             | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out                             |                5 |             17 |
|  eth/clk125_fr  | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1__0_n_0          | eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                     |                5 |             17 |
|  eth/clk62_5    | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0            | eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/clear                                      |                5 |             17 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                             |                                                                                                    |                3 |             19 |
|  eth/clk125     | eth/phy/transceiver_inst/toggle_i_1_n_0                                                         | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/MGT_TX_RESET_INT                                     |                4 |             22 |
|  eth/clk125     | eth/phy/transceiver_inst/toggle                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/MGT_RX_RESET_INT                                     |                4 |             24 |
|  eth/clk125     |                                                                                                 | ipbus/stretch_tx/clkdiv/cnt[0]_i_2__1_n_0                                                          |                7 |             25 |
|  eth/clk125     |                                                                                                 | ipbus/stretch_rx/clkdiv/clear                                                                      |                7 |             25 |
|  eth/clk125     |                                                                                                 | clocks/SR[0]                                                                                       |                6 |             26 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb                                           |               13 |             26 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                 |                                                                                                    |                7 |             26 |
|  eth/clk125     | ipbus/udp_if/rx_packet_parser/reliable_data                                                     |                                                                                                    |                5 |             28 |
|  eth/clk125_fr  |                                                                                                 | clocks/clkdiv/clear                                                                                |                7 |             28 |
|  clocks/ipb_clk | ipbus/trans/sm/out[0]                                                                           |                                                                                                    |               14 |             29 |
|  clocks/ipb_clk |                                                                                                 | ipbus/trans/sm/reg_reg_1[1]                                                                        |               13 |             32 |
|  clocks/ipb_clk | ipbus/udp_if/clock_crossing_if/blen_reg[0][0]                                                   |                                                                                                    |                7 |             32 |
|  clocks/ipb_clk | ipbus/trans/iface/pkt_rx                                                                        | ipbus/trans/sm/r_ctr_reg[0]                                                                        |                8 |             32 |
|  clocks/ipb_clk | ipbus/trans/iface/rxf0                                                                          |                                                                                                    |               12 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/state_reg[2]                                                                     |                                                                                                    |               18 |             32 |
|  clocks/ipb_clk |                                                                                                 | ipbus/trans/sm/reg_reg_1[0]                                                                        |               13 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/ack                                                                              |                                                                                                    |               11 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/rmw_write                                                                        |                                                                                                    |               10 |             32 |
|  clocks/ipb_clk | ipbus/trans/iface/out[2]                                                                        | ipbus/trans/sm/r_ctr_reg[0]                                                                        |                8 |             32 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG                                    | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG                                |               15 |             32 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2]                          |               15 |             32 |
|  eth/clk125     | ipbus/udp_if/payload/ipbus_hdr_int0                                                             | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                8 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/reg_reg[0][0][0]                                                                 | clocks/rst_ipb                                                                                     |               10 |             32 |
|  eth/clk125     | eth/E[0]                                                                                        | ipbus/udp_if/rx_reset_block/SR[0]                                                                  |                6 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/reg_reg[1][0][0]                                                                 | clocks/rst_ipb                                                                                     |                9 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/reg_reg[0][31]_0[0]                                                              | clocks/rst_ipb                                                                                     |                9 |             32 |
|  clocks/ipb_clk | ipbus/trans/sm/reg_reg[0][0]_0[0]                                                               | clocks/rst_ipb                                                                                     |                9 |             32 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |               23 |             35 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid                           |                                                                                                    |               10 |             35 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/MGT_RX_RESET_INT                                     |               11 |             35 |
|  eth/clk125_fr  |                                                                                                 |                                                                                                    |               16 |             38 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                 | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |                8 |             39 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                 |                                                                                                    |               14 |             40 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                 | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |               10 |             45 |
|  eth/clk125     |                                                                                                 | eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/MGT_TX_RESET_INT                                     |               12 |             46 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                   | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |               10 |             48 |
|  eth/clk125     | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                   |                                                                                                    |               18 |             63 |
|  eth/clk62_5    |                                                                                                 |                                                                                                    |               15 |             64 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                     |               27 |             65 |
|  eth/clk125     |                                                                                                 | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                     |               20 |             65 |
|  clocks/ipb_clk |                                                                                                 |                                                                                                    |               30 |             73 |
|  eth/clk125     | eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid                           | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                            |               16 |             79 |
|  eth/clk125     | ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                   | ipbus/udp_if/clock_crossing_if/history_reg[127]                                                    |               23 |            120 |
|  eth/clk125     | ipbus/udp_if/tx_main/ipbus_out_valid                                                            | clocks/rst_125                                                                                     |               33 |            128 |
|  eth/clk125     | clocks/ipbus_in_reg[127]                                                                        | clocks/ipbus_in_reg[0]                                                                             |               29 |            128 |
|  eth/clk125     |                                                                                                 | clocks/rst_125                                                                                     |               54 |            151 |
|  eth/clk125     |                                                                                                 | ipbus/udp_if/RARP_block/data_buffer0_out[62]                                                       |               33 |            173 |
|  eth/clk125     |                                                                                                 |                                                                                                    |              333 |            896 |
+-----------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                    12 |
| 3      |                     3 |
| 4      |                    12 |
| 5      |                     9 |
| 6      |                     9 |
| 7      |                     2 |
| 8      |                    49 |
| 9      |                     5 |
| 10     |                     5 |
| 11     |                     6 |
| 12     |                     5 |
| 13     |                     6 |
| 14     |                     5 |
| 15     |                     1 |
| 16+    |                    75 |
+--------+-----------------------+


