// Seed: 120299125
module module_0 (
    output tri1 id_0,
    output supply0 module_0
    , id_4,
    output uwire id_2
);
  logic [7:0] id_5;
  always @(id_4 or 1) begin
    id_4 = $display(1 & 1);
    fork
      #1 id_0 = (id_4 && 1 == 1);
      begin : id_6
        disable id_7;
        if (1) begin
          id_7 = 1;
        end
      end
    join
  end
  wire id_8;
  always @(posedge id_4) begin
    if (1) id_4 <= (1'b0) - id_4;
    id_5[1] = id_8;
  end
endmodule
module module_1 (
    input wor id_0
    , id_6,
    input supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4
);
  supply1 id_7;
  module_0(
      id_3, id_4, id_7
  );
  assign id_7 = id_1;
endmodule
