

================================================================
== Vitis HLS Report for 'tasi_pkg_pusher_512_s'
================================================================
* Date:           Tue Jul 19 06:13:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.029 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tasi_dataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tasi_dataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tasi_dataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tasi_dataFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tasi_meta2pkgPushCmd, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_txwrite_cmd_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tasiPkgPushState_load = load i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:151]   --->   Operation 17 'load' 'tasiPkgPushState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rhs = load i23 %cmd_bbt_V"   --->   Operation 18 'load' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmd_type_V_load = load i1 %cmd_type_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 19 'load' 'cmd_type_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmd_dsa_V_load = load i6 %cmd_dsa_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'load' 'cmd_dsa_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmd_eof_V_load = load i1 %cmd_eof_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'load' 'cmd_eof_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmd_drr_V_load = load i1 %cmd_drr_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'load' 'cmd_drr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_10 = load i32 %cmd_saddr_V"   --->   Operation 23 'load' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmd_tag_V_load = load i4 %cmd_tag_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'load' 'cmd_tag_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmd_rsvd_V_load = load i4 %cmd_rsvd_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'load' 'cmd_rsvd_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lengthFirstPkg_V_load = load i18 %lengthFirstPkg_V"   --->   Operation 26 'load' 'lengthFirstPkg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%remainingLength_V_load = load i18 %remainingLength_V"   --->   Operation 27 'load' 'remainingLength_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%offset_V_2 = load i6 %offset_V"   --->   Operation 28 'load' 'offset_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%prevWord_data_V_10 = load i512 %prevWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:235]   --->   Operation 29 'load' 'prevWord_data_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%prevWord_keep_V_9 = load i64 %prevWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:235]   --->   Operation 30 'load' 'prevWord_keep_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "%switch_ln151 = switch i3 %tasiPkgPushState_load, void %tasi_pkg_pusher<512>.exit, i3 0, void, i3 1, void, i3 2, void, i3 4, void, i3 3, void, i3 5, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:151]   --->   Operation 31 'switch' 'switch_ln151' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_V_2, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%zext_ln674 = zext i9 %shl_ln"   --->   Operation 33 'zext' 'zext_ln674' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%zext_ln674_1 = zext i9 %shl_ln"   --->   Operation 34 'zext' 'zext_ln674_1' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%lshr_ln674 = lshr i512 %prevWord_data_V_10, i512 %zext_ln674"   --->   Operation 35 'lshr' 'lshr_ln674' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%lshr_ln674_1 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_1"   --->   Operation 36 'lshr' 'lshr_ln674_1' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%p_Result_151 = and i512 %lshr_ln674, i512 %lshr_ln674_1"   --->   Operation 37 'and' 'p_Result_151' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%zext_ln414 = zext i9 %shl_ln"   --->   Operation 38 'zext' 'zext_ln414' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414"   --->   Operation 39 'lshr' 'lshr_ln414' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.44ns) (out node of the LUT)   --->   "%p_Result_152 = and i512 %p_Result_151, i512 %lshr_ln414"   --->   Operation 40 'and' 'p_Result_152' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%zext_ln674_2 = zext i6 %offset_V_2"   --->   Operation 41 'zext' 'zext_ln674_2' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%zext_ln674_3 = zext i6 %offset_V_2"   --->   Operation 42 'zext' 'zext_ln674_3' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%lshr_ln674_2 = lshr i64 %prevWord_keep_V_9, i64 %zext_ln674_2"   --->   Operation 43 'lshr' 'lshr_ln674_2' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%lshr_ln674_3 = lshr i64 18446744073709551615, i64 %zext_ln674_3"   --->   Operation 44 'lshr' 'lshr_ln674_3' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%p_Result_153 = and i64 %lshr_ln674_2, i64 %lshr_ln674_3"   --->   Operation 45 'and' 'p_Result_153' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%zext_ln414_6 = zext i6 %offset_V_2"   --->   Operation 46 'zext' 'zext_ln414_6' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%lshr_ln414_2 = lshr i64 18446744073709551615, i64 %zext_ln414_6"   --->   Operation 47 'lshr' 'lshr_ln414_2' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.09ns) (out node of the LUT)   --->   "%p_Result_154 = and i64 %p_Result_153, i64 %lshr_ln414_2"   --->   Operation 48 'and' 'p_Result_154' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 1.09> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.51ns)   --->   "%store_ln260 = store i3 0, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:260]   --->   Operation 49 'store' 'store_ln260' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.51>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln261 = br void %tasi_pkg_pusher<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:261]   --->   Operation 50 'br' 'br_ln261' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tasi_dataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'nbreadreq' 'tmp_2_i' <Predicate = (tasiPkgPushState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %tmp_2_i, void %tasi_pkg_pusher<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:231]   --->   Operation 52 'br' 'br_ln231' <Predicate = (tasiPkgPushState_load == 3)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.16ns)   --->   "%tasi_dataFifo_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tasi_dataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tasi_dataFifo_read_2' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i1024 %tasi_dataFifo_read_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'tmp_data_V' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %tasi_dataFifo_read_2, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'tmp_keep_V' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tasi_dataFifo_read_2, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'bitselect' 'tmp_last_V_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1077 = zext i6 %offset_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 57 'zext' 'zext_ln1077' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln1077_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_V_2, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 58 'bitconcatenate' 'shl_ln1077_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1077_1 = zext i9 %shl_ln1077_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 59 'zext' 'zext_ln1077_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.72ns)   --->   "%sub_ln1077 = sub i10 512, i10 %zext_ln1077_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 60 'sub' 'sub_ln1077' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.72ns)   --->   "%sub_ln674 = sub i10 512, i10 %zext_ln1077_1"   --->   Operation 61 'sub' 'sub_ln674' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_4 = zext i10 %sub_ln674"   --->   Operation 62 'zext' 'zext_ln674_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_4 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_4"   --->   Operation 63 'lshr' 'lshr_ln674_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_143 = and i512 %tmp_data_V, i512 %lshr_ln674_4"   --->   Operation 64 'and' 'p_Result_143' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln1077, i32 9"   --->   Operation 65 'bitselect' 'tmp_231' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln414_7 = zext i1 %tmp_231"   --->   Operation 66 'zext' 'zext_ln414_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.34ns)   --->   "%icmp_ln414 = icmp_ne  i23 %zext_ln414_7, i23 0"   --->   Operation 67 'icmp' 'icmp_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.72ns)   --->   "%sub_ln414 = sub i10 511, i10 %sub_ln1077"   --->   Operation 68 'sub' 'sub_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 511, i10 %sub_ln1077"   --->   Operation 69 'select' 'select_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i10 %sub_ln414, i10 %sub_ln1077"   --->   Operation 70 'select' 'select_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.72ns)   --->   "%sub_ln414_2 = sub i10 511, i10 %sub_ln1077"   --->   Operation 71 'sub' 'sub_ln414_2' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i10 %sub_ln414_2, i10 0"   --->   Operation 72 'select' 'select_ln414_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_8 = zext i10 %select_ln414_4"   --->   Operation 73 'zext' 'zext_ln414_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_9 = zext i10 %select_ln414"   --->   Operation 74 'zext' 'zext_ln414_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_10 = zext i10 %select_ln414_5"   --->   Operation 75 'zext' 'zext_ln414_10' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %p_Result_143, i512 %zext_ln414_8"   --->   Operation 76 'shl' 'shl_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_4 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_9"   --->   Operation 77 'shl' 'shl_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_3 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_10"   --->   Operation 78 'lshr' 'lshr_ln414_3' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_4, i512 %lshr_ln414_3"   --->   Operation 79 'and' 'and_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.70ns)   --->   "%sub_ln1078 = sub i7 64, i7 %zext_ln1077" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1078]   --->   Operation 80 'sub' 'sub_ln1078' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.70ns)   --->   "%sub_ln674_1 = sub i7 64, i7 %zext_ln1077"   --->   Operation 81 'sub' 'sub_ln674_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%zext_ln674_5 = zext i7 %sub_ln674_1"   --->   Operation 82 'zext' 'zext_ln674_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%lshr_ln674_5 = lshr i64 18446744073709551615, i64 %zext_ln674_5"   --->   Operation 83 'lshr' 'lshr_ln674_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%p_Result_145 = and i64 %tmp_keep_V, i64 %lshr_ln674_5"   --->   Operation 84 'and' 'p_Result_145' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln1078, i32 6"   --->   Operation 85 'bitselect' 'tmp_233' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln414_11 = zext i1 %tmp_233"   --->   Operation 86 'zext' 'zext_ln414_11' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.34ns)   --->   "%icmp_ln414_1 = icmp_ne  i26 %zext_ln414_11, i26 0"   --->   Operation 87 'icmp' 'icmp_ln414_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.70ns)   --->   "%sub_ln414_3 = sub i7 63, i7 %sub_ln1078"   --->   Operation 88 'sub' 'sub_ln414_3' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_7 = select i1 %icmp_ln414_1, i7 63, i7 %sub_ln1078"   --->   Operation 89 'select' 'select_ln414_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%select_ln414_8 = select i1 %icmp_ln414_1, i7 %sub_ln414_3, i7 %sub_ln1078"   --->   Operation 90 'select' 'select_ln414_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.70ns)   --->   "%sub_ln414_4 = sub i7 63, i7 %sub_ln1078"   --->   Operation 91 'sub' 'sub_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_9 = select i1 %icmp_ln414_1, i7 %sub_ln414_4, i7 0"   --->   Operation 92 'select' 'select_ln414_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%zext_ln414_12 = zext i7 %select_ln414_8"   --->   Operation 93 'zext' 'zext_ln414_12' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%zext_ln414_13 = zext i7 %select_ln414_7"   --->   Operation 94 'zext' 'zext_ln414_13' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%zext_ln414_14 = zext i7 %select_ln414_9"   --->   Operation 95 'zext' 'zext_ln414_14' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.09ns) (out node of the LUT)   --->   "%shl_ln414_5 = shl i64 %p_Result_145, i64 %zext_ln414_12"   --->   Operation 96 'shl' 'shl_ln414_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%shl_ln414_6 = shl i64 18446744073709551615, i64 %zext_ln414_13"   --->   Operation 97 'shl' 'shl_ln414_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%lshr_ln414_4 = lshr i64 18446744073709551615, i64 %zext_ln414_14"   --->   Operation 98 'lshr' 'lshr_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln414_7 = and i64 %shl_ln414_6, i64 %lshr_ln414_4"   --->   Operation 99 'and' 'and_ln414_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%zext_ln674_6 = zext i9 %shl_ln1077_1"   --->   Operation 100 'zext' 'zext_ln674_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%zext_ln674_7 = zext i9 %shl_ln1077_1"   --->   Operation 101 'zext' 'zext_ln674_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%lshr_ln674_6 = lshr i512 %prevWord_data_V_10, i512 %zext_ln674_6"   --->   Operation 102 'lshr' 'lshr_ln674_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%lshr_ln674_7 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_7"   --->   Operation 103 'lshr' 'lshr_ln674_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%p_Result_147 = and i512 %lshr_ln674_6, i512 %lshr_ln674_7"   --->   Operation 104 'and' 'p_Result_147' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln414_15 = zext i9 %shl_ln1077_1"   --->   Operation 105 'zext' 'zext_ln414_15' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.72ns)   --->   "%lshr_ln414_5 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_15"   --->   Operation 106 'lshr' 'lshr_ln414_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln414_10 = and i512 %p_Result_147, i512 %lshr_ln414_5"   --->   Operation 107 'and' 'and_ln414_10' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%zext_ln674_8 = zext i6 %offset_V_2"   --->   Operation 108 'zext' 'zext_ln674_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%zext_ln674_9 = zext i6 %offset_V_2"   --->   Operation 109 'zext' 'zext_ln674_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%lshr_ln674_8 = lshr i64 %prevWord_keep_V_9, i64 %zext_ln674_8"   --->   Operation 110 'lshr' 'lshr_ln674_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%lshr_ln674_9 = lshr i64 18446744073709551615, i64 %zext_ln674_9"   --->   Operation 111 'lshr' 'lshr_ln674_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%p_Result_149 = and i64 %lshr_ln674_8, i64 %lshr_ln674_9"   --->   Operation 112 'and' 'p_Result_149' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln414_16 = zext i6 %offset_V_2"   --->   Operation 113 'zext' 'zext_ln414_16' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.62ns)   --->   "%lshr_ln414_6 = lshr i64 18446744073709551615, i64 %zext_ln414_16"   --->   Operation 114 'lshr' 'lshr_ln414_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.09ns) (out node of the LUT)   --->   "%and_ln414_12 = and i64 %p_Result_149, i64 %lshr_ln414_6"   --->   Operation 115 'and' 'and_ln414_12' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.09> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_1)   --->   "%zext_ln819 = zext i6 %offset_V_2"   --->   Operation 116 'zext' 'zext_ln819' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_1)   --->   "%shl_ln819 = shl i64 1, i64 %zext_ln819"   --->   Operation 117 'shl' 'shl_ln819' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_1)   --->   "%and_ln819 = and i64 %shl_ln819, i64 %tmp_keep_V"   --->   Operation 118 'and' 'and_ln819' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.06ns) (out node of the LUT)   --->   "%sendWord_last_V_1 = icmp_eq  i64 %and_ln819, i64 0"   --->   Operation 119 'icmp' 'sendWord_last_V_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln239 = store i512 %tmp_data_V, i512 %prevWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:239]   --->   Operation 120 'store' 'store_ln239' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln239 = store i64 %tmp_keep_V, i64 %prevWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:239]   --->   Operation 121 'store' 'store_ln239' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_last_V_1, void %tasi_pkg_pusher<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:240]   --->   Operation 122 'br' 'br_ln240' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.27ns)   --->   "%select_ln243 = select i1 %sendWord_last_V_1, i3 0, i3 5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243]   --->   Operation 123 'select' 'select_ln243' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i & tmp_last_V_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.51ns)   --->   "%store_ln243 = store i3 %select_ln243, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243]   --->   Operation 124 'store' 'store_ln243' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i & tmp_last_V_1)> <Delay = 0.51>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln247 = br void %tasi_pkg_pusher<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:247]   --->   Operation 125 'br' 'br_ln247' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i & tmp_last_V_1)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tasi_dataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 126 'nbreadreq' 'tmp_1_i' <Predicate = (tasiPkgPushState_load == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_1_i, void %tasi_pkg_pusher<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:217]   --->   Operation 127 'br' 'br_ln217' <Predicate = (tasiPkgPushState_load == 4)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.16ns)   --->   "%tasi_dataFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tasi_dataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tasi_dataFifo_read_1' <Predicate = (tasiPkgPushState_load == 4 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tasi_dataFifo_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'bitselect' 'tmp_last_V' <Predicate = (tasiPkgPushState_load == 4 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %tmp_last_V, void %tasi_pkg_pusher<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:224]   --->   Operation 130 'br' 'br_ln224' <Predicate = (tasiPkgPushState_load == 4 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.51ns)   --->   "%store_ln226 = store i3 0, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:226]   --->   Operation 131 'store' 'store_ln226' <Predicate = (tasiPkgPushState_load == 4 & tmp_1_i & tmp_last_V)> <Delay = 0.51>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln227 = br void %tasi_pkg_pusher<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:227]   --->   Operation 132 'br' 'br_ln227' <Predicate = (tasiPkgPushState_load == 4 & tmp_1_i & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_i_244 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tasi_dataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 133 'nbreadreq' 'tmp_i_244' <Predicate = (tasiPkgPushState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_i_244, void %tasi_pkg_pusher<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:178]   --->   Operation 134 'br' 'br_ln178' <Predicate = (tasiPkgPushState_load == 2)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.16ns)   --->   "%tasi_dataFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tasi_dataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'tasi_dataFifo_read' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = trunc i1024 %tasi_dataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'trunc' 'sendWord_data_V_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln145 = store i512 %sendWord_data_V_1, i512 %prevWord_data_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.38>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sendWord_keep_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %tasi_dataFifo_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'partselect' 'sendWord_keep_V_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln145 = store i64 %sendWord_keep_V_1, i64 %prevWord_keep_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sendWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tasi_dataFifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'bitselect' 'sendWord_last_V' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.69ns)   --->   "%icmp_ln886_1 = icmp_ugt  i18 %remainingLength_V_load, i18 64"   --->   Operation 141 'icmp' 'icmp_ln886_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln886_1, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:183]   --->   Operation 142 'br' 'br_ln183' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.69ns)   --->   "%icmp_ln870 = icmp_eq  i18 %remainingLength_V_load, i18 64"   --->   Operation 143 'icmp' 'icmp_ln870' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:188]   --->   Operation 144 'br' 'br_ln188' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i18 %remainingLength_V_load"   --->   Operation 145 'trunc' 'trunc_ln208' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.75ns)   --->   "%sendWord_keep_V_3 = mux i64 @_ssdm_op_Mux.ap_auto.64i64.i6, i64 18446744073709551615, i64 1, i64 3, i64 7, i64 15, i64 31, i64 63, i64 127, i64 255, i64 511, i64 1023, i64 2047, i64 4095, i64 8191, i64 16383, i64 32767, i64 65535, i64 131071, i64 262143, i64 524287, i64 1048575, i64 2097151, i64 4194303, i64 8388607, i64 16777215, i64 33554431, i64 67108863, i64 134217727, i64 268435455, i64 536870911, i64 1073741823, i64 2147483647, i64 4294967295, i64 8589934591, i64 17179869183, i64 34359738367, i64 68719476735, i64 137438953471, i64 274877906943, i64 549755813887, i64 1099511627775, i64 2199023255551, i64 4398046511103, i64 8796093022207, i64 17592186044415, i64 35184372088831, i64 70368744177663, i64 140737488355327, i64 281474976710655, i64 562949953421311, i64 1125899906842623, i64 2251799813685247, i64 4503599627370495, i64 9007199254740991, i64 18014398509481983, i64 36028797018963967, i64 72057594037927935, i64 144115188075855871, i64 288230376151711743, i64 576460752303423487, i64 1152921504606846975, i64 2305843009213693951, i64 4611686018427387903, i64 9223372036854775807, i6 %trunc_ln208"   --->   Operation 146 'mux' 'sendWord_keep_V_3' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_142 = partset i32 @llvm.part.set.i32.i18, i32 %p_Val2_10, i18 0, i32 0, i32 17"   --->   Operation 147 'partset' 'p_Result_142' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.41ns)   --->   "%store_ln391 = store i32 %p_Result_142, i32 %cmd_saddr_V"   --->   Operation 148 'store' 'store_ln391' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.41>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i18 %lengthFirstPkg_V_load"   --->   Operation 149 'zext' 'zext_ln692_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.82ns)   --->   "%sub_ln692_1 = sub i23 %rhs, i23 %zext_ln692_1"   --->   Operation 150 'sub' 'sub_ln692_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.41ns)   --->   "%store_ln692 = store i23 %sub_ln692_1, i23 %cmd_bbt_V"   --->   Operation 151 'store' 'store_ln692' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.41>
ST_1 : Operation 152 [1/1] (0.27ns)   --->   "%select_ln207 = select i1 %sendWord_last_V, i3 5, i3 3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:207]   --->   Operation 152 'select' 'select_ln207' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.51ns)   --->   "%store_ln207 = store i3 %select_ln207, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:207]   --->   Operation 153 'store' 'store_ln207' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.51>
ST_1 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 154 'br' 'br_ln0' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @llvm.part.set.i32.i18, i32 %p_Val2_10, i18 0, i32 0, i32 17"   --->   Operation 155 'partset' 'p_Result_s' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.41ns)   --->   "%store_ln391 = store i32 %p_Result_s, i32 %cmd_saddr_V"   --->   Operation 156 'store' 'store_ln391' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.41>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i18 %lengthFirstPkg_V_load"   --->   Operation 157 'zext' 'zext_ln692' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.82ns)   --->   "%sub_ln692 = sub i23 %rhs, i23 %zext_ln692"   --->   Operation 158 'sub' 'sub_ln692' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.41ns)   --->   "%store_ln692 = store i23 %sub_ln692, i23 %cmd_bbt_V"   --->   Operation 159 'store' 'store_ln692' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.41>
ST_1 : Operation 160 [1/1] (0.51ns)   --->   "%store_ln195 = store i3 4, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:195]   --->   Operation 160 'store' 'store_ln195' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.51>
ST_1 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln196 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:196]   --->   Operation 161 'br' 'br_ln196' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 162 [1/1] (0.79ns)   --->   "%add_ln692 = add i18 %remainingLength_V_load, i18 262080"   --->   Operation 162 'add' 'add_ln692' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & icmp_ln886_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.38ns)   --->   "%store_ln692 = store i18 %add_ln692, i18 %remainingLength_V"   --->   Operation 163 'store' 'store_ln692' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & icmp_ln886_1)> <Delay = 0.38>
ST_1 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln186 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:186]   --->   Operation 164 'br' 'br_ln186' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & icmp_ln886_1)> <Delay = 0.38>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = partselect i447 @_ssdm_op_PartSelect.i447.i1024.i32.i32, i1024 %tasi_dataFifo_read, i32 577, i32 1023" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'partselect' 'tmp' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln214 = br void %tasi_pkg_pusher<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:214]   --->   Operation 166 'br' 'br_ln214' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%lhs = trunc i32 %p_Val2_10"   --->   Operation 167 'trunc' 'lhs' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i18 %lhs"   --->   Operation 168 'zext' 'zext_ln1346' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i23 %rhs"   --->   Operation 169 'zext' 'zext_ln1346_2' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.82ns)   --->   "%ret = add i24 %zext_ln1346_2, i24 %zext_ln1346"   --->   Operation 170 'add' 'ret' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.76ns)   --->   "%icmp_ln886 = icmp_ugt  i24 %ret, i24 262144"   --->   Operation 171 'icmp' 'icmp_ln886' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln886, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:161]   --->   Operation 172 'br' 'br_ln161' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.51ns)   --->   "%store_ln174 = store i3 4, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:174]   --->   Operation 173 'store' 'store_ln174' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln886)> <Delay = 0.51>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tasi_pkg_pusher<512>.exit"   --->   Operation 174 'br' 'br_ln0' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.79ns)   --->   "%p_Val2_4 = sub i18 0, i18 %lhs"   --->   Operation 175 'sub' 'p_Val2_4' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln163 = store i18 %p_Val2_4, i18 %lengthFirstPkg_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:163]   --->   Operation 176 'store' 'store_ln163' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln164 = store i18 %p_Val2_4, i18 %remainingLength_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:164]   --->   Operation 177 'store' 'store_ln164' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.38>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i18 %p_Val2_4"   --->   Operation 178 'trunc' 'trunc_ln674' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln165 = store i6 %trunc_ln674, i6 %offset_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:165]   --->   Operation 179 'store' 'store_ln165' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%len_V = trunc i18 %p_Val2_4"   --->   Operation 180 'trunc' 'len_V' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.51ns)   --->   "%store_ln168 = store i3 2, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:168]   --->   Operation 181 'store' 'store_ln168' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.51>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln170 = br void %tasi_pkg_pusher<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:170]   --->   Operation 182 'br' 'br_ln170' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tasi_meta2pkgPushCmd, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 183 'nbreadreq' 'tmp_i' <Predicate = (tasiPkgPushState_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_i, void %tasi_pkg_pusher<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:154]   --->   Operation 184 'br' 'br_ln154' <Predicate = (tasiPkgPushState_load == 0)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.16ns)   --->   "%tasi_meta2pkgPushCmd_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tasi_meta2pkgPushCmd" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 185 'read' 'tasi_meta2pkgPushCmd_read' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %tasi_meta2pkgPushCmd_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 186 'trunc' 'trunc_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.41ns)   --->   "%store_ln145 = store i23 %trunc_ln145, i23 %cmd_bbt_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tasi_meta2pkgPushCmd_read, i32 32" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 188 'bitselect' 'tmp_225' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_225, i1 %cmd_type_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 189 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i6 @_ssdm_op_PartSelect.i6.i128.i32.i32, i128 %tasi_meta2pkgPushCmd_read, i32 40, i32 45" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 190 'partselect' 'trunc_ln145_s' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln145 = store i6 %trunc_ln145_s, i6 %cmd_dsa_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 191 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tasi_meta2pkgPushCmd_read, i32 48" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 192 'bitselect' 'tmp_226' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_226, i1 %cmd_eof_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 193 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tasi_meta2pkgPushCmd_read, i32 56" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 194 'bitselect' 'tmp_227' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_227, i1 %cmd_drr_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 195 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln145_28 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %tasi_meta2pkgPushCmd_read, i32 64, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 196 'partselect' 'trunc_ln145_28' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.41ns)   --->   "%store_ln145 = store i32 %trunc_ln145_28, i32 %cmd_saddr_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln145_29 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tasi_meta2pkgPushCmd_read, i32 96, i32 99" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 198 'partselect' 'trunc_ln145_29' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln145 = store i4 %trunc_ln145_29, i4 %cmd_tag_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln145_30 = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tasi_meta2pkgPushCmd_read, i32 104, i32 107" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 200 'partselect' 'trunc_ln145_30' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln145 = store i4 %trunc_ln145_30, i4 %cmd_rsvd_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'store' 'store_ln145' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.51ns)   --->   "%store_ln157 = store i3 1, i3 %tasiPkgPushState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:157]   --->   Operation 202 'store' 'store_ln157' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.51>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln158 = br void %tasi_pkg_pusher<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:158]   --->   Operation 203 'br' 'br_ln158' <Predicate = (tasiPkgPushState_load == 0 & tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 1, i64 %p_Result_154, i512 %p_Result_152" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 204 'bitconcatenate' 'or_ln' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 205 'zext' 'zext_ln174' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%tmp_232 = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0"   --->   Operation 207 'partselect' 'tmp_232' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i & icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i512 %tmp_232, i512 %shl_ln414"   --->   Operation 208 'select' 'select_ln414_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%p_Result_144 = and i512 %select_ln414_6, i512 %and_ln414"   --->   Operation 209 'and' 'p_Result_144' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%tmp_234 = partselect i64 @llvm.part.select.i64, i64 %shl_ln414_5, i32 63, i32 0"   --->   Operation 210 'partselect' 'tmp_234' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i & icmp_ln414_1)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%select_ln414_10 = select i1 %icmp_ln414_1, i64 %tmp_234, i64 %shl_ln414_5"   --->   Operation 211 'select' 'select_ln414_10' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%p_Result_146 = and i64 %select_ln414_10, i64 %and_ln414_7"   --->   Operation 212 'and' 'p_Result_146' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%xor_ln414 = xor i512 %lshr_ln414_5, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 213 'xor' 'xor_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%and_ln414_9 = and i512 %p_Result_144, i512 %xor_ln414"   --->   Operation 214 'and' 'and_ln414_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Result_148 = or i512 %and_ln414_9, i512 %and_ln414_10"   --->   Operation 215 'or' 'p_Result_148' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%xor_ln414_1 = xor i64 %lshr_ln414_6, i64 18446744073709551615"   --->   Operation 216 'xor' 'xor_ln414_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%and_ln414_11 = and i64 %p_Result_146, i64 %xor_ln414_1"   --->   Operation 217 'and' 'and_ln414_11' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_Result_150 = or i64 %and_ln414_11, i64 %and_ln414_12"   --->   Operation 218 'or' 'p_Result_150' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 0, i1 %sendWord_last_V_1, i64 %p_Result_150, i512 %p_Result_148" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 219 'bitconcatenate' 'p_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %p_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 220 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 3 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 221 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %tasi_dataFifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 221 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 4 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i20.i4.i4.i4.i32.i7.i1.i7.i1.i2.i6.i7.i1.i9.i23, i20 0, i4 %cmd_rsvd_V_load, i4 0, i4 %cmd_tag_V_load, i32 %p_Result_142, i7 0, i1 %cmd_drr_V_load, i7 0, i1 %cmd_eof_V_load, i2 0, i6 %cmd_dsa_V_load, i7 0, i1 %cmd_type_V_load, i9 0, i23 %sub_ln692_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 222 'bitconcatenate' 'p_3' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 223 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %p_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 223 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i20.i4.i4.i4.i32.i7.i1.i7.i1.i2.i6.i7.i1.i9.i23, i20 0, i4 %cmd_rsvd_V_load, i4 0, i4 %cmd_tag_V_load, i32 %p_Result_s, i7 0, i1 %cmd_drr_V_load, i7 0, i1 %cmd_eof_V_load, i2 0, i6 %cmd_dsa_V_load, i7 0, i1 %cmd_type_V_load, i9 0, i23 %sub_ln692" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 224 'bitconcatenate' 'p_2' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %p_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 225 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sendWord_keep_V_4 = phi i64 %sendWord_keep_V_1, void, i64 %sendWord_keep_V_1, void, i64 %sendWord_keep_V_3, void"   --->   Operation 226 'phi' 'sendWord_keep_V_4' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sendWord_last_V_2 = phi i1 %sendWord_last_V, void, i1 1, void, i1 1, void"   --->   Operation 227 'phi' 'sendWord_last_V_2' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%p_4 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 %tmp, i1 %sendWord_last_V_2, i64 %sendWord_keep_V_4, i512 %sendWord_data_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 228 'bitconcatenate' 'p_4' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %p_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 229 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i20.i4.i4.i4.i32.i7.i1.i7.i1.i2.i6.i7.i1.i9.i23, i20 0, i4 %cmd_rsvd_V_load, i4 0, i4 %cmd_tag_V_load, i32 %p_Val2_10, i7 0, i1 %cmd_drr_V_load, i7 0, i1 %cmd_eof_V_load, i2 0, i6 %cmd_dsa_V_load, i7 0, i1 %cmd_type_V_load, i9 0, i23 %rhs" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'bitconcatenate' 'p_s' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 231 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_50_i = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i48.i16, i32 %p_Val2_10, i48 0, i16 %len_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'bitconcatenate' 'tmp_50_i' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln174 = or i96 %tmp_50_i, i96 72339073309605888" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'or' 'or_ln174' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln174_10 = zext i96 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 234 'zext' 'zext_ln174_10' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 235 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %zext_ln174_10" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 235 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 236 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %p_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 236 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & !icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 237 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %p_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_244 & !icmp_ln886_1 & icmp_ln870)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 238 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 239 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txwrite_cmd_V, i128 %zext_ln174_10" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'write' 'write_ln174' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.03ns
The critical path consists of the following:
	fifo read on port 'tasi_dataFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [85]  (1.17 ns)
	'and' operation ('and_ln819') [162]  (0 ns)
	'icmp' operation ('sendWord.last.V') [163]  (1.06 ns)
	'select' operation ('select_ln243', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243) [170]  (0.278 ns)
	'store' operation ('store_ln243', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243) of variable 'select_ln243', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243 on static variable 'tasiPkgPushState' [171]  (0.518 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'select' operation ('select_ln414_6') [110]  (0 ns)
	'and' operation ('__Result__') [114]  (0 ns)
	'and' operation ('and_ln414_9') [146]  (0 ns)
	'or' operation ('__Result__') [148]  (0.578 ns)
	fifo write on port 'txBufferWriteData_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [165]  (1.17 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
