

================================================================
== Vivado HLS Report for 'equalizer'
================================================================
* Date:           Thu Dec 18 21:16:05 2025

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        equalizer
* Solution:       equalizer
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.44|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   71|  256|   72|  257|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- filter_loop      |  255|  255|        51|          -|          -|     5|    no    |
        |- Loop 2           |   70|   70|        14|          -|          -|     5|    no    |
        | + setCoeffs_loop  |   12|   12|         2|          -|          -|     6|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    203|    129|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      8|   2344|   3350|
|Memory           |        0|      -|    320|     27|
|Multiplexer      |        -|      -|      -|    498|
|Register         |        -|      -|    623|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      8|   3490|   4004|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     10|      9|     22|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |equalizer_eq_io_s_axi_U  |equalizer_eq_io_s_axi  |        2|      0|  230|  302|
    |equalizer_faddfsucud_U0  |equalizer_faddfsucud   |        0|      2|  306|  418|
    |equalizer_fdiv_32eOg_U3  |equalizer_fdiv_32eOg   |        0|      0|  761|  994|
    |equalizer_fdiv_32eOg_U4  |equalizer_fdiv_32eOg   |        0|      0|  761|  994|
    |equalizer_fmul_32dEe_U1  |equalizer_fmul_32dEe   |        0|      3|  143|  321|
    |equalizer_fmul_32dEe_U2  |equalizer_fmul_32dEe   |        0|      3|  143|  321|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        2|      8| 2344| 3350|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |iir_coeff_array_U  |equalizer_iir_coebkb  |        0|  64|  15|    30|   32|     1|          960|
    |iir_x_1_U          |equalizer_iir_x_1     |        0|  64|   3|     5|   32|     1|          160|
    |iir_x_0_U          |equalizer_iir_x_1     |        0|  64|   3|     5|   32|     1|          160|
    |iir_y_1_U          |equalizer_iir_x_1     |        0|  64|   3|     5|   32|     1|          160|
    |iir_y_2_U          |equalizer_iir_x_1     |        0|  64|   3|     5|   32|     1|          160|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                      |        0| 320|  27|    50|  160|     5|         1600|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_364_p2          |     +    |      0|  14|   9|           3|           1|
    |i_fu_470_p2            |     +    |      0|  14|   9|           3|           1|
    |j_fu_497_p2            |     +    |      0|  14|   9|           3|           1|
    |tmp_11_fu_480_p2       |     +    |      0|  23|  11|           6|           6|
    |tmp_5_fu_420_p2        |     +    |      0|  23|  11|           6|           2|
    |tmp_6_fu_431_p2        |     +    |      0|  23|  11|           6|           2|
    |tmp_7_fu_442_p2        |     +    |      0|  23|  11|           6|           3|
    |tmp_8_fu_453_p2        |     +    |      0|  23|  11|           6|           3|
    |tmp_10_fu_352_p2       |     -    |      0|  23|  11|           6|           6|
    |tmp_3_fu_398_p2        |     -    |      0|  23|  11|           6|           6|
    |exitcond1_i_fu_358_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond_i2_fu_491_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond_i_fu_464_p2   |   icmp   |      0|   0|   1|           3|           3|
    |tmp_1_fu_326_p2        |   icmp   |      0|   0|  16|          32|           1|
    |tmp_4_fu_409_p2        |    or    |      0|   0|   6|           6|           1|
    +-----------------------+----------+-------+----+----+------------+------------+
    |Total                  |          |      0| 203| 129|          98|          42|
    +-----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  237|         55|    1|         55|
    |grp_fu_267_opcode         |   15|          3|    2|          6|
    |grp_fu_267_p0             |   15|          3|   32|         96|
    |grp_fu_267_p1             |   15|          3|   32|         96|
    |grp_fu_271_p0             |   21|          4|   32|        128|
    |grp_fu_271_p1             |   21|          4|   32|        128|
    |grp_fu_276_p0             |   15|          3|   32|         96|
    |grp_fu_276_p1             |   15|          3|   32|         96|
    |grp_fu_280_p0             |   21|          4|   32|        128|
    |grp_fu_284_p0             |   15|          3|   32|         96|
    |i_i1_reg_222              |    9|          2|    3|          6|
    |i_i_reg_245               |    9|          2|    3|          6|
    |iir_coeff_array_address0  |   27|          5|    5|         25|
    |iir_coeff_array_address1  |   21|          4|    5|         20|
    |iir_x_0_address0          |   15|          3|    3|          9|
    |j_i_reg_256               |    9|          2|    3|          6|
    |reg_301                   |    9|          2|   32|         64|
    |temp_i_reg_233            |    9|          2|   32|         64|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  498|        107|  345|       1125|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  54|   0|   54|          0|
    |i_1_reg_520                     |   3|   0|    3|          0|
    |i_i1_reg_222                    |   3|   0|    3|          0|
    |i_i_reg_245                     |   3|   0|    3|          0|
    |i_reg_558                       |   3|   0|    3|          0|
    |iir_coeff_array_addr_2_reg_535  |   4|   0|    5|          1|
    |iir_coeff_array_addr_3_reg_540  |   4|   0|    5|          1|
    |iir_coeff_array_addr_4_reg_545  |   4|   0|    5|          1|
    |iir_coeff_array_addr_5_reg_550  |   4|   0|    5|          1|
    |iir_coeff_array_addr_6_reg_588  |   5|   0|    5|          0|
    |iir_x_0_addr_reg_568            |   3|   0|    3|          0|
    |iir_x_0_load_reg_601            |  32|   0|   32|          0|
    |iir_x_1_addr_reg_563            |   3|   0|    3|          0|
    |iir_x_1_load_reg_607            |  32|   0|   32|          0|
    |iir_y_1_addr_reg_573            |   3|   0|    3|          0|
    |iir_y_1_load_reg_627            |  32|   0|   32|          0|
    |iir_y_2_addr_reg_578            |   3|   0|    3|          0|
    |iir_y_2_load_reg_632            |  32|   0|   32|          0|
    |j_i_reg_256                     |   3|   0|    3|          0|
    |j_reg_596                       |   3|   0|    3|          0|
    |reg_288                         |  32|   0|   32|          0|
    |reg_295                         |  32|   0|   32|          0|
    |reg_301                         |  32|   0|   32|          0|
    |reg_308                         |  32|   0|   32|          0|
    |reg_314                         |  32|   0|   32|          0|
    |reg_319                         |  32|   0|   32|          0|
    |temp_i_reg_233                  |  32|   0|   32|          0|
    |tmp_10_i_reg_642                |  32|   0|   32|          0|
    |tmp_10_reg_512                  |   5|   0|    6|          1|
    |tmp_1_reg_508                   |   1|   0|    1|          0|
    |tmp_4_i_reg_617                 |  32|   0|   32|          0|
    |tmp_7_i_reg_622                 |  32|   0|   32|          0|
    |tmp_i_3_reg_637                 |  32|   0|   32|          0|
    |tmp_i_reg_612                   |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 623|   0|  628|          5|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_eq_io_AWVALID  |  in |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_AWREADY  | out |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_AWADDR   |  in |    8|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_WVALID   |  in |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_WREADY   | out |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_WDATA    |  in |   32|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_WSTRB    |  in |    4|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_ARVALID  |  in |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_ARREADY  | out |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_ARADDR   |  in |    8|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_RVALID   | out |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_RREADY   |  in |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_RDATA    | out |   32|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_RRESP    | out |    2|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_BVALID   | out |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_BREADY   |  in |    1|    s_axi   |     eq_io    |     array    |
|s_axi_eq_io_BRESP    | out |    2|    s_axi   |     eq_io    |     array    |
|ap_clk               |  in |    1| ap_ctrl_hs |   equalizer  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   equalizer  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   equalizer  | return value |
+---------------------+-----+-----+------------+--------------+--------------+

