// Seed: 861562828
module module_0;
  tri0  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  module_2 modCall_1 ();
  always @(posedge 1) begin : LABEL_0
    assert (id_15);
    $display;
  end
endmodule
module module_1 (
    input wor id_0
    , id_5,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  string id_6;
  module_0 modCall_1 ();
  assign id_6 = "";
endmodule
module module_2 ();
  assign id_1 = 1;
  assign module_0.id_3 = 0;
  always @(1) begin : LABEL_0$display
    ;
  end
endmodule
