
STM32F303K8_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002478  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002600  08002600  00012600  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002648  08002648  00012648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800264c  0800264c  0001264c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000200  20000000  08002650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020200  2**0
                  CONTENTS
  7 .bss          00000294  20000200  20000200  00020200  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000494  20000494  00020200  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018b22  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000322e  00000000  00000000  00038d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    0000a5be  00000000  00000000  0003bf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000b40  00000000  00000000  00046540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00000e48  00000000  00000000  00047080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018cb6  00000000  00000000  00047ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00011c00  00000000  00000000  00060b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008bf5b  00000000  00000000  0007277e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000fe6d9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000020c0  00000000  00000000  000fe72c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000200 	.word	0x20000200
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080025e8 	.word	0x080025e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000204 	.word	0x20000204
 80001c4:	080025e8 	.word	0x080025e8

080001c8 <MX_CAN1_Init>:

/* Private functions ---------------------------------------------------------*/

/* USART2 init function */
void MX_CAN1_Init(void)
{
 80001c8:	b510      	push	{r4, lr}
    CAN_FilterTypeDef  sFilterConfig;

    /* Configure the CAN peripheral */
    hcan.Instance = CANx;  
 80001ca:	481e      	ldr	r0, [pc, #120]	; (8000244 <MX_CAN1_Init+0x7c>)
    hcan.Init.TransmitFifoPriority = DISABLE;
    hcan.Init.Mode = CAN_MODE_NORMAL;
    hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
    hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
    hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
    hcan.Init.Prescaler = 4;
 80001cc:	4a1e      	ldr	r2, [pc, #120]	; (8000248 <MX_CAN1_Init+0x80>)
 80001ce:	2304      	movs	r3, #4
    hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
 80001d0:	2400      	movs	r4, #0
    hcan.Init.Prescaler = 4;
 80001d2:	e9c0 2300 	strd	r2, r3, [r0]
    hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
 80001d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80001da:	e9c0 4302 	strd	r4, r3, [r0, #8]
    hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80001de:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 80001e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80001e6:	e9c0 1304 	strd	r1, r3, [r0, #16]
    hcan.Init.TimeTriggeredMode = DISABLE;
 80001ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
{
 80001ee:	b08a      	sub	sp, #40	; 0x28
    hcan.Init.TimeTriggeredMode = DISABLE;
 80001f0:	6183      	str	r3, [r0, #24]
    hcan.Init.ReceiveFifoLocked = DISABLE;
 80001f2:	8384      	strh	r4, [r0, #28]
    if (HAL_CAN_Init(&hcan) != HAL_OK)
 80001f4:	f000 fcac 	bl	8000b50 <HAL_CAN_Init>
 80001f8:	b108      	cbz	r0, 80001fe <MX_CAN1_Init+0x36>
    {
        Error_Handler();
 80001fa:	f000 f9c5 	bl	8000588 <Error_Handler>
    }

    /* Configure the CAN Filter */
    sFilterConfig.FilterBank = 0;
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80001fe:	2301      	movs	r3, #1
 8000200:	9307      	str	r3, [sp, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
    sFilterConfig.FilterIdLow = 0x0000;
    sFilterConfig.FilterMaskIdHigh = 0x0000;
    sFilterConfig.FilterMaskIdLow = 0x0000;
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
 8000202:	9308      	str	r3, [sp, #32]
    sFilterConfig.SlaveStartFilterBank = 14;
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000204:	480f      	ldr	r0, [pc, #60]	; (8000244 <MX_CAN1_Init+0x7c>)
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000206:	9404      	str	r4, [sp, #16]
    sFilterConfig.SlaveStartFilterBank = 14;
 8000208:	230e      	movs	r3, #14
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800020a:	4669      	mov	r1, sp
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800020c:	e9cd 4405 	strd	r4, r4, [sp, #20]
    sFilterConfig.FilterIdLow = 0x0000;
 8000210:	e9cd 4400 	strd	r4, r4, [sp]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8000214:	e9cd 4402 	strd	r4, r4, [sp, #8]
    sFilterConfig.SlaveStartFilterBank = 14;
 8000218:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 800021a:	f000 fd14 	bl	8000c46 <HAL_CAN_ConfigFilter>
 800021e:	b108      	cbz	r0, 8000224 <MX_CAN1_Init+0x5c>
    {
        Error_Handler();
 8000220:	f000 f9b2 	bl	8000588 <Error_Handler>
    }

    /* Start the CAN peripheral */
    if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000224:	4807      	ldr	r0, [pc, #28]	; (8000244 <MX_CAN1_Init+0x7c>)
 8000226:	f000 fd7d 	bl	8000d24 <HAL_CAN_Start>
 800022a:	b108      	cbz	r0, 8000230 <MX_CAN1_Init+0x68>
    {
        Error_Handler();
 800022c:	f000 f9ac 	bl	8000588 <Error_Handler>
    }

    /* Activate CAN RX notification */
    if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK)
 8000230:	4804      	ldr	r0, [pc, #16]	; (8000244 <MX_CAN1_Init+0x7c>)
 8000232:	2102      	movs	r1, #2
 8000234:	f000 fe6b 	bl	8000f0e <HAL_CAN_ActivateNotification>
 8000238:	b108      	cbz	r0, 800023e <MX_CAN1_Init+0x76>
    {
        Error_Handler();
 800023a:	f000 f9a5 	bl	8000588 <Error_Handler>
    }
}
 800023e:	b00a      	add	sp, #40	; 0x28
 8000240:	bd10      	pop	{r4, pc}
 8000242:	bf00      	nop
 8000244:	20000300 	.word	0x20000300
 8000248:	40006400 	.word	0x40006400

0800024c <HAL_CAN_MspInit>:
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
    GPIO_InitTypeDef   GPIO_InitStruct; 
    
    /* CAN1 Periph clock enable */
    CANx_CLK_ENABLE();
 800024c:	4b1d      	ldr	r3, [pc, #116]	; (80002c4 <HAL_CAN_MspInit+0x78>)
{
 800024e:	b5f0      	push	{r4, r5, r6, r7, lr}
    CANx_CLK_ENABLE();
 8000250:	69da      	ldr	r2, [r3, #28]
 8000252:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000256:	61da      	str	r2, [r3, #28]
 8000258:	69da      	ldr	r2, [r3, #28]
{
 800025a:	b089      	sub	sp, #36	; 0x24
    CANx_CLK_ENABLE();
 800025c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8000260:	9201      	str	r2, [sp, #4]
 8000262:	9a01      	ldr	r2, [sp, #4]
    
    /* Enable GPIO clock */
    CANx_GPIO_CLK_ENABLE(); 
 8000264:	695a      	ldr	r2, [r3, #20]
 8000266:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800026a:	615a      	str	r2, [r3, #20]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000272:	9302      	str	r3, [sp, #8]
    
    /* CAN1 TX GPIO pin configuration */
    GPIO_InitStruct.Pin = CANx_TX_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000274:	2401      	movs	r4, #1
    CANx_GPIO_CLK_ENABLE(); 
 8000276:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000278:	2702      	movs	r7, #2
 800027a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800027e:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate =  CANx_TX_AF;    
 8000280:	2509      	movs	r5, #9
    HAL_GPIO_Init(CANx_TX_GPIO_PORT, &GPIO_InitStruct); 
 8000282:	a903      	add	r1, sp, #12
 8000284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000288:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800028c:	e9cd 4605 	strd	r4, r6, [sp, #20]
    GPIO_InitStruct.Alternate =  CANx_TX_AF;    
 8000290:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(CANx_TX_GPIO_PORT, &GPIO_InitStruct); 
 8000292:	f001 f855 	bl	8001340 <HAL_GPIO_Init>
    
    /* CAN1 RX GPIO pin configuration */
    GPIO_InitStruct.Pin = CANx_RX_PIN;
 8000296:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Alternate =  CANx_RX_AF;    
    HAL_GPIO_Init(CANx_RX_GPIO_PORT, &GPIO_InitStruct); 
 800029a:	a903      	add	r1, sp, #12
 800029c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002a0:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002a4:	e9cd 4605 	strd	r4, r6, [sp, #20]
    GPIO_InitStruct.Alternate =  CANx_RX_AF;    
 80002a8:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(CANx_RX_GPIO_PORT, &GPIO_InitStruct); 
 80002aa:	f001 f849 	bl	8001340 <HAL_GPIO_Init>
    
    /* NVIC configuration for CAN1 Reception complete interrupt */
    HAL_NVIC_SetPriority(CANx_RX_IRQn, 1, 0);
 80002ae:	2200      	movs	r2, #0
 80002b0:	4621      	mov	r1, r4
 80002b2:	2014      	movs	r0, #20
 80002b4:	f000 ff58 	bl	8001168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CANx_RX_IRQn);
 80002b8:	2014      	movs	r0, #20
 80002ba:	f000 ff87 	bl	80011cc <HAL_NVIC_EnableIRQ>
}
 80002be:	b009      	add	sp, #36	; 0x24
 80002c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40021000 	.word	0x40021000

080002c8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80002c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t en_artifact = 0;
	uint16_t i = 0;
	uint16_t idx = 0;
	uint8_t send_usart_code = 0;
	uint8_t usart_tx_sdo_pending[USART_MSG_LENGTH] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80002ca:	4a7d      	ldr	r2, [pc, #500]	; (80004c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
{
 80002cc:	b085      	sub	sp, #20
	uint8_t usart_tx_sdo_pending[USART_MSG_LENGTH] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80002ce:	6851      	ldr	r1, [r2, #4]
{
 80002d0:	4604      	mov	r4, r0
	uint8_t usart_tx_sdo_pending[USART_MSG_LENGTH] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80002d2:	6810      	ldr	r0, [r2, #0]
 80002d4:	8912      	ldrh	r2, [r2, #8]
 80002d6:	ab01      	add	r3, sp, #4
 80002d8:	c303      	stmia	r3!, {r0, r1}

	/* Get RX message */
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx) != HAL_OK)
 80002da:	2100      	movs	r1, #0
	uint8_t usart_tx_sdo_pending[USART_MSG_LENGTH] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80002dc:	801a      	strh	r2, [r3, #0]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx) != HAL_OK)
 80002de:	4620      	mov	r0, r4
 80002e0:	4b78      	ldr	r3, [pc, #480]	; (80004c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 80002e2:	4a79      	ldr	r2, [pc, #484]	; (80004c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80002e4:	f000 fd9c 	bl	8000e20 <HAL_CAN_GetRxMessage>
 80002e8:	b108      	cbz	r0, 80002ee <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
		Error_Handler();
 80002ea:	f000 f94d 	bl	8000588 <Error_Handler>
	 * idx:	[0]   [1]   [2]     [3]     [4]     [5]     [6]   [7]        [8]	 [9]
	 *  	---------------------------------------------------------------------------
	 *  	| ID1 | ID0 | DATA3 | DATA2 | DATA1 | DATA0 | STS | ARTIFACT | CHKSM | LF |
	 *  	---------------------------------------------------------------------------
	 */
	if (can_rx_header.DLC == CAN_DATA_LENGTH)
 80002ee:	4c76      	ldr	r4, [pc, #472]	; (80004c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80002f0:	6923      	ldr	r3, [r4, #16]
 80002f2:	2b04      	cmp	r3, #4
 80002f4:	f040 80e1 	bne.w	80004ba <HAL_CAN_RxFifo0MsgPendingCallback+0x1f2>
	{
		/* Check ID of received can packet and take properly action */
		switch (can_rx_header.StdId & 0x0000FF00)
 80002f8:	6823      	ldr	r3, [r4, #0]
 80002fa:	4a74      	ldr	r2, [pc, #464]	; (80004cc <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 80002fc:	f403 417f 	and.w	r1, r3, #65280	; 0xff00
 8000300:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000304:	b29b      	uxth	r3, r3
 8000306:	d010      	beq.n	800032a <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
 8000308:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800030c:	d063      	beq.n	80003d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x10e>
				send_usart_code = 2;

			break;
		/* Ignore */
		default:
			can_inv_rx_cnt++;
 800030e:	6893      	ldr	r3, [r2, #8]
 8000310:	3301      	adds	r3, #1
 8000312:	6093      	str	r3, [r2, #8]
		default:
			break;
		}

		/* Display LED*/
		if ((uint16_t)(can_rx_header.StdId & 0x0000FFFF) == ID_PDO_00)
 8000314:	8823      	ldrh	r3, [r4, #0]
 8000316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800031a:	f040 80ce 	bne.w	80004ba <HAL_CAN_RxFifo0MsgPendingCallback+0x1f2>
			BSP_LED_Toggle(LED3);
 800031e:	2000      	movs	r0, #0
	}
}
 8000320:	b005      	add	sp, #20
 8000322:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			BSP_LED_Toggle(LED3);
 8000326:	f000 bb7d 	b.w	8000a24 <BSP_LED_Toggle>
			can_pdo_rx_cnt++;
 800032a:	6811      	ldr	r1, [r2, #0]
			memcpy(process_data[idx].val, &(can_rx[0]), process_data[idx].num_byte);
 800032c:	4d65      	ldr	r5, [pc, #404]	; (80004c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
			can_pdo_rx_cnt++;
 800032e:	3101      	adds	r1, #1
 8000330:	6011      	str	r1, [r2, #0]
			idx = (uint16_t)can_rx_header.StdId - ID_PDO_00;
 8000332:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
			memcpy(process_data[idx].val, &(can_rx[0]), process_data[idx].num_byte);
 8000336:	4a66      	ldr	r2, [pc, #408]	; (80004d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 8000338:	210c      	movs	r1, #12
 800033a:	b29b      	uxth	r3, r3
 800033c:	fb01 2303 	mla	r3, r1, r3, r2
 8000340:	4629      	mov	r1, r5
 8000342:	88da      	ldrh	r2, [r3, #6]
 8000344:	6898      	ldr	r0, [r3, #8]
 8000346:	f002 f939 	bl	80025bc <memcpy>
			usart_tx[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 800034a:	4b62      	ldr	r3, [pc, #392]	; (80004d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800034c:	6822      	ldr	r2, [r4, #0]
			usart_tx[1] = (can_rx_header.StdId & 0x000000FF);
 800034e:	705a      	strb	r2, [r3, #1]
			usart_tx[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 8000350:	0a11      	lsrs	r1, r2, #8
			usart_tx[2] = can_rx[0];
 8000352:	782a      	ldrb	r2, [r5, #0]
 8000354:	709a      	strb	r2, [r3, #2]
			usart_tx[3] = can_rx[1];
 8000356:	786a      	ldrb	r2, [r5, #1]
 8000358:	70da      	strb	r2, [r3, #3]
			usart_tx[4] = can_rx[2];
 800035a:	78aa      	ldrb	r2, [r5, #2]
 800035c:	711a      	strb	r2, [r3, #4]
			usart_tx[5] = can_rx[3];
 800035e:	78ea      	ldrb	r2, [r5, #3]
 8000360:	715a      	strb	r2, [r3, #5]
			usart_tx[6] = (uint8_t)(usart_rx_chksum_err & 0xFF);
 8000362:	4a5d      	ldr	r2, [pc, #372]	; (80004d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
			usart_tx[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 8000364:	7019      	strb	r1, [r3, #0]
			usart_tx[6] = (uint8_t)(usart_rx_chksum_err & 0xFF);
 8000366:	7812      	ldrb	r2, [r2, #0]
 8000368:	719a      	strb	r2, [r3, #6]
 800036a:	2007      	movs	r0, #7
	uint16_t en_artifact = 0;
 800036c:	2200      	movs	r2, #0
 800036e:	4619      	mov	r1, r3
					usart_tx[i] = 0x1A;
 8000370:	251a      	movs	r5, #26
					en_artifact |= (uint8_t)(0x0001 << (7-i));
 8000372:	2601      	movs	r6, #1
				if (usart_tx[i] == '\n')
 8000374:	f813 7b01 	ldrb.w	r7, [r3], #1
 8000378:	2f0a      	cmp	r7, #10
					en_artifact |= (uint8_t)(0x0001 << (7-i));
 800037a:	bf01      	itttt	eq
 800037c:	fa06 f700 	lsleq.w	r7, r6, r0
 8000380:	433a      	orreq	r2, r7
					usart_tx[i] = 0x1A;
 8000382:	f803 5c01 	strbeq.w	r5, [r3, #-1]
					en_artifact |= (uint8_t)(0x0001 << (7-i));
 8000386:	b292      	uxtheq	r2, r2
			for (i=0; i<7; i++)
 8000388:	3801      	subs	r0, #1
 800038a:	d1f3      	bne.n	8000374 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
			usart_tx[8] = 0xA5 ^ \
 800038c:	7848      	ldrb	r0, [r1, #1]
 800038e:	780b      	ldrb	r3, [r1, #0]
 8000390:	4043      	eors	r3, r0
 8000392:	7888      	ldrb	r0, [r1, #2]
 8000394:	4043      	eors	r3, r0
 8000396:	78c8      	ldrb	r0, [r1, #3]
 8000398:	4043      	eors	r3, r0
 800039a:	7908      	ldrb	r0, [r1, #4]
 800039c:	4043      	eors	r3, r0
 800039e:	7948      	ldrb	r0, [r1, #5]
				en_artifact = 0x01;
 80003a0:	2a0a      	cmp	r2, #10
			usart_tx[8] = 0xA5 ^ \
 80003a2:	ea83 0300 	eor.w	r3, r3, r0
 80003a6:	7988      	ldrb	r0, [r1, #6]
				en_artifact = 0x01;
 80003a8:	bf08      	it	eq
 80003aa:	2201      	moveq	r2, #1
			usart_tx[7] = (uint8_t)en_artifact;
 80003ac:	b2d2      	uxtb	r2, r2
			usart_tx[8] = 0xA5 ^ \
 80003ae:	4043      	eors	r3, r0
 80003b0:	4053      	eors	r3, r2
			if (usart_tx[8] == '\n')
 80003b2:	2baf      	cmp	r3, #175	; 0xaf
			usart_tx[7] = (uint8_t)en_artifact;
 80003b4:	71ca      	strb	r2, [r1, #7]
			usart_tx[8] = 0xA5 ^ \
 80003b6:	bf14      	ite	ne
 80003b8:	f083 03a5 	eorne.w	r3, r3, #165	; 0xa5
				usart_tx[8] = 0x1A;
 80003bc:	231a      	moveq	r3, #26
			usart_tx[9] = '\n';
 80003be:	220a      	movs	r2, #10
				usart_tx[8] = 0x1A;
 80003c0:	720b      	strb	r3, [r1, #8]
			usart_tx[9] = '\n';
 80003c2:	724a      	strb	r2, [r1, #9]
			if(HAL_UART_Transmit_IT(&huart2, (uint8_t*)usart_tx, USART_MSG_LENGTH)!= HAL_OK)
 80003c4:	4845      	ldr	r0, [pc, #276]	; (80004dc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80003c6:	4943      	ldr	r1, [pc, #268]	; (80004d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80003c8:	f001 fd8c 	bl	8001ee4 <HAL_UART_Transmit_IT>
 80003cc:	2800      	cmp	r0, #0
 80003ce:	d0a1      	beq.n	8000314 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
				Error_Handler();
 80003d0:	f000 f8da 	bl	8000588 <Error_Handler>
 80003d4:	e79e      	b.n	8000314 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
			can_sdo_rx_cnt++;
 80003d6:	6851      	ldr	r1, [r2, #4]
			memcpy(param_data[idx].val, &(can_rx[0]), param_data[idx].num_byte);
 80003d8:	4e3a      	ldr	r6, [pc, #232]	; (80004c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
			if (promise_sdo == (uint16_t)can_rx_header.StdId)
 80003da:	4d41      	ldr	r5, [pc, #260]	; (80004e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
			can_sdo_rx_cnt++;
 80003dc:	3101      	adds	r1, #1
 80003de:	6051      	str	r1, [r2, #4]
			idx = (uint16_t)can_rx_header.StdId - ID_SDO_00;
 80003e0:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
			memcpy(param_data[idx].val, &(can_rx[0]), param_data[idx].num_byte);
 80003e4:	4a3f      	ldr	r2, [pc, #252]	; (80004e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 80003e6:	210c      	movs	r1, #12
 80003e8:	b29b      	uxth	r3, r3
 80003ea:	fb01 2303 	mla	r3, r1, r3, r2
 80003ee:	4631      	mov	r1, r6
 80003f0:	88da      	ldrh	r2, [r3, #6]
 80003f2:	6898      	ldr	r0, [r3, #8]
 80003f4:	f002 f8e2 	bl	80025bc <memcpy>
			if (promise_sdo == (uint16_t)can_rx_header.StdId)
 80003f8:	8829      	ldrh	r1, [r5, #0]
 80003fa:	8822      	ldrh	r2, [r4, #0]
 80003fc:	8823      	ldrh	r3, [r4, #0]
 80003fe:	4291      	cmp	r1, r2
 8000400:	ba5b      	rev16	r3, r3
 8000402:	d187      	bne.n	8000314 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
			usart_tx_sdo_pending[0] = ((can_rx_header.StdId & 0x0000FF00) >> 8);
 8000404:	f8ad 3004 	strh.w	r3, [sp, #4]
			usart_tx_sdo_pending[2] = can_rx[0];
 8000408:	7833      	ldrb	r3, [r6, #0]
 800040a:	f88d 3006 	strb.w	r3, [sp, #6]
			usart_tx_sdo_pending[3] = can_rx[1];
 800040e:	7873      	ldrb	r3, [r6, #1]
 8000410:	f88d 3007 	strb.w	r3, [sp, #7]
			usart_tx_sdo_pending[4] = can_rx[2];
 8000414:	78b3      	ldrb	r3, [r6, #2]
 8000416:	f88d 3008 	strb.w	r3, [sp, #8]
			usart_tx_sdo_pending[5] = can_rx[3];
 800041a:	78f3      	ldrb	r3, [r6, #3]
 800041c:	f88d 3009 	strb.w	r3, [sp, #9]
			usart_tx_sdo_pending[6] = (uint8_t)(usart_rx_chksum_err & 0xFF);
 8000420:	4b2d      	ldr	r3, [pc, #180]	; (80004d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	f88d 300a 	strb.w	r3, [sp, #10]
			for (i=0; i<7; i++)
 8000428:	a901      	add	r1, sp, #4
			usart_tx_sdo_pending[6] = (uint8_t)(usart_rx_chksum_err & 0xFF);
 800042a:	2207      	movs	r2, #7
	uint16_t en_artifact = 0;
 800042c:	2300      	movs	r3, #0
					usart_tx_sdo_pending[i] = 0x1A;
 800042e:	201a      	movs	r0, #26
					en_artifact |= (uint8_t)(0x0001 << (7-i));
 8000430:	2601      	movs	r6, #1
				if (usart_tx_sdo_pending[i] == '\n')
 8000432:	f811 7b01 	ldrb.w	r7, [r1], #1
 8000436:	2f0a      	cmp	r7, #10
					en_artifact |= (uint8_t)(0x0001 << (7-i));
 8000438:	bf01      	itttt	eq
 800043a:	fa06 f702 	lsleq.w	r7, r6, r2
 800043e:	433b      	orreq	r3, r7
					usart_tx_sdo_pending[i] = 0x1A;
 8000440:	f801 0c01 	strbeq.w	r0, [r1, #-1]
					en_artifact |= (uint8_t)(0x0001 << (7-i));
 8000444:	b29b      	uxtheq	r3, r3
			for (i=0; i<7; i++)
 8000446:	3a01      	subs	r2, #1
 8000448:	d1f3      	bne.n	8000432 <HAL_CAN_RxFifo0MsgPendingCallback+0x16a>
				en_artifact = 0x01;
 800044a:	2b0a      	cmp	r3, #10
 800044c:	bf08      	it	eq
 800044e:	2301      	moveq	r3, #1
			usart_tx_sdo_pending[7] = (uint8_t)en_artifact;
 8000450:	b2da      	uxtb	r2, r3
			usart_tx_sdo_pending[8] = 0xA5 ^ \
 8000452:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8000456:	f89d 3004 	ldrb.w	r3, [sp, #4]
			usart_tx_sdo_pending[7] = (uint8_t)en_artifact;
 800045a:	f88d 200b 	strb.w	r2, [sp, #11]
			usart_tx_sdo_pending[8] = 0xA5 ^ \
 800045e:	404b      	eors	r3, r1
 8000460:	f89d 1006 	ldrb.w	r1, [sp, #6]
			memcpy(&(usart_tx[USART_MSG_LENGTH]), &(usart_tx_sdo_pending[0]), USART_MSG_LENGTH);
 8000464:	4e20      	ldr	r6, [pc, #128]	; (80004e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
			usart_tx_sdo_pending[8] = 0xA5 ^ \
 8000466:	404b      	eors	r3, r1
 8000468:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800046c:	404b      	eors	r3, r1
 800046e:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8000472:	404b      	eors	r3, r1
 8000474:	f89d 1009 	ldrb.w	r1, [sp, #9]
 8000478:	404b      	eors	r3, r1
 800047a:	f89d 100a 	ldrb.w	r1, [sp, #10]
 800047e:	404b      	eors	r3, r1
 8000480:	4053      	eors	r3, r2
			if (usart_tx_sdo_pending[8] == '\n')
 8000482:	2baf      	cmp	r3, #175	; 0xaf
			usart_tx_sdo_pending[8] = 0xA5 ^ \
 8000484:	bf14      	ite	ne
 8000486:	f083 03a5 	eorne.w	r3, r3, #165	; 0xa5
				usart_tx_sdo_pending[8] = 0x1A;
 800048a:	231a      	moveq	r3, #26
 800048c:	f88d 300c 	strb.w	r3, [sp, #12]
			usart_tx_sdo_pending[9] = '\n';
 8000490:	230a      	movs	r3, #10
 8000492:	f88d 300d 	strb.w	r3, [sp, #13]
			memcpy(&(usart_tx[USART_MSG_LENGTH]), &(usart_tx_sdo_pending[0]), USART_MSG_LENGTH);
 8000496:	ab01      	add	r3, sp, #4
 8000498:	cb03      	ldmia	r3!, {r0, r1}
 800049a:	881b      	ldrh	r3, [r3, #0]
 800049c:	6030      	str	r0, [r6, #0]
 800049e:	6071      	str	r1, [r6, #4]
			if(HAL_UART_Transmit_IT(&huart2, (uint8_t*)usart_tx, 2*USART_MSG_LENGTH)!= HAL_OK)
 80004a0:	480e      	ldr	r0, [pc, #56]	; (80004dc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
			memcpy(&(usart_tx[USART_MSG_LENGTH]), &(usart_tx_sdo_pending[0]), USART_MSG_LENGTH);
 80004a2:	8133      	strh	r3, [r6, #8]
			if(HAL_UART_Transmit_IT(&huart2, (uint8_t*)usart_tx, 2*USART_MSG_LENGTH)!= HAL_OK)
 80004a4:	2214      	movs	r2, #20
 80004a6:	f1a6 010a 	sub.w	r1, r6, #10
 80004aa:	f001 fd1b 	bl	8001ee4 <HAL_UART_Transmit_IT>
 80004ae:	b108      	cbz	r0, 80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>
				Error_Handler();
 80004b0:	f000 f86a 	bl	8000588 <Error_Handler>
			promise_sdo = 0x0000;
 80004b4:	2300      	movs	r3, #0
 80004b6:	802b      	strh	r3, [r5, #0]
			break;
 80004b8:	e72c      	b.n	8000314 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
}
 80004ba:	b005      	add	sp, #20
 80004bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004be:	bf00      	nop
 80004c0:	08002600 	.word	0x08002600
 80004c4:	20000344 	.word	0x20000344
 80004c8:	200002e4 	.word	0x200002e4
 80004cc:	2000021c 	.word	0x2000021c
 80004d0:	20000148 	.word	0x20000148
 80004d4:	200002cc 	.word	0x200002cc
 80004d8:	200002c9 	.word	0x200002c9
 80004dc:	20000410 	.word	0x20000410
 80004e0:	200002ca 	.word	0x200002ca
 80004e4:	20000034 	.word	0x20000034
 80004e8:	200002d6 	.word	0x200002d6

080004ec <SystemClock_Config>:
  *            Flash Latency(WS)              = 2
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b510      	push	{r4, lr}
 80004ee:	b090      	sub	sp, #64	; 0x40
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f0:	2218      	movs	r2, #24
 80004f2:	2100      	movs	r1, #0
 80004f4:	a807      	add	r0, sp, #28
 80004f6:	f002 f86f 	bl	80025d8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fa:	2214      	movs	r2, #20
 80004fc:	2100      	movs	r1, #0
 80004fe:	a801      	add	r0, sp, #4
 8000500:	f002 f86a 	bl	80025d8 <memset>
	/* HSI Oscillator already ON after system reset, activate PLL with HSI as source */
//	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
//	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
//	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000504:	2402      	movs	r4, #2
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 8000506:	2300      	movs	r3, #0
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000508:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 800050c:	9306      	str	r3, [sp, #24]
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;	//RCC_PLL_MUL9;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800050e:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;	//RCC_PLL_MUL9;
 8000510:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000514:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000516:	f000 ffd9 	bl	80014cc <HAL_RCC_OscConfig>
 800051a:	b100      	cbz	r0, 800051e <SystemClock_Config+0x32>
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
	while(1)
 800051c:	e7fe      	b.n	800051c <SystemClock_Config+0x30>
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800051e:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000520:	e9cd 3401 	strd	r3, r4, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000524:	f44f 6380 	mov.w	r3, #1024	; 0x400
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000528:	e9cd 3004 	strd	r3, r0, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800052c:	9003      	str	r0, [sp, #12]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800052e:	4621      	mov	r1, r4
 8000530:	a801      	add	r0, sp, #4
 8000532:	f001 fa7f 	bl	8001a34 <HAL_RCC_ClockConfig>
 8000536:	b100      	cbz	r0, 800053a <SystemClock_Config+0x4e>
	while(1)
 8000538:	e7fe      	b.n	8000538 <SystemClock_Config+0x4c>
}
 800053a:	b010      	add	sp, #64	; 0x40
 800053c:	bd10      	pop	{r4, pc}
	...

08000540 <main>:
{
 8000540:	b508      	push	{r3, lr}
	HAL_Init();
 8000542:	f000 facd 	bl	8000ae0 <HAL_Init>
	SystemClock_Config();
 8000546:	f7ff ffd1 	bl	80004ec <SystemClock_Config>
	BSP_LED_Init(LED3);
 800054a:	2000      	movs	r0, #0
 800054c:	f000 fa42 	bl	80009d4 <BSP_LED_Init>
	MX_TIM2_Init();
 8000550:	f000 f85c 	bl	800060c <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8000554:	f000 f8a2 	bl	800069c <MX_USART2_UART_Init>
	MX_CAN1_Init();
 8000558:	f7ff fe36 	bl	80001c8 <MX_CAN1_Init>
	if (HAL_UART_Receive_IT(&huart2, (uint8_t*)usart_rx, USART_MSG_LENGTH)!= HAL_OK)
 800055c:	4907      	ldr	r1, [pc, #28]	; (800057c <main+0x3c>)
 800055e:	4808      	ldr	r0, [pc, #32]	; (8000580 <main+0x40>)
 8000560:	220a      	movs	r2, #10
 8000562:	f001 fcf1 	bl	8001f48 <HAL_UART_Receive_IT>
 8000566:	b940      	cbnz	r0, 800057a <main+0x3a>
		cnt++;
 8000568:	4c06      	ldr	r4, [pc, #24]	; (8000584 <main+0x44>)
		HAL_Delay(500);
 800056a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800056e:	f000 fadb 	bl	8000b28 <HAL_Delay>
		cnt++;
 8000572:	6823      	ldr	r3, [r4, #0]
 8000574:	3301      	adds	r3, #1
 8000576:	6023      	str	r3, [r4, #0]
	while (1)
 8000578:	e7f7      	b.n	800056a <main+0x2a>
	while(1)
 800057a:	e7fe      	b.n	800057a <main+0x3a>
 800057c:	200002b8 	.word	0x200002b8
 8000580:	20000410 	.word	0x20000410
 8000584:	200002ac 	.word	0x200002ac

08000588 <Error_Handler>:
 8000588:	e7fe      	b.n	8000588 <Error_Handler>
	...

0800058c <HAL_MspInit>:
  * @param None
  * @retval None
  */
void HAL_MspInit(void)
{
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800058c:	4b0a      	ldr	r3, [pc, #40]	; (80005b8 <HAL_MspInit+0x2c>)
 800058e:	699a      	ldr	r2, [r3, #24]
 8000590:	f042 0201 	orr.w	r2, r2, #1
 8000594:	619a      	str	r2, [r3, #24]
 8000596:	699a      	ldr	r2, [r3, #24]
{
 8000598:	b082      	sub	sp, #8
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800059a:	f002 0201 	and.w	r2, r2, #1
 800059e:	9200      	str	r2, [sp, #0]
 80005a0:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_PWR_CLK_ENABLE();
 80005a2:	69da      	ldr	r2, [r3, #28]
 80005a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005a8:	61da      	str	r2, [r3, #28]
 80005aa:	69db      	ldr	r3, [r3, #28]
 80005ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	9b01      	ldr	r3, [sp, #4]
}
 80005b4:	b002      	add	sp, #8
 80005b6:	4770      	bx	lr
 80005b8:	40021000 	.word	0x40021000

080005bc <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80005bc:	4770      	bx	lr

080005be <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80005be:	e7fe      	b.n	80005be <HardFault_Handler>

080005c0 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80005c0:	e7fe      	b.n	80005c0 <MemManage_Handler>

080005c2 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80005c2:	e7fe      	b.n	80005c2 <BusFault_Handler>

080005c4 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <UsageFault_Handler>

080005c6 <SVC_Handler>:
 80005c6:	4770      	bx	lr

080005c8 <DebugMon_Handler>:
 80005c8:	4770      	bx	lr

080005ca <PendSV_Handler>:
 80005ca:	4770      	bx	lr

080005cc <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 80005cc:	f000 ba9a 	b.w	8000b04 <HAL_IncTick>

080005d0 <DMA1_Channel6_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA stream
  *         used for USART data transmission
  */
void USARTx_DMA_RX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(huart2.hdmarx);
 80005d0:	4b01      	ldr	r3, [pc, #4]	; (80005d8 <DMA1_Channel6_IRQHandler+0x8>)
 80005d2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80005d4:	f000 be6d 	b.w	80012b2 <HAL_DMA_IRQHandler>
 80005d8:	20000410 	.word	0x20000410

080005dc <DMA1_Channel7_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA stream
  *         used for USART data reception
  */
void USARTx_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(huart2.hdmatx);
 80005dc:	4b01      	ldr	r3, [pc, #4]	; (80005e4 <DMA1_Channel7_IRQHandler+0x8>)
 80005de:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80005e0:	f000 be67 	b.w	80012b2 <HAL_DMA_IRQHandler>
 80005e4:	20000410 	.word	0x20000410

080005e8 <USART2_IRQHandler>:
  * @Note   This function is redefined in "main.h" and related to DMA  
  *         used for USART data transmission     
  */
void USARTx_IRQHandler(void)
{
  HAL_UART_IRQHandler(&huart2);
 80005e8:	4801      	ldr	r0, [pc, #4]	; (80005f0 <USART2_IRQHandler+0x8>)
 80005ea:	f001 bd5b 	b.w	80020a4 <HAL_UART_IRQHandler>
 80005ee:	bf00      	nop
 80005f0:	20000410 	.word	0x20000410

080005f4 <CAN_RX0_IRQHandler>:
  * @param  None
  * @retval None
  */
void CANx_RX_IRQHandler(void)
{
  HAL_CAN_IRQHandler(&hcan);
 80005f4:	4801      	ldr	r0, [pc, #4]	; (80005fc <CAN_RX0_IRQHandler+0x8>)
 80005f6:	f000 bca7 	b.w	8000f48 <HAL_CAN_IRQHandler>
 80005fa:	bf00      	nop
 80005fc:	20000300 	.word	0x20000300

08000600 <TIM2_IRQHandler>:
  * @param  None
  * @retval None
  */
void TIMx_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim2);
 8000600:	4801      	ldr	r0, [pc, #4]	; (8000608 <TIM2_IRQHandler+0x8>)
 8000602:	f001 bb0d 	b.w	8001c20 <HAL_TIM_IRQHandler>
 8000606:	bf00      	nop
 8000608:	20000348 	.word	0x20000348

0800060c <MX_TIM2_Init>:

/* Private functions ---------------------------------------------------------*/

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800060c:	b508      	push	{r3, lr}
	uwPrescalerValue = (uint32_t) (SystemCoreClock / 10000) - 1;
 800060e:	4b12      	ldr	r3, [pc, #72]	; (8000658 <MX_TIM2_Init+0x4c>)
	htim2.Instance = TIMx;
 8000610:	4812      	ldr	r0, [pc, #72]	; (800065c <MX_TIM2_Init+0x50>)
	uwPrescalerValue = (uint32_t) (SystemCoreClock / 10000) - 1;
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f242 7210 	movw	r2, #10000	; 0x2710
 8000618:	fbb3 f3f2 	udiv	r3, r3, r2
 800061c:	4a10      	ldr	r2, [pc, #64]	; (8000660 <MX_TIM2_Init+0x54>)
 800061e:	3b01      	subs	r3, #1
 8000620:	6013      	str	r3, [r2, #0]
	htim2.Instance = TIMx;
 8000622:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000626:	6002      	str	r2, [r0, #0]
	htim2.Init.Period = 1000 - 1;	//2^32
	htim2.Init.Prescaler = uwPrescalerValue;
 8000628:	6043      	str	r3, [r0, #4]
	htim2.Init.Period = 1000 - 1;	//2^32
 800062a:	f240 32e7 	movw	r2, #999	; 0x3e7
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800062e:	2300      	movs	r3, #0
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim2.Init.RepetitionCounter = 0;
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000630:	e9c0 3305 	strd	r3, r3, [r0, #20]
	htim2.Init.Period = 1000 - 1;	//2^32
 8000634:	60c2      	str	r2, [r0, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000636:	6103      	str	r3, [r0, #16]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000638:	6083      	str	r3, [r0, #8]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800063a:	f001 fbeb 	bl	8001e14 <HAL_TIM_Base_Init>
 800063e:	b108      	cbz	r0, 8000644 <MX_TIM2_Init+0x38>
	{
		Error_Handler();
 8000640:	f7ff ffa2 	bl	8000588 <Error_Handler>
	}
	if(HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8000644:	4805      	ldr	r0, [pc, #20]	; (800065c <MX_TIM2_Init+0x50>)
 8000646:	f001 fad1 	bl	8001bec <HAL_TIM_Base_Start_IT>
 800064a:	b118      	cbz	r0, 8000654 <MX_TIM2_Init+0x48>
	{
		Error_Handler();
	}
}
 800064c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 8000650:	f7ff bf9a 	b.w	8000588 <Error_Handler>
}
 8000654:	bd08      	pop	{r3, pc}
 8000656:	bf00      	nop
 8000658:	200001f4 	.word	0x200001f4
 800065c:	20000348 	.word	0x20000348
 8000660:	200002b0 	.word	0x200002b0

08000664 <HAL_TIM_Base_MspInit>:
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
	/* TIMx Peripheral clock enable */
	TIMx_CLK_ENABLE();
 8000664:	4b0a      	ldr	r3, [pc, #40]	; (8000690 <HAL_TIM_Base_MspInit+0x2c>)
{
 8000666:	b507      	push	{r0, r1, r2, lr}
	TIMx_CLK_ENABLE();
 8000668:	69da      	ldr	r2, [r3, #28]
 800066a:	f042 0201 	orr.w	r2, r2, #1
 800066e:	61da      	str	r2, [r3, #28]
 8000670:	69db      	ldr	r3, [r3, #28]
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	9301      	str	r3, [sp, #4]

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriority(TIMx_IRQn, 3, 0);
 8000678:	2200      	movs	r2, #0
 800067a:	2103      	movs	r1, #3
 800067c:	201c      	movs	r0, #28
	TIMx_CLK_ENABLE();
 800067e:	9b01      	ldr	r3, [sp, #4]
	HAL_NVIC_SetPriority(TIMx_IRQn, 3, 0);
 8000680:	f000 fd72 	bl	8001168 <HAL_NVIC_SetPriority>

	/* Enable the TIMx global Interrupt */
	HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8000684:	201c      	movs	r0, #28
}
 8000686:	b003      	add	sp, #12
 8000688:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_NVIC_EnableIRQ(TIMx_IRQn);
 800068c:	f000 bd9e 	b.w	80011cc <HAL_NVIC_EnableIRQ>
 8000690:	40021000 	.word	0x40021000

08000694 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
    BSP_LED_Toggle(LED3);
 8000694:	2000      	movs	r0, #0
 8000696:	f000 b9c5 	b.w	8000a24 <BSP_LED_Toggle>
	...

0800069c <MX_USART2_UART_Init>:
/* Private functions ---------------------------------------------------------*/

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
	huart2.Instance = USART2;
 800069c:	480c      	ldr	r0, [pc, #48]	; (80006d0 <MX_USART2_UART_Init+0x34>)
	huart2.Init.BaudRate = 115200;
 800069e:	4a0d      	ldr	r2, [pc, #52]	; (80006d4 <MX_USART2_UART_Init+0x38>)
{
 80006a0:	b508      	push	{r3, lr}
	huart2.Init.BaudRate = 115200;
 80006a2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80006a6:	e9c0 2300 	strd	r2, r3, [r0]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006aa:	2300      	movs	r3, #0
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 80006ac:	220c      	movs	r2, #12
	huart2.Init.StopBits = UART_STOPBITS_1;
 80006ae:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	e9c0 2305 	strd	r2, r3, [r0, #20]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006b6:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart2.Init.Parity = UART_PARITY_NONE;
 80006ba:	6103      	str	r3, [r0, #16]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006bc:	6243      	str	r3, [r0, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80006be:	f001 ff29 	bl	8002514 <HAL_UART_Init>
 80006c2:	b118      	cbz	r0, 80006cc <MX_USART2_UART_Init+0x30>
	{
	  Error_Handler();
	}
}
 80006c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 80006c8:	f7ff bf5e 	b.w	8000588 <Error_Handler>
}
 80006cc:	bd08      	pop	{r3, pc}
 80006ce:	bf00      	nop
 80006d0:	20000410 	.word	0x20000410
 80006d4:	40004400 	.word	0x40004400

080006d8 <HAL_UART_MspInit>:
{

	GPIO_InitTypeDef GPIO_InitStruct = {0};

	/* Enable GPIO clock */
	USARTx_TX_GPIO_CLK_ENABLE();
 80006d8:	4b3c      	ldr	r3, [pc, #240]	; (80007cc <HAL_UART_MspInit+0xf4>)
{
 80006da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	USARTx_TX_GPIO_CLK_ENABLE();
 80006de:	695a      	ldr	r2, [r3, #20]
	GPIO_InitStruct.Alternate = USARTx_TX_AF;

	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);

	/* Configure the DMA handler for Transmission process */
	hdma_tx.Instance                 = USARTx_TX_DMA_CHANNEL;
 80006e0:	4d3b      	ldr	r5, [pc, #236]	; (80007d0 <HAL_UART_MspInit+0xf8>)
	USARTx_TX_GPIO_CLK_ENABLE();
 80006e2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006e6:	615a      	str	r2, [r3, #20]
 80006e8:	695a      	ldr	r2, [r3, #20]
{
 80006ea:	b08b      	sub	sp, #44	; 0x2c
	USARTx_TX_GPIO_CLK_ENABLE();
 80006ec:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80006f0:	9201      	str	r2, [sp, #4]
 80006f2:	9a01      	ldr	r2, [sp, #4]
	USARTx_RX_GPIO_CLK_ENABLE();
 80006f4:	695a      	ldr	r2, [r3, #20]
 80006f6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80006fa:	615a      	str	r2, [r3, #20]
 80006fc:	695a      	ldr	r2, [r3, #20]
 80006fe:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000702:	9202      	str	r2, [sp, #8]
 8000704:	9a02      	ldr	r2, [sp, #8]
	USARTx_CLK_ENABLE();
 8000706:	69da      	ldr	r2, [r3, #28]
 8000708:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800070c:	61da      	str	r2, [r3, #28]
 800070e:	69da      	ldr	r2, [r3, #28]
 8000710:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000714:	9203      	str	r2, [sp, #12]
 8000716:	9a03      	ldr	r2, [sp, #12]
	DMAx_CLK_ENABLE();
 8000718:	695a      	ldr	r2, [r3, #20]
 800071a:	f042 0201 	orr.w	r2, r2, #1
 800071e:	615a      	str	r2, [r3, #20]
 8000720:	695b      	ldr	r3, [r3, #20]
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000728:	f248 0204 	movw	r2, #32772	; 0x8004
	DMAx_CLK_ENABLE();
 800072c:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072e:	2302      	movs	r3, #2
 8000730:	e9cd 2305 	strd	r2, r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000734:	2701      	movs	r7, #1
 8000736:	2303      	movs	r3, #3
{
 8000738:	4606      	mov	r6, r0
	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 800073a:	a905      	add	r1, sp, #20
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800073c:	e9cd 7307 	strd	r7, r3, [sp, #28]
	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8000740:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8000744:	2307      	movs	r3, #7
 8000746:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8000748:	f000 fdfa 	bl	8001340 <HAL_GPIO_Init>
	hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800074c:	4b21      	ldr	r3, [pc, #132]	; (80007d4 <HAL_UART_MspInit+0xfc>)
	hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
	hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800074e:	2400      	movs	r4, #0
	hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000750:	f04f 0810 	mov.w	r8, #16
	hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8000754:	f04f 0980 	mov.w	r9, #128	; 0x80
	hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
	hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
	hdma_tx.Init.Mode                = DMA_NORMAL;
	hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;

	HAL_DMA_Init(&hdma_tx);
 8000758:	4628      	mov	r0, r5
	hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800075a:	e9c5 3800 	strd	r3, r8, [r5]
	hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800075e:	e9c5 4902 	strd	r4, r9, [r5, #8]
	hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 8000762:	e9c5 4404 	strd	r4, r4, [r5, #16]
	hdma_tx.Init.Priority            = DMA_PRIORITY_LOW;
 8000766:	e9c5 4406 	strd	r4, r4, [r5, #24]
	HAL_DMA_Init(&hdma_tx);
 800076a:	f000 fd53 	bl	8001214 <HAL_DMA_Init>

	/* Associate the initialized DMA handle to the UART handle */
	__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 800076e:	66b5      	str	r5, [r6, #104]	; 0x68
 8000770:	626e      	str	r6, [r5, #36]	; 0x24

	/* Configure the DMA handler for reception process */
	hdma_rx.Instance                 = USARTx_RX_DMA_CHANNEL;
 8000772:	4b19      	ldr	r3, [pc, #100]	; (80007d8 <HAL_UART_MspInit+0x100>)
 8000774:	4d19      	ldr	r5, [pc, #100]	; (80007dc <HAL_UART_MspInit+0x104>)
	hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000776:	e9c5 3400 	strd	r3, r4, [r5]
	hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
	hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
	hdma_rx.Init.Mode                = DMA_NORMAL;
	hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;

	HAL_DMA_Init(&hdma_rx);
 800077a:	4628      	mov	r0, r5
	hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800077c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000780:	61eb      	str	r3, [r5, #28]
	hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8000782:	e9c5 4902 	strd	r4, r9, [r5, #8]
	hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 8000786:	e9c5 4404 	strd	r4, r4, [r5, #16]
	hdma_rx.Init.Mode                = DMA_NORMAL;
 800078a:	61ac      	str	r4, [r5, #24]
	HAL_DMA_Init(&hdma_rx);
 800078c:	f000 fd42 	bl	8001214 <HAL_DMA_Init>

	/* Associate the initialized DMA handle to the the UART handle */
	__HAL_LINKDMA(huart, hdmarx, hdma_rx);

	/* NVIC configuration for DMA transfer complete interrupt (USARTx_TX) */
	HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8000790:	463a      	mov	r2, r7
 8000792:	4621      	mov	r1, r4
	__HAL_LINKDMA(huart, hdmarx, hdma_rx);
 8000794:	66f5      	str	r5, [r6, #108]	; 0x6c
	HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 8000796:	2011      	movs	r0, #17
	__HAL_LINKDMA(huart, hdmarx, hdma_rx);
 8000798:	626e      	str	r6, [r5, #36]	; 0x24
	HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, 0, 1);
 800079a:	f000 fce5 	bl	8001168 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 800079e:	2011      	movs	r0, #17
 80007a0:	f000 fd14 	bl	80011cc <HAL_NVIC_EnableIRQ>

	/* NVIC configuration for DMA transfer complete interrupt (USARTx_RX) */
	HAL_NVIC_SetPriority(USARTx_DMA_RX_IRQn, 0, 0);
 80007a4:	4622      	mov	r2, r4
 80007a6:	4621      	mov	r1, r4
 80007a8:	4640      	mov	r0, r8
 80007aa:	f000 fcdd 	bl	8001168 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USARTx_DMA_RX_IRQn);
 80007ae:	4640      	mov	r0, r8
 80007b0:	f000 fd0c 	bl	80011cc <HAL_NVIC_EnableIRQ>

	/* NVIC configuration for USART, to catch the TX complete */
	HAL_NVIC_SetPriority(USARTx_IRQn, 0, 1);
 80007b4:	463a      	mov	r2, r7
 80007b6:	4621      	mov	r1, r4
 80007b8:	2026      	movs	r0, #38	; 0x26
 80007ba:	f000 fcd5 	bl	8001168 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USARTx_IRQn);
 80007be:	2026      	movs	r0, #38	; 0x26
 80007c0:	f000 fd04 	bl	80011cc <HAL_NVIC_EnableIRQ>

}
 80007c4:	b00b      	add	sp, #44	; 0x2c
 80007c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000
 80007d0:	200003cc 	.word	0x200003cc
 80007d4:	40020080 	.word	0x40020080
 80007d8:	4002006c 	.word	0x4002006c
 80007dc:	20000388 	.word	0x20000388

080007e0 <HAL_UART_TxCpltCallback>:
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	usart_tx_msg_cnt++;
 80007e0:	4a02      	ldr	r2, [pc, #8]	; (80007ec <HAL_UART_TxCpltCallback+0xc>)
 80007e2:	6813      	ldr	r3, [r2, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	6013      	str	r3, [r2, #0]
}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	200002b4 	.word	0x200002b4

080007f0 <HAL_UART_RxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t computed_chksm = 0x00;
    uint8_t data_chksm = 0x00;
    uint8_t artifact = 0x00;
    uint8_t data_dec[7] = { 0, 0, 0, 0, 0, 0, 0 };

	if (HAL_UART_Receive_IT(&huart2, (uint8_t*)usart_rx, USART_MSG_LENGTH)!= HAL_OK)
 80007f4:	495a      	ldr	r1, [pc, #360]	; (8000960 <HAL_UART_RxCpltCallback+0x170>)
{
 80007f6:	4605      	mov	r5, r0
	if (HAL_UART_Receive_IT(&huart2, (uint8_t*)usart_rx, USART_MSG_LENGTH)!= HAL_OK)
 80007f8:	220a      	movs	r2, #10
 80007fa:	485a      	ldr	r0, [pc, #360]	; (8000964 <HAL_UART_RxCpltCallback+0x174>)
 80007fc:	f001 fba4 	bl	8001f48 <HAL_UART_Receive_IT>
 8000800:	b108      	cbz	r0, 8000806 <HAL_UART_RxCpltCallback+0x16>
		Error_Handler();
 8000802:	f7ff fec1 	bl	8000588 <Error_Handler>
	usart_rx_msg_cnt++;
 8000806:	4c58      	ldr	r4, [pc, #352]	; (8000968 <HAL_UART_RxCpltCallback+0x178>)
 8000808:	6923      	ldr	r3, [r4, #16]
 800080a:	3301      	adds	r3, #1
 800080c:	6123      	str	r3, [r4, #16]
	 * idx:	[0]   [1]   [2]     [3]     [4]     [5]     [6]   [7]        [8]	 [9]
	 *  	---------------------------------------------------------------------------
	 *  	| ID1 | ID0 | DATA3 | DATA2 | DATA1 | DATA0 | STS | ARTIFACT | CHKSM | LF |
	 *  	---------------------------------------------------------------------------
	 */
	if ((huart->RxXferSize == 10) && (usart_rx[9] == 0x0A))
 800080e:	f8b5 3058 	ldrh.w	r3, [r5, #88]	; 0x58
 8000812:	2b0a      	cmp	r3, #10
 8000814:	f040 8093 	bne.w	800093e <HAL_UART_RxCpltCallback+0x14e>
 8000818:	7b63      	ldrb	r3, [r4, #13]
 800081a:	2b0a      	cmp	r3, #10
 800081c:	f040 808f 	bne.w	800093e <HAL_UART_RxCpltCallback+0x14e>
	{
		computed_chksm = 0xA5 ^ \
				usart_rx[0] ^ \
 8000820:	f894 c004 	ldrb.w	ip, [r4, #4]
				usart_rx[2] ^ \
				usart_rx[3] ^ \
				usart_rx[4] ^ \
				usart_rx[5] ^ \
				usart_rx[6] ^ \
				usart_rx[7];
 8000824:	7ae5      	ldrb	r5, [r4, #11]
				usart_rx[1] ^ \
 8000826:	f894 e005 	ldrb.w	lr, [r4, #5]
				usart_rx[2] ^ \
 800082a:	79a7      	ldrb	r7, [r4, #6]
				usart_rx[3] ^ \
 800082c:	79e6      	ldrb	r6, [r4, #7]
				usart_rx[4] ^ \
 800082e:	7a20      	ldrb	r0, [r4, #8]
				usart_rx[5] ^ \
 8000830:	7a61      	ldrb	r1, [r4, #9]
		computed_chksm = 0xA5 ^ \
 8000832:	f894 800a 	ldrb.w	r8, [r4, #10]
 8000836:	ea8c 0205 	eor.w	r2, ip, r5
 800083a:	ea8e 0202 	eor.w	r2, lr, r2
 800083e:	407a      	eors	r2, r7
 8000840:	4072      	eors	r2, r6
 8000842:	4042      	eors	r2, r0
 8000844:	404a      	eors	r2, r1
 8000846:	ea82 0208 	eor.w	r2, r2, r8
		data_chksm = ((usart_rx[8] == 0x1A) ? (0x0A) : (usart_rx[8]));
 800084a:	f894 800c 	ldrb.w	r8, [r4, #12]
 800084e:	f1b8 0f1a 	cmp.w	r8, #26
		computed_chksm = 0xA5 ^ \
 8000852:	f082 02a5 	eor.w	r2, r2, #165	; 0xa5
		data_chksm = ((usart_rx[8] == 0x1A) ? (0x0A) : (usart_rx[8]));
 8000856:	bf08      	it	eq
 8000858:	f04f 080a 	moveq.w	r8, #10
		if (computed_chksm == data_chksm)
 800085c:	4590      	cmp	r8, r2
 800085e:	d16e      	bne.n	800093e <HAL_UART_RxCpltCallback+0x14e>
		{
			en_send_can = 1;
 8000860:	2201      	movs	r2, #1
			artifact = ((usart_rx[7] == 0x01) ? (0x0A) : (usart_rx[7]));
 8000862:	4295      	cmp	r5, r2
 8000864:	bf18      	it	ne
 8000866:	462b      	movne	r3, r5
			en_send_can = 1;
 8000868:	7522      	strb	r2, [r4, #20]
			data_dec[0] = ((((artifact & 0x80) >> 7) * 0x0A) + (usart_rx[0] * (1 - ((artifact & 0x80) >> 7))));
			data_dec[1] = ((((artifact & 0x40) >> 6) * 0x0A) + (usart_rx[1] * (1 - ((artifact & 0x40) >> 6))));
 800086a:	f3c3 1280 	ubfx	r2, r3, #6, #1
 800086e:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8000872:	4491      	add	r9, r2
 8000874:	f083 0240 	eor.w	r2, r3, #64	; 0x40
			data_dec[0] = ((((artifact & 0x80) >> 7) * 0x0A) + (usart_rx[0] * (1 - ((artifact & 0x80) >> 7))));
 8000878:	ea4f 18d3 	mov.w	r8, r3, lsr #7
			data_dec[1] = ((((artifact & 0x40) >> 6) * 0x0A) + (usart_rx[1] * (1 - ((artifact & 0x40) >> 6))));
 800087c:	f3c2 1280 	ubfx	r2, r2, #6, #1
 8000880:	fb12 fe0e 	smulbb	lr, r2, lr
			data_dec[0] = ((((artifact & 0x80) >> 7) * 0x0A) + (usart_rx[0] * (1 - ((artifact & 0x80) >> 7))));
 8000884:	f1c8 0201 	rsb	r2, r8, #1
 8000888:	fb12 fc0c 	smulbb	ip, r2, ip
 800088c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 8000890:	eb0c 0c48 	add.w	ip, ip, r8, lsl #1

    /* Configure Transmission process */
	if (en_send_can)
	{
		can_tx_header.StdId = (uint32_t)((uint16_t)(data_dec[1] & 0x00FF) +
				(uint16_t)((data_dec[0] << 8) & 0xFF00));
 8000894:	fa5f fc8c 	uxtb.w	ip, ip
		can_tx_header.StdId = (uint32_t)((uint16_t)(data_dec[1] & 0x00FF) +
 8000898:	4d34      	ldr	r5, [pc, #208]	; (800096c <HAL_UART_RxCpltCallback+0x17c>)
			data_dec[1] = ((((artifact & 0x40) >> 6) * 0x0A) + (usart_rx[1] * (1 - ((artifact & 0x40) >> 6))));
 800089a:	eb0e 0e49 	add.w	lr, lr, r9, lsl #1
				(uint16_t)((data_dec[0] << 8) & 0xFF00));
 800089e:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
		can_tx_header.StdId = (uint32_t)((uint16_t)(data_dec[1] & 0x00FF) +
 80008a2:	fa5c f28e 	uxtab	r2, ip, lr
	    //can_tx_header.ExtId = 0x01;
		can_tx_header.RTR = CAN_RTR_DATA;
		can_tx_header.IDE = CAN_ID_STD;
		can_tx_header.DLC = CAN_DATA_LENGTH;
 80008a6:	f04f 0c04 	mov.w	ip, #4
 80008aa:	f8c5 c010 	str.w	ip, [r5, #16]
			data_dec[2] = ((((artifact & 0x20) >> 5) * 0x0A) + (usart_rx[2] * (1 - ((artifact & 0x20) >> 5))));
 80008ae:	f3c3 1c40 	ubfx	ip, r3, #5, #1
 80008b2:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 80008b6:	44e6      	add	lr, ip
 80008b8:	f083 0c20 	eor.w	ip, r3, #32
 80008bc:	f3cc 1c40 	ubfx	ip, ip, #5, #1
		can_tx_header.StdId = (uint32_t)((uint16_t)(data_dec[1] & 0x00FF) +
 80008c0:	602a      	str	r2, [r5, #0]
		can_tx_header.RTR = CAN_RTR_DATA;
 80008c2:	2200      	movs	r2, #0
			data_dec[2] = ((((artifact & 0x20) >> 5) * 0x0A) + (usart_rx[2] * (1 - ((artifact & 0x20) >> 5))));
 80008c4:	fb1c f707 	smulbb	r7, ip, r7
		can_tx_header.IDE = CAN_ID_STD;
 80008c8:	e9c5 2202 	strd	r2, r2, [r5, #8]
		can_tx_header.TransmitGlobalTime = DISABLE;
 80008cc:	752a      	strb	r2, [r5, #20]
		can_tx[0] = data_dec[2];
 80008ce:	4a28      	ldr	r2, [pc, #160]	; (8000970 <HAL_UART_RxCpltCallback+0x180>)
			data_dec[2] = ((((artifact & 0x20) >> 5) * 0x0A) + (usart_rx[2] * (1 - ((artifact & 0x20) >> 5))));
 80008d0:	eb07 074e 	add.w	r7, r7, lr, lsl #1
		can_tx[0] = data_dec[2];
 80008d4:	7017      	strb	r7, [r2, #0]
			data_dec[3] = ((((artifact & 0x10) >> 4) * 0x0A) + (usart_rx[3] * (1 - ((artifact & 0x10) >> 4))));
 80008d6:	f3c3 1700 	ubfx	r7, r3, #4, #1
 80008da:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 80008de:	44bc      	add	ip, r7
 80008e0:	f083 0710 	eor.w	r7, r3, #16
 80008e4:	f3c7 1700 	ubfx	r7, r7, #4, #1
 80008e8:	fb17 f606 	smulbb	r6, r7, r6
 80008ec:	eb06 064c 	add.w	r6, r6, ip, lsl #1
		can_tx[1] = data_dec[3];
 80008f0:	7056      	strb	r6, [r2, #1]
			data_dec[4] = ((((artifact & 0x08) >> 3) * 0x0A) + (usart_rx[4] * (1 - ((artifact & 0x08) >> 3))));
 80008f2:	f3c3 06c0 	ubfx	r6, r3, #3, #1
 80008f6:	00b7      	lsls	r7, r6, #2
 80008f8:	4437      	add	r7, r6
 80008fa:	f083 0608 	eor.w	r6, r3, #8
 80008fe:	f3c6 06c0 	ubfx	r6, r6, #3, #1
 8000902:	fb16 f000 	smulbb	r0, r6, r0
 8000906:	eb00 0047 	add.w	r0, r0, r7, lsl #1
			data_dec[5] = ((((artifact & 0x04) >> 2) * 0x0A) + (usart_rx[5] * (1 - ((artifact & 0x04) >> 2))));
 800090a:	f003 0604 	and.w	r6, r3, #4
		can_tx[2] = data_dec[4];
 800090e:	7090      	strb	r0, [r2, #2]
			data_dec[5] = ((((artifact & 0x04) >> 2) * 0x0A) + (usart_rx[5] * (1 - ((artifact & 0x04) >> 2))));
 8000910:	f3c3 0080 	ubfx	r0, r3, #2, #1
 8000914:	f083 0304 	eor.w	r3, r3, #4
 8000918:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800091c:	4430      	add	r0, r6
 800091e:	fb13 f301 	smulbb	r3, r3, r1
 8000922:	eb03 0340 	add.w	r3, r3, r0, lsl #1
		can_tx[3] = data_dec[5];
 8000926:	70d3      	strb	r3, [r2, #3]
	    if (HAL_CAN_AddTxMessage(&hcan, &can_tx_header, can_tx, &can_tx_mailbox) != HAL_OK)
 8000928:	4812      	ldr	r0, [pc, #72]	; (8000974 <HAL_UART_RxCpltCallback+0x184>)
 800092a:	4b13      	ldr	r3, [pc, #76]	; (8000978 <HAL_UART_RxCpltCallback+0x188>)
 800092c:	4629      	mov	r1, r5
 800092e:	f000 fa27 	bl	8000d80 <HAL_CAN_AddTxMessage>
 8000932:	b108      	cbz	r0, 8000938 <HAL_UART_RxCpltCallback+0x148>
	    	Error_Handler();
 8000934:	f7ff fe28 	bl	8000588 <Error_Handler>
	    promise_sdo = (uint16_t)can_tx_header.StdId;
 8000938:	682b      	ldr	r3, [r5, #0]
 800093a:	82e3      	strh	r3, [r4, #22]
		usart_rx[6] = 0;
		usart_rx[7] = 0;
		usart_rx[8] = 0;
		usart_rx[9] = 0;
	}
}
 800093c:	e00e      	b.n	800095c <HAL_UART_RxCpltCallback+0x16c>
			usart_rx_chksum_err++;
 800093e:	7d63      	ldrb	r3, [r4, #21]
 8000940:	3301      	adds	r3, #1
 8000942:	7563      	strb	r3, [r4, #21]
			en_send_can = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	7523      	strb	r3, [r4, #20]
		usart_rx[0] = 0;
 8000948:	7123      	strb	r3, [r4, #4]
		usart_rx[1] = 0;
 800094a:	7163      	strb	r3, [r4, #5]
		usart_rx[2] = 0;
 800094c:	71a3      	strb	r3, [r4, #6]
		usart_rx[3] = 0;
 800094e:	71e3      	strb	r3, [r4, #7]
		usart_rx[4] = 0;
 8000950:	7223      	strb	r3, [r4, #8]
		usart_rx[5] = 0;
 8000952:	7263      	strb	r3, [r4, #9]
		usart_rx[6] = 0;
 8000954:	72a3      	strb	r3, [r4, #10]
		usart_rx[7] = 0;
 8000956:	72e3      	strb	r3, [r4, #11]
		usart_rx[8] = 0;
 8000958:	7323      	strb	r3, [r4, #12]
		usart_rx[9] = 0;
 800095a:	7363      	strb	r3, [r4, #13]
}
 800095c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000960:	200002b8 	.word	0x200002b8
 8000964:	20000410 	.word	0x20000410
 8000968:	200002b4 	.word	0x200002b4
 800096c:	20000328 	.word	0x20000328
 8000970:	20000340 	.word	0x20000340
 8000974:	20000300 	.word	0x20000300
 8000978:	200002e0 	.word	0x200002e0

0800097c <HAL_UART_ErrorCallback>:
  *         add your own implementation.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
}
 800097c:	4770      	bx	lr
	...

08000980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000980:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000984:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000986:	e003      	b.n	8000990 <LoopCopyDataInit>

08000988 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800098a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800098c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800098e:	3104      	adds	r1, #4

08000990 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000990:	480b      	ldr	r0, [pc, #44]	; (80009c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000992:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000994:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000996:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000998:	d3f6      	bcc.n	8000988 <CopyDataInit>
	ldr	r2, =_sbss
 800099a:	4a0b      	ldr	r2, [pc, #44]	; (80009c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800099c:	e002      	b.n	80009a4 <LoopFillZerobss>

0800099e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800099e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80009a0:	f842 3b04 	str.w	r3, [r2], #4

080009a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80009a4:	4b09      	ldr	r3, [pc, #36]	; (80009cc <LoopForever+0x16>)
	cmp	r2, r3
 80009a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80009a8:	d3f9      	bcc.n	800099e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80009aa:	f000 f843 	bl	8000a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009ae:	f001 fde1 	bl	8002574 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009b2:	f7ff fdc5 	bl	8000540 <main>

080009b6 <LoopForever>:

LoopForever:
    b LoopForever
 80009b6:	e7fe      	b.n	80009b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009b8:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80009bc:	08002650 	.word	0x08002650
	ldr	r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80009c4:	20000200 	.word	0x20000200
	ldr	r2, =_sbss
 80009c8:	20000200 	.word	0x20000200
	ldr	r3, = _ebss
 80009cc:	20000494 	.word	0x20000494

080009d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009d0:	e7fe      	b.n	80009d0 <ADC1_2_IRQHandler>
	...

080009d4 <BSP_LED_Init>:
void BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <BSP_LED_Init+0x48>)
{
 80009d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  LEDx_GPIO_CLK_ENABLE(Led);
 80009d8:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80009da:	4d11      	ldr	r5, [pc, #68]	; (8000a20 <BSP_LED_Init+0x4c>)
  LEDx_GPIO_CLK_ENABLE(Led);
 80009dc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80009e0:	615a      	str	r2, [r3, #20]
 80009e2:	695b      	ldr	r3, [r3, #20]
{
 80009e4:	b087      	sub	sp, #28
  LEDx_GPIO_CLK_ENABLE(Led);
 80009e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	9b00      	ldr	r3, [sp, #0]
{
 80009ee:	4604      	mov	r4, r0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	2608      	movs	r6, #8
 80009f2:	2301      	movs	r3, #1
 80009f4:	e9cd 6301 	strd	r6, r3, [sp, #4]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80009f8:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009fc:	2303      	movs	r3, #3
 80009fe:	2700      	movs	r7, #0
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8000a00:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a02:	e9cd 7303 	strd	r7, r3, [sp, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8000a06:	f000 fc9b 	bl	8001340 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8000a0a:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000a0e:	463a      	mov	r2, r7
 8000a10:	4631      	mov	r1, r6
 8000a12:	f000 fd4f 	bl	80014b4 <HAL_GPIO_WritePin>
}
 8000a16:	b007      	add	sp, #28
 8000a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	200001f0 	.word	0x200001f0

08000a24 <BSP_LED_Toggle>:
  *            @arg  LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000a24:	4b02      	ldr	r3, [pc, #8]	; (8000a30 <BSP_LED_Toggle+0xc>)
 8000a26:	2108      	movs	r1, #8
 8000a28:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000a2c:	f000 bd47 	b.w	80014be <HAL_GPIO_TogglePin>
 8000a30:	200001f0 	.word	0x200001f0

08000a34 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a34:	4915      	ldr	r1, [pc, #84]	; (8000a8c <SystemInit+0x58>)
 8000a36:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000a3a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000a42:	4b13      	ldr	r3, [pc, #76]	; (8000a90 <SystemInit+0x5c>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	f042 0201 	orr.w	r2, r2, #1
 8000a4a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000a4c:	6858      	ldr	r0, [r3, #4]
 8000a4e:	4a11      	ldr	r2, [pc, #68]	; (8000a94 <SystemInit+0x60>)
 8000a50:	4002      	ands	r2, r0
 8000a52:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000a5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a5e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a66:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000a68:	685a      	ldr	r2, [r3, #4]
 8000a6a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000a6e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a72:	f022 020f 	bic.w	r2, r2, #15
 8000a76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000a78:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000a7a:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <SystemInit+0x64>)
 8000a7c:	4002      	ands	r2, r0
 8000a7e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000a88:	608b      	str	r3, [r1, #8]
#endif
}
 8000a8a:	4770      	bx	lr
 8000a8c:	e000ed00 	.word	0xe000ed00
 8000a90:	40021000 	.word	0x40021000
 8000a94:	f87fc00c 	.word	0xf87fc00c
 8000a98:	ff00fccc 	.word	0xff00fccc

08000a9c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a9c:	b570      	push	{r4, r5, r6, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a9e:	4a0e      	ldr	r2, [pc, #56]	; (8000ad8 <HAL_InitTick+0x3c>)
 8000aa0:	4e0e      	ldr	r6, [pc, #56]	; (8000adc <HAL_InitTick+0x40>)
{
 8000aa2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa8:	7830      	ldrb	r0, [r6, #0]
 8000aaa:	fbb3 f3f0 	udiv	r3, r3, r0
 8000aae:	6810      	ldr	r0, [r2, #0]
 8000ab0:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ab4:	f000 fb98 	bl	80011e8 <HAL_SYSTICK_Config>
 8000ab8:	4604      	mov	r4, r0
 8000aba:	b950      	cbnz	r0, 8000ad2 <HAL_InitTick+0x36>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000abc:	2d0f      	cmp	r5, #15
 8000abe:	d808      	bhi.n	8000ad2 <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	4629      	mov	r1, r5
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac8:	f000 fb4e 	bl	8001168 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000acc:	6075      	str	r5, [r6, #4]
 8000ace:	4620      	mov	r0, r4
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000ad0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	e7fc      	b.n	8000ad0 <HAL_InitTick+0x34>
 8000ad6:	bf00      	nop
 8000ad8:	200001f4 	.word	0x200001f4
 8000adc:	200001f8 	.word	0x200001f8

08000ae0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae0:	4a07      	ldr	r2, [pc, #28]	; (8000b00 <HAL_Init+0x20>)
{
 8000ae2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae4:	6813      	ldr	r3, [r2, #0]
 8000ae6:	f043 0310 	orr.w	r3, r3, #16
 8000aea:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aec:	2003      	movs	r0, #3
 8000aee:	f000 fb29 	bl	8001144 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af2:	200f      	movs	r0, #15
 8000af4:	f7ff ffd2 	bl	8000a9c <HAL_InitTick>
  HAL_MspInit();
 8000af8:	f7ff fd48 	bl	800058c <HAL_MspInit>
}
 8000afc:	2000      	movs	r0, #0
 8000afe:	bd08      	pop	{r3, pc}
 8000b00:	40022000 	.word	0x40022000

08000b04 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b04:	4a03      	ldr	r2, [pc, #12]	; (8000b14 <HAL_IncTick+0x10>)
 8000b06:	4b04      	ldr	r3, [pc, #16]	; (8000b18 <HAL_IncTick+0x14>)
 8000b08:	6811      	ldr	r1, [r2, #0]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	440b      	add	r3, r1
 8000b0e:	6013      	str	r3, [r2, #0]
}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000490 	.word	0x20000490
 8000b18:	200001f8 	.word	0x200001f8

08000b1c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000b1c:	4b01      	ldr	r3, [pc, #4]	; (8000b24 <HAL_GetTick+0x8>)
 8000b1e:	6818      	ldr	r0, [r3, #0]
}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000490 	.word	0x20000490

08000b28 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b28:	b538      	push	{r3, r4, r5, lr}
 8000b2a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b2c:	f7ff fff6 	bl	8000b1c <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b30:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000b32:	bf1c      	itt	ne
 8000b34:	4b05      	ldrne	r3, [pc, #20]	; (8000b4c <HAL_Delay+0x24>)
 8000b36:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000b38:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000b3a:	bf18      	it	ne
 8000b3c:	18e4      	addne	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b3e:	f7ff ffed 	bl	8000b1c <HAL_GetTick>
 8000b42:	1b43      	subs	r3, r0, r5
 8000b44:	42a3      	cmp	r3, r4
 8000b46:	d3fa      	bcc.n	8000b3e <HAL_Delay+0x16>
  {
  }
}
 8000b48:	bd38      	pop	{r3, r4, r5, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200001f8 	.word	0x200001f8

08000b50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b50:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b52:	4604      	mov	r4, r0
 8000b54:	2800      	cmp	r0, #0
 8000b56:	d06e      	beq.n	8000c36 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b58:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000b5c:	b90b      	cbnz	r3, 8000b62 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b5e:	f7ff fb75 	bl	800024c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b62:	6822      	ldr	r2, [r4, #0]
 8000b64:	6813      	ldr	r3, [r2, #0]
 8000b66:	f023 0302 	bic.w	r3, r3, #2
 8000b6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b6c:	f7ff ffd6 	bl	8000b1c <HAL_GetTick>
 8000b70:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b72:	6823      	ldr	r3, [r4, #0]
 8000b74:	685a      	ldr	r2, [r3, #4]
 8000b76:	0791      	lsls	r1, r2, #30
 8000b78:	d451      	bmi.n	8000c1e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	f042 0201 	orr.w	r2, r2, #1
 8000b80:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b82:	f7ff ffcb 	bl	8000b1c <HAL_GetTick>
 8000b86:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b88:	6823      	ldr	r3, [r4, #0]
 8000b8a:	685a      	ldr	r2, [r3, #4]
 8000b8c:	07d2      	lsls	r2, r2, #31
 8000b8e:	d554      	bpl.n	8000c3a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b90:	7e22      	ldrb	r2, [r4, #24]
 8000b92:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	bf0c      	ite	eq
 8000b98:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b9c:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000ba0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ba2:	7e62      	ldrb	r2, [r4, #25]
 8000ba4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	bf0c      	ite	eq
 8000baa:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bae:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8000bb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000bb4:	7ea2      	ldrb	r2, [r4, #26]
 8000bb6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	bf0c      	ite	eq
 8000bbc:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bc0:	f022 0220 	bicne.w	r2, r2, #32
 8000bc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000bc6:	7ee2      	ldrb	r2, [r4, #27]
 8000bc8:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	bf0c      	ite	eq
 8000bce:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000bd2:	f042 0210 	orrne.w	r2, r2, #16
 8000bd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000bd8:	7f22      	ldrb	r2, [r4, #28]
 8000bda:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	bf0c      	ite	eq
 8000be0:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000be4:	f022 0208 	bicne.w	r2, r2, #8
 8000be8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000bea:	7f62      	ldrb	r2, [r4, #29]
 8000bec:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	bf0c      	ite	eq
 8000bf2:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bf6:	f022 0204 	bicne.w	r2, r2, #4
 8000bfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000bfc:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8000c00:	430a      	orrs	r2, r1
 8000c02:	6921      	ldr	r1, [r4, #16]
 8000c04:	430a      	orrs	r2, r1
 8000c06:	6961      	ldr	r1, [r4, #20]
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	6861      	ldr	r1, [r4, #4]
 8000c0c:	3901      	subs	r1, #1
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c12:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c14:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c16:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000c18:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 8000c1c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c1e:	f7ff ff7d 	bl	8000b1c <HAL_GetTick>
 8000c22:	1b40      	subs	r0, r0, r5
 8000c24:	280a      	cmp	r0, #10
 8000c26:	d9a4      	bls.n	8000b72 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2e:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c30:	2305      	movs	r3, #5
 8000c32:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8000c36:	2001      	movs	r0, #1
 8000c38:	e7f0      	b.n	8000c1c <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c3a:	f7ff ff6f 	bl	8000b1c <HAL_GetTick>
 8000c3e:	1b40      	subs	r0, r0, r5
 8000c40:	280a      	cmp	r0, #10
 8000c42:	d9a1      	bls.n	8000b88 <HAL_CAN_Init+0x38>
 8000c44:	e7f0      	b.n	8000c28 <HAL_CAN_Init+0xd8>

08000c46 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000c46:	b570      	push	{r4, r5, r6, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c48:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000c4c:	3b01      	subs	r3, #1
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d862      	bhi.n	8000d18 <HAL_CAN_ConfigFilter+0xd2>
  CAN_TypeDef *can_ip = hcan->Instance;
 8000c52:	6803      	ldr	r3, [r0, #0]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c54:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000c58:	f042 0201 	orr.w	r2, r2, #1
 8000c5c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000c60:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c62:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000c66:	2401      	movs	r4, #1
 8000c68:	f002 001f 	and.w	r0, r2, #31
 8000c6c:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c70:	ea25 0500 	bic.w	r5, r5, r0
 8000c74:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c78:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c7a:	43c4      	mvns	r4, r0
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c7c:	bb85      	cbnz	r5, 8000ce0 <HAL_CAN_ConfigFilter+0x9a>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c7e:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c82:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c84:	4025      	ands	r5, r4
 8000c86:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c8a:	888d      	ldrh	r5, [r1, #4]
 8000c8c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c90:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c94:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c98:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000c9a:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c9c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ca0:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000ca4:	698a      	ldr	r2, [r1, #24]
 8000ca6:	bb6a      	cbnz	r2, 8000d04 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000ca8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000cac:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000cae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000cb2:	690a      	ldr	r2, [r1, #16]
 8000cb4:	bb52      	cbnz	r2, 8000d0c <HAL_CAN_ConfigFilter+0xc6>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000cb6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000cba:	4014      	ands	r4, r2
 8000cbc:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000cc0:	6a0a      	ldr	r2, [r1, #32]
 8000cc2:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000cc4:	bf02      	ittt	eq
 8000cc6:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 8000cca:	4310      	orreq	r0, r2
 8000ccc:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000cd0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000cd4:	f022 0201 	bic.w	r2, r2, #1
 8000cd8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000cdc:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000cde:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ce0:	2d01      	cmp	r5, #1
 8000ce2:	d1df      	bne.n	8000ca4 <HAL_CAN_ConfigFilter+0x5e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ce4:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ce8:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000cea:	4305      	orrs	r5, r0
 8000cec:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000cf0:	888d      	ldrh	r5, [r1, #4]
 8000cf2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000cf6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cfa:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cfe:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000d00:	898d      	ldrh	r5, [r1, #12]
 8000d02:	e7cb      	b.n	8000c9c <HAL_CAN_ConfigFilter+0x56>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d08:	4302      	orrs	r2, r0
 8000d0a:	e7d0      	b.n	8000cae <HAL_CAN_ConfigFilter+0x68>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d0c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000d10:	4302      	orrs	r2, r0
 8000d12:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000d16:	e7d3      	b.n	8000cc0 <HAL_CAN_ConfigFilter+0x7a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d18:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000d1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d1e:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8000d20:	2001      	movs	r0, #1
 8000d22:	e7dc      	b.n	8000cde <HAL_CAN_ConfigFilter+0x98>

08000d24 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000d24:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000d26:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000d2a:	2b01      	cmp	r3, #1
{
 8000d2c:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8000d2e:	b2dd      	uxtb	r5, r3
 8000d30:	d120      	bne.n	8000d74 <HAL_CAN_Start+0x50>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d32:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000d34:	2302      	movs	r3, #2
 8000d36:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d3a:	6813      	ldr	r3, [r2, #0]
 8000d3c:	f023 0301 	bic.w	r3, r3, #1
 8000d40:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000d42:	f7ff feeb 	bl	8000b1c <HAL_GetTick>
 8000d46:	4606      	mov	r6, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000d48:	6823      	ldr	r3, [r4, #0]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f013 0301 	ands.w	r3, r3, #1
 8000d50:	d102      	bne.n	8000d58 <HAL_CAN_Start+0x34>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d52:	6263      	str	r3, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000d54:	461d      	mov	r5, r3
 8000d56:	e00b      	b.n	8000d70 <HAL_CAN_Start+0x4c>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d58:	f7ff fee0 	bl	8000b1c <HAL_GetTick>
 8000d5c:	1b80      	subs	r0, r0, r6
 8000d5e:	280a      	cmp	r0, #10
 8000d60:	d9f2      	bls.n	8000d48 <HAL_CAN_Start+0x24>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d68:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000d6a:	2305      	movs	r3, #5
 8000d6c:	f884 3020 	strb.w	r3, [r4, #32]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8000d70:	4628      	mov	r0, r5
 8000d72:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000d74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000d76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d7a:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8000d7c:	2501      	movs	r5, #1
 8000d7e:	e7f7      	b.n	8000d70 <HAL_CAN_Start+0x4c>

08000d80 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000d80:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d82:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000d86:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d88:	3d01      	subs	r5, #1
 8000d8a:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000d8c:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8000d8e:	d843      	bhi.n	8000e18 <HAL_CAN_AddTxMessage+0x98>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000d90:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000d94:	d03c      	beq.n	8000e10 <HAL_CAN_AddTxMessage+0x90>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000d96:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000d9a:	2c03      	cmp	r4, #3
 8000d9c:	f04f 0501 	mov.w	r5, #1
 8000da0:	d105      	bne.n	8000dae <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000da2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000da4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000da8:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000daa:	2001      	movs	r0, #1
 8000dac:	e02a      	b.n	8000e04 <HAL_CAN_AddTxMessage+0x84>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000dae:	40a5      	lsls	r5, r4
 8000db0:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8000db2:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 8000db6:	f104 0318 	add.w	r3, r4, #24
 8000dba:	bb20      	cbnz	r0, 8000e06 <HAL_CAN_AddTxMessage+0x86>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000dbc:	6808      	ldr	r0, [r1, #0]
 8000dbe:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000dc2:	011b      	lsls	r3, r3, #4
 8000dc4:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000dc6:	eb06 1304 	add.w	r3, r6, r4, lsl #4
 8000dca:	690d      	ldr	r5, [r1, #16]
 8000dcc:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000dd0:	7d09      	ldrb	r1, [r1, #20]
 8000dd2:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000dd4:	bf08      	it	eq
 8000dd6:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8000dda:	ea4f 1004 	mov.w	r0, r4, lsl #4
 8000dde:	bf04      	itt	eq
 8000de0:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8000de4:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000de8:	4406      	add	r6, r0
 8000dea:	6851      	ldr	r1, [r2, #4]
 8000dec:	f8c6 118c 	str.w	r1, [r6, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000df0:	6812      	ldr	r2, [r2, #0]
 8000df2:	f8c6 2188 	str.w	r2, [r6, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000df6:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000dfa:	f042 0201 	orr.w	r2, r2, #1
 8000dfe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8000e02:	2000      	movs	r0, #0
  }
}
 8000e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e06:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8000e08:	4338      	orrs	r0, r7
 8000e0a:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8000e0e:	e7d8      	b.n	8000dc2 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e16:	e7c7      	b.n	8000da8 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e18:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e1e:	e7c3      	b.n	8000da8 <HAL_CAN_AddTxMessage+0x28>

08000e20 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000e20:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e22:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e26:	3c01      	subs	r4, #1
 8000e28:	2c01      	cmp	r4, #1
 8000e2a:	d86c      	bhi.n	8000f06 <HAL_CAN_GetRxMessage+0xe6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000e2c:	6806      	ldr	r6, [r0, #0]
 8000e2e:	b941      	cbnz	r1, 8000e42 <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000e30:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000e32:	07a4      	lsls	r4, r4, #30
 8000e34:	d107      	bne.n	8000e46 <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e36:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e3c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000e3e:	2001      	movs	r0, #1
 8000e40:	e056      	b.n	8000ef0 <HAL_CAN_GetRxMessage+0xd0>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000e42:	6934      	ldr	r4, [r6, #16]
 8000e44:	e7f5      	b.n	8000e32 <HAL_CAN_GetRxMessage+0x12>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000e46:	eb06 1501 	add.w	r5, r6, r1, lsl #4
 8000e4a:	010c      	lsls	r4, r1, #4
 8000e4c:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000e50:	f007 0704 	and.w	r7, r7, #4
 8000e54:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000e56:	2f00      	cmp	r7, #0
 8000e58:	d14b      	bne.n	8000ef2 <HAL_CAN_GetRxMessage+0xd2>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000e5a:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000e5e:	0d7f      	lsrs	r7, r7, #21
 8000e60:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000e62:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000e66:	f007 0702 	and.w	r7, r7, #2
 8000e6a:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000e6c:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 8000e70:	f007 070f 	and.w	r7, r7, #15
 8000e74:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000e76:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000e7a:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000e7e:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000e80:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000e84:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000e86:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000e88:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000e8a:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8000e8e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000e90:	6802      	ldr	r2, [r0, #0]
 8000e92:	4422      	add	r2, r4
 8000e94:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000e98:	0a12      	lsrs	r2, r2, #8
 8000e9a:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000e9c:	6802      	ldr	r2, [r0, #0]
 8000e9e:	4422      	add	r2, r4
 8000ea0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000ea4:	0c12      	lsrs	r2, r2, #16
 8000ea6:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000ea8:	6802      	ldr	r2, [r0, #0]
 8000eaa:	4422      	add	r2, r4
 8000eac:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000eb0:	0e12      	lsrs	r2, r2, #24
 8000eb2:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000eb4:	6802      	ldr	r2, [r0, #0]
 8000eb6:	4422      	add	r2, r4
 8000eb8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000ebc:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000ebe:	6802      	ldr	r2, [r0, #0]
 8000ec0:	4422      	add	r2, r4
 8000ec2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000ec6:	0a12      	lsrs	r2, r2, #8
 8000ec8:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000eca:	6802      	ldr	r2, [r0, #0]
 8000ecc:	4422      	add	r2, r4
 8000ece:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000ed2:	0c12      	lsrs	r2, r2, #16
 8000ed4:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000ed6:	6802      	ldr	r2, [r0, #0]
 8000ed8:	4414      	add	r4, r2
 8000eda:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8000ede:	0e12      	lsrs	r2, r2, #24
 8000ee0:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ee2:	6803      	ldr	r3, [r0, #0]
 8000ee4:	b951      	cbnz	r1, 8000efc <HAL_CAN_GetRxMessage+0xdc>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000ee6:	68da      	ldr	r2, [r3, #12]
 8000ee8:	f042 0220 	orr.w	r2, r2, #32
 8000eec:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8000eee:	2000      	movs	r0, #0
  }
}
 8000ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000ef2:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 8000ef6:	08ff      	lsrs	r7, r7, #3
 8000ef8:	6057      	str	r7, [r2, #4]
 8000efa:	e7b2      	b.n	8000e62 <HAL_CAN_GetRxMessage+0x42>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000efc:	691a      	ldr	r2, [r3, #16]
 8000efe:	f042 0220 	orr.w	r2, r2, #32
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	e7f3      	b.n	8000eee <HAL_CAN_GetRxMessage+0xce>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f06:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000f08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f0c:	e796      	b.n	8000e3c <HAL_CAN_GetRxMessage+0x1c>

08000f0e <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f0e:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f12:	3b01      	subs	r3, #1
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d805      	bhi.n	8000f24 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000f18:	6802      	ldr	r2, [r0, #0]
 8000f1a:	6953      	ldr	r3, [r2, #20]
 8000f1c:	4319      	orrs	r1, r3
 8000f1e:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 8000f20:	2000      	movs	r0, #0
 8000f22:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f24:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000f26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f2a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000f2c:	2001      	movs	r0, #1
  }
}
 8000f2e:	4770      	bx	lr

08000f30 <HAL_CAN_TxMailbox0CompleteCallback>:
 8000f30:	4770      	bx	lr

08000f32 <HAL_CAN_TxMailbox1CompleteCallback>:
 8000f32:	4770      	bx	lr

08000f34 <HAL_CAN_TxMailbox2CompleteCallback>:
 8000f34:	4770      	bx	lr

08000f36 <HAL_CAN_TxMailbox0AbortCallback>:
 8000f36:	4770      	bx	lr

08000f38 <HAL_CAN_TxMailbox1AbortCallback>:
 8000f38:	4770      	bx	lr

08000f3a <HAL_CAN_TxMailbox2AbortCallback>:
 8000f3a:	4770      	bx	lr

08000f3c <HAL_CAN_RxFifo0FullCallback>:
 8000f3c:	4770      	bx	lr

08000f3e <HAL_CAN_RxFifo1MsgPendingCallback>:
 8000f3e:	4770      	bx	lr

08000f40 <HAL_CAN_RxFifo1FullCallback>:
 8000f40:	4770      	bx	lr

08000f42 <HAL_CAN_SleepCallback>:
 8000f42:	4770      	bx	lr

08000f44 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8000f44:	4770      	bx	lr

08000f46 <HAL_CAN_ErrorCallback>:
 8000f46:	4770      	bx	lr

08000f48 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000f48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000f4c:	6803      	ldr	r3, [r0, #0]
 8000f4e:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000f50:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000f54:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000f56:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000f5a:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000f5e:	f8d3 8018 	ldr.w	r8, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f62:	f016 0401 	ands.w	r4, r6, #1
{
 8000f66:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f68:	d022      	beq.n	8000fb0 <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000f6a:	f017 0401 	ands.w	r4, r7, #1
 8000f6e:	d007      	beq.n	8000f80 <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000f70:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000f72:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000f74:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000f76:	f140 80a5 	bpl.w	80010c4 <HAL_CAN_IRQHandler+0x17c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000f7a:	f7ff ffd9 	bl	8000f30 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000f7e:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000f80:	05fb      	lsls	r3, r7, #23
 8000f82:	d509      	bpl.n	8000f98 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000f84:	682b      	ldr	r3, [r5, #0]
 8000f86:	f44f 7280 	mov.w	r2, #256	; 0x100

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000f8a:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000f8c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000f8e:	f140 80a7 	bpl.w	80010e0 <HAL_CAN_IRQHandler+0x198>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000f92:	4628      	mov	r0, r5
 8000f94:	f7ff ffcd 	bl	8000f32 <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000f98:	03fb      	lsls	r3, r7, #15
 8000f9a:	d509      	bpl.n	8000fb0 <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000f9c:	682b      	ldr	r3, [r5, #0]
 8000f9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000fa2:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000fa4:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000fa6:	f140 80a9 	bpl.w	80010fc <HAL_CAN_IRQHandler+0x1b4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000faa:	4628      	mov	r0, r5
 8000fac:	f7ff ffc2 	bl	8000f34 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000fb0:	0733      	lsls	r3, r6, #28
 8000fb2:	d507      	bpl.n	8000fc4 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000fb4:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000fb8:	bf1f      	itttt	ne
 8000fba:	682b      	ldrne	r3, [r5, #0]
 8000fbc:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000fbe:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000fc2:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000fc4:	0777      	lsls	r7, r6, #29
 8000fc6:	d508      	bpl.n	8000fda <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000fc8:	f01b 0f08 	tst.w	fp, #8
 8000fcc:	d005      	beq.n	8000fda <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000fce:	682b      	ldr	r3, [r5, #0]
 8000fd0:	2208      	movs	r2, #8
 8000fd2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000fd4:	4628      	mov	r0, r5
 8000fd6:	f7ff ffb1 	bl	8000f3c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000fda:	07b0      	lsls	r0, r6, #30
 8000fdc:	d506      	bpl.n	8000fec <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000fde:	682b      	ldr	r3, [r5, #0]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	0799      	lsls	r1, r3, #30
 8000fe4:	d002      	beq.n	8000fec <HAL_CAN_IRQHandler+0xa4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000fe6:	4628      	mov	r0, r5
 8000fe8:	f7ff f96e 	bl	80002c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000fec:	0672      	lsls	r2, r6, #25
 8000fee:	d507      	bpl.n	8001000 <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000ff0:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000ff4:	bf1f      	itttt	ne
 8000ff6:	682b      	ldrne	r3, [r5, #0]
 8000ff8:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000ffa:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000ffe:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001000:	06b3      	lsls	r3, r6, #26
 8001002:	d508      	bpl.n	8001016 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001004:	f01a 0f08 	tst.w	sl, #8
 8001008:	d005      	beq.n	8001016 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800100a:	682b      	ldr	r3, [r5, #0]
 800100c:	2208      	movs	r2, #8
 800100e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001010:	4628      	mov	r0, r5
 8001012:	f7ff ff95 	bl	8000f40 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001016:	06f7      	lsls	r7, r6, #27
 8001018:	d506      	bpl.n	8001028 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800101a:	682b      	ldr	r3, [r5, #0]
 800101c:	691b      	ldr	r3, [r3, #16]
 800101e:	0798      	lsls	r0, r3, #30
 8001020:	d002      	beq.n	8001028 <HAL_CAN_IRQHandler+0xe0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001022:	4628      	mov	r0, r5
 8001024:	f7ff ff8b 	bl	8000f3e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001028:	03b1      	lsls	r1, r6, #14
 800102a:	d508      	bpl.n	800103e <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800102c:	f019 0f10 	tst.w	r9, #16
 8001030:	d005      	beq.n	800103e <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001032:	682b      	ldr	r3, [r5, #0]
 8001034:	2210      	movs	r2, #16
 8001036:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001038:	4628      	mov	r0, r5
 800103a:	f7ff ff82 	bl	8000f42 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800103e:	03f2      	lsls	r2, r6, #15
 8001040:	d508      	bpl.n	8001054 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001042:	f019 0f08 	tst.w	r9, #8
 8001046:	d005      	beq.n	8001054 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001048:	682b      	ldr	r3, [r5, #0]
 800104a:	2208      	movs	r2, #8
 800104c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800104e:	4628      	mov	r0, r5
 8001050:	f7ff ff78 	bl	8000f44 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001054:	0433      	lsls	r3, r6, #16
 8001056:	d52c      	bpl.n	80010b2 <HAL_CAN_IRQHandler+0x16a>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001058:	f019 0f04 	tst.w	r9, #4
 800105c:	682a      	ldr	r2, [r5, #0]
 800105e:	d026      	beq.n	80010ae <HAL_CAN_IRQHandler+0x166>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001060:	05f7      	lsls	r7, r6, #23
 8001062:	d504      	bpl.n	800106e <HAL_CAN_IRQHandler+0x126>
 8001064:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001068:	bf18      	it	ne
 800106a:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800106e:	05b0      	lsls	r0, r6, #22
 8001070:	d504      	bpl.n	800107c <HAL_CAN_IRQHandler+0x134>
 8001072:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001076:	bf18      	it	ne
 8001078:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800107c:	0571      	lsls	r1, r6, #21
 800107e:	d504      	bpl.n	800108a <HAL_CAN_IRQHandler+0x142>
 8001080:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001084:	bf18      	it	ne
 8001086:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800108a:	0533      	lsls	r3, r6, #20
 800108c:	d50f      	bpl.n	80010ae <HAL_CAN_IRQHandler+0x166>
 800108e:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8001092:	d00c      	beq.n	80010ae <HAL_CAN_IRQHandler+0x166>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8001094:	2b40      	cmp	r3, #64	; 0x40
 8001096:	d04f      	beq.n	8001138 <HAL_CAN_IRQHandler+0x1f0>
 8001098:	d83e      	bhi.n	8001118 <HAL_CAN_IRQHandler+0x1d0>
 800109a:	2b20      	cmp	r3, #32
 800109c:	d046      	beq.n	800112c <HAL_CAN_IRQHandler+0x1e4>
 800109e:	2b30      	cmp	r3, #48	; 0x30
 80010a0:	d047      	beq.n	8001132 <HAL_CAN_IRQHandler+0x1ea>
 80010a2:	2b10      	cmp	r3, #16
 80010a4:	d03f      	beq.n	8001126 <HAL_CAN_IRQHandler+0x1de>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010a6:	6993      	ldr	r3, [r2, #24]
 80010a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010ac:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010ae:	2304      	movs	r3, #4
 80010b0:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80010b2:	b12c      	cbz	r4, 80010c0 <HAL_CAN_IRQHandler+0x178>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80010b4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80010b6:	431c      	orrs	r4, r3
 80010b8:	626c      	str	r4, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80010ba:	4628      	mov	r0, r5
 80010bc:	f7ff ff43 	bl	8000f46 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80010c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80010c4:	077a      	lsls	r2, r7, #29
 80010c6:	d405      	bmi.n	80010d4 <HAL_CAN_IRQHandler+0x18c>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80010c8:	f017 0408 	ands.w	r4, r7, #8
 80010cc:	d105      	bne.n	80010da <HAL_CAN_IRQHandler+0x192>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80010ce:	f7ff ff32 	bl	8000f36 <HAL_CAN_TxMailbox0AbortCallback>
 80010d2:	e755      	b.n	8000f80 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80010d4:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80010d8:	e752      	b.n	8000f80 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80010da:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 80010de:	e74f      	b.n	8000f80 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80010e0:	0579      	lsls	r1, r7, #21
 80010e2:	d502      	bpl.n	80010ea <HAL_CAN_IRQHandler+0x1a2>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80010e4:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 80010e8:	e756      	b.n	8000f98 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80010ea:	053a      	lsls	r2, r7, #20
 80010ec:	d502      	bpl.n	80010f4 <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80010ee:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80010f2:	e751      	b.n	8000f98 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80010f4:	4628      	mov	r0, r5
 80010f6:	f7ff ff1f 	bl	8000f38 <HAL_CAN_TxMailbox1AbortCallback>
 80010fa:	e74d      	b.n	8000f98 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80010fc:	0379      	lsls	r1, r7, #13
 80010fe:	d502      	bpl.n	8001106 <HAL_CAN_IRQHandler+0x1be>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001100:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8001104:	e754      	b.n	8000fb0 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001106:	033a      	lsls	r2, r7, #12
 8001108:	d502      	bpl.n	8001110 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800110a:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 800110e:	e74f      	b.n	8000fb0 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001110:	4628      	mov	r0, r5
 8001112:	f7ff ff12 	bl	8000f3a <HAL_CAN_TxMailbox2AbortCallback>
 8001116:	e74b      	b.n	8000fb0 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8001118:	2b50      	cmp	r3, #80	; 0x50
 800111a:	d010      	beq.n	800113e <HAL_CAN_IRQHandler+0x1f6>
 800111c:	2b60      	cmp	r3, #96	; 0x60
 800111e:	d1c2      	bne.n	80010a6 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001120:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8001124:	e7bf      	b.n	80010a6 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_STF;
 8001126:	f044 0408 	orr.w	r4, r4, #8
            break;
 800112a:	e7bc      	b.n	80010a6 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_FOR;
 800112c:	f044 0410 	orr.w	r4, r4, #16
            break;
 8001130:	e7b9      	b.n	80010a6 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001132:	f044 0420 	orr.w	r4, r4, #32
            break;
 8001136:	e7b6      	b.n	80010a6 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001138:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 800113c:	e7b3      	b.n	80010a6 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BD;
 800113e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8001142:	e7b0      	b.n	80010a6 <HAL_CAN_IRQHandler+0x15e>

08001144 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001144:	4907      	ldr	r1, [pc, #28]	; (8001164 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001146:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001148:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800114c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800114e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001150:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001154:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800115c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001160:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001162:	4770      	bx	lr
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001168:	4b16      	ldr	r3, [pc, #88]	; (80011c4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800116a:	b530      	push	{r4, r5, lr}
 800116c:	68dc      	ldr	r4, [r3, #12]
 800116e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001172:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001176:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001178:	2d04      	cmp	r5, #4
 800117a:	bf28      	it	cs
 800117c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800117e:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001184:	bf8c      	ite	hi
 8001186:	3c03      	subhi	r4, #3
 8001188:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118a:	fa03 f505 	lsl.w	r5, r3, r5
 800118e:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001192:	40a3      	lsls	r3, r4
 8001194:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001198:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 800119a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a0:	bfac      	ite	ge
 80011a2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a6:	4a08      	ldrlt	r2, [pc, #32]	; (80011c8 <HAL_NVIC_SetPriority+0x60>)
 80011a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80011ac:	bfb8      	it	lt
 80011ae:	f000 000f 	andlt.w	r0, r0, #15
 80011b2:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b4:	bfaa      	itet	ge
 80011b6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ba:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011bc:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80011c0:	bd30      	pop	{r4, r5, pc}
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00
 80011c8:	e000ed14 	.word	0xe000ed14

080011cc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80011cc:	2800      	cmp	r0, #0
 80011ce:	db08      	blt.n	80011e2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011d0:	0942      	lsrs	r2, r0, #5
 80011d2:	2301      	movs	r3, #1
 80011d4:	f000 001f 	and.w	r0, r0, #31
 80011d8:	fa03 f000 	lsl.w	r0, r3, r0
 80011dc:	4b01      	ldr	r3, [pc, #4]	; (80011e4 <HAL_NVIC_EnableIRQ+0x18>)
 80011de:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80011e2:	4770      	bx	lr
 80011e4:	e000e100 	.word	0xe000e100

080011e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e8:	3801      	subs	r0, #1
 80011ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80011ee:	d20a      	bcs.n	8001206 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f2:	4a07      	ldr	r2, [pc, #28]	; (8001210 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	21f0      	movs	r1, #240	; 0xf0
 80011f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001200:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001204:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001206:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000e010 	.word	0xe000e010
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001214:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001216:	b320      	cbz	r0, 8001262 <HAL_DMA_Init+0x4e>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001218:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 800121c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800121e:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8001220:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001222:	4323      	orrs	r3, r4
 8001224:	6904      	ldr	r4, [r0, #16]
  tmp = hdma->Instance->CCR;
 8001226:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001228:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800122a:	6944      	ldr	r4, [r0, #20]
 800122c:	4323      	orrs	r3, r4
 800122e:	6984      	ldr	r4, [r0, #24]
 8001230:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001232:	69c4      	ldr	r4, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001234:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001238:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 800123c:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800123e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001240:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <HAL_DMA_Init+0x54>)
 8001244:	2214      	movs	r2, #20
 8001246:	440b      	add	r3, r1
 8001248:	fbb3 f3f2 	udiv	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_DMA_Init+0x58>)
 8001252:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8001254:	f44f 7280 	mov.w	r2, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001258:	2300      	movs	r3, #0
 800125a:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 800125c:	8402      	strh	r2, [r0, #32]
  return HAL_OK;
 800125e:	4618      	mov	r0, r3
}  
 8001260:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001262:	2001      	movs	r0, #1
 8001264:	e7fc      	b.n	8001260 <HAL_DMA_Init+0x4c>
 8001266:	bf00      	nop
 8001268:	bffdfff8 	.word	0xbffdfff8
 800126c:	40020000 	.word	0x40020000

08001270 <HAL_DMA_Abort_IT>:
{  
 8001270:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001272:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001276:	2a02      	cmp	r2, #2
 8001278:	d003      	beq.n	8001282 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800127a:	2204      	movs	r2, #4
 800127c:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800127e:	2001      	movs	r0, #1
}
 8001280:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001282:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 8001284:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001286:	6811      	ldr	r1, [r2, #0]
 8001288:	f021 010e 	bic.w	r1, r1, #14
 800128c:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800128e:	6811      	ldr	r1, [r2, #0]
 8001290:	f021 0101 	bic.w	r1, r1, #1
 8001294:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001296:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	; 0x3c
 800129a:	2201      	movs	r2, #1
 800129c:	40a2      	lsls	r2, r4
 800129e:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 80012a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012a4:	8402      	strh	r2, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80012a6:	b113      	cbz	r3, 80012ae <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 80012a8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80012aa:	2000      	movs	r0, #0
 80012ac:	e7e8      	b.n	8001280 <HAL_DMA_Abort_IT+0x10>
 80012ae:	4618      	mov	r0, r3
 80012b0:	e7e6      	b.n	8001280 <HAL_DMA_Abort_IT+0x10>

080012b2 <HAL_DMA_IRQHandler>:
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80012b2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80012b4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80012b6:	6803      	ldr	r3, [r0, #0]
{
 80012b8:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80012ba:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80012bc:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80012be:	2404      	movs	r4, #4
 80012c0:	4094      	lsls	r4, r2
 80012c2:	4234      	tst	r4, r6
 80012c4:	d00e      	beq.n	80012e4 <HAL_DMA_IRQHandler+0x32>
 80012c6:	f015 0f04 	tst.w	r5, #4
 80012ca:	d00b      	beq.n	80012e4 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	0692      	lsls	r2, r2, #26
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80012d0:	bf5e      	ittt	pl
 80012d2:	681a      	ldrpl	r2, [r3, #0]
 80012d4:	f022 0204 	bicpl.w	r2, r2, #4
 80012d8:	601a      	strpl	r2, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 80012da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80012dc:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 80012de:	b363      	cbz	r3, 800133a <HAL_DMA_IRQHandler+0x88>
}  
 80012e0:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 80012e2:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80012e4:	2402      	movs	r4, #2
 80012e6:	4094      	lsls	r4, r2
 80012e8:	4234      	tst	r4, r6
 80012ea:	d012      	beq.n	8001312 <HAL_DMA_IRQHandler+0x60>
 80012ec:	f015 0f02 	tst.w	r5, #2
 80012f0:	d00f      	beq.n	8001312 <HAL_DMA_IRQHandler+0x60>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	0695      	lsls	r5, r2, #26
 80012f6:	d406      	bmi.n	8001306 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	f022 020a 	bic.w	r2, r2, #10
 80012fe:	601a      	str	r2, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001300:	2301      	movs	r3, #1
 8001302:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	__HAL_UNLOCK(hdma);
 8001306:	2300      	movs	r3, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001308:	604c      	str	r4, [r1, #4]
  	__HAL_UNLOCK(hdma);
 800130a:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 800130e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001310:	e7e5      	b.n	80012de <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001312:	2408      	movs	r4, #8
 8001314:	4094      	lsls	r4, r2
 8001316:	4234      	tst	r4, r6
 8001318:	d00f      	beq.n	800133a <HAL_DMA_IRQHandler+0x88>
 800131a:	072c      	lsls	r4, r5, #28
 800131c:	d50d      	bpl.n	800133a <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800131e:	681c      	ldr	r4, [r3, #0]
 8001320:	f024 040e 	bic.w	r4, r4, #14
 8001324:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001326:	2301      	movs	r3, #1
 8001328:	fa03 f202 	lsl.w	r2, r3, r2
 800132c:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800132e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma); 
 8001330:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001334:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001336:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001338:	e7d1      	b.n	80012de <HAL_DMA_IRQHandler+0x2c>
}  
 800133a:	bc70      	pop	{r4, r5, r6}
 800133c:	4770      	bx	lr
	...

08001340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001344:	f8df 8168 	ldr.w	r8, [pc, #360]	; 80014b0 <HAL_GPIO_Init+0x170>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001348:	4c57      	ldr	r4, [pc, #348]	; (80014a8 <HAL_GPIO_Init+0x168>)
  uint32_t position = 0x00u;
 800134a:	2300      	movs	r3, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800134c:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001350:	680a      	ldr	r2, [r1, #0]
 8001352:	fa32 f503 	lsrs.w	r5, r2, r3
 8001356:	d102      	bne.n	800135e <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001358:	b003      	add	sp, #12
 800135a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800135e:	2501      	movs	r5, #1
 8001360:	fa05 fa03 	lsl.w	sl, r5, r3
    if (iocurrent != 0x00u)
 8001364:	ea1a 0202 	ands.w	r2, sl, r2
 8001368:	f000 8095 	beq.w	8001496 <HAL_GPIO_Init+0x156>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800136c:	684d      	ldr	r5, [r1, #4]
 800136e:	f025 0e10 	bic.w	lr, r5, #16
 8001372:	f1be 0f02 	cmp.w	lr, #2
 8001376:	d111      	bne.n	800139c <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3u];
 8001378:	08df      	lsrs	r7, r3, #3
 800137a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800137e:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001382:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001384:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001388:	fa09 fb0c 	lsl.w	fp, r9, ip
 800138c:	ea26 0b0b 	bic.w	fp, r6, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001390:	690e      	ldr	r6, [r1, #16]
 8001392:	fa06 f60c 	lsl.w	r6, r6, ip
 8001396:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->AFR[position >> 3u] = temp;
 800139a:	623e      	str	r6, [r7, #32]
      temp = GPIOx->MODER;
 800139c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80013a4:	2603      	movs	r6, #3
 80013a6:	fa06 f70c 	lsl.w	r7, r6, ip
 80013aa:	ea2b 0b07 	bic.w	fp, fp, r7
 80013ae:	43fe      	mvns	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013b0:	f005 0703 	and.w	r7, r5, #3
 80013b4:	fa07 f70c 	lsl.w	r7, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013b8:	f10e 3eff 	add.w	lr, lr, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013bc:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013c0:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 80013c4:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013c6:	d811      	bhi.n	80013ec <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 80013c8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80013ca:	ea06 0e07 	and.w	lr, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013ce:	68cf      	ldr	r7, [r1, #12]
 80013d0:	fa07 f70c 	lsl.w	r7, r7, ip
 80013d4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80013d8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80013da:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013dc:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80013e0:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80013e4:	409f      	lsls	r7, r3
 80013e6:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 80013ea:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80013ec:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80013ee:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013f0:	688e      	ldr	r6, [r1, #8]
 80013f2:	fa06 f60c 	lsl.w	r6, r6, ip
 80013f6:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 80013f8:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013fa:	00ee      	lsls	r6, r5, #3
 80013fc:	d54b      	bpl.n	8001496 <HAL_GPIO_Init+0x156>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fe:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001402:	f046 0601 	orr.w	r6, r6, #1
 8001406:	f8c8 6018 	str.w	r6, [r8, #24]
 800140a:	f8d8 6018 	ldr.w	r6, [r8, #24]
 800140e:	f023 0703 	bic.w	r7, r3, #3
 8001412:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001416:	f006 0601 	and.w	r6, r6, #1
 800141a:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800141e:	9601      	str	r6, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001420:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001424:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001426:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001428:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800142c:	fa09 fe0c 	lsl.w	lr, r9, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001430:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001434:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001438:	d02f      	beq.n	800149a <HAL_GPIO_Init+0x15a>
 800143a:	4e1c      	ldr	r6, [pc, #112]	; (80014ac <HAL_GPIO_Init+0x16c>)
 800143c:	42b0      	cmp	r0, r6
 800143e:	d02e      	beq.n	800149e <HAL_GPIO_Init+0x15e>
 8001440:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001444:	42b0      	cmp	r0, r6
 8001446:	d02c      	beq.n	80014a2 <HAL_GPIO_Init+0x162>
 8001448:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800144c:	42b0      	cmp	r0, r6
 800144e:	bf0c      	ite	eq
 8001450:	2603      	moveq	r6, #3
 8001452:	2605      	movne	r6, #5
 8001454:	fa06 f60c 	lsl.w	r6, r6, ip
 8001458:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 800145c:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800145e:	6826      	ldr	r6, [r4, #0]
        temp &= ~(iocurrent);
 8001460:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001462:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp &= ~(iocurrent);
 8001466:	bf0c      	ite	eq
 8001468:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800146a:	4316      	orrne	r6, r2
        EXTI->IMR = temp;
 800146c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800146e:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001470:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~(iocurrent);
 8001474:	bf0c      	ite	eq
 8001476:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001478:	4316      	orrne	r6, r2
        EXTI->EMR = temp;
 800147a:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800147c:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800147e:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8001482:	bf0c      	ite	eq
 8001484:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001486:	4316      	orrne	r6, r2
        EXTI->RTSR = temp;
 8001488:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800148a:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800148c:	02ad      	lsls	r5, r5, #10
        temp &= ~(iocurrent);
 800148e:	bf54      	ite	pl
 8001490:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8001492:	4316      	orrmi	r6, r2
        EXTI->FTSR = temp;
 8001494:	60e6      	str	r6, [r4, #12]
    position++;
 8001496:	3301      	adds	r3, #1
 8001498:	e75a      	b.n	8001350 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800149a:	2600      	movs	r6, #0
 800149c:	e7da      	b.n	8001454 <HAL_GPIO_Init+0x114>
 800149e:	2601      	movs	r6, #1
 80014a0:	e7d8      	b.n	8001454 <HAL_GPIO_Init+0x114>
 80014a2:	2602      	movs	r6, #2
 80014a4:	e7d6      	b.n	8001454 <HAL_GPIO_Init+0x114>
 80014a6:	bf00      	nop
 80014a8:	40010400 	.word	0x40010400
 80014ac:	48000400 	.word	0x48000400
 80014b0:	40021000 	.word	0x40021000

080014b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014b4:	b10a      	cbz	r2, 80014ba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014b6:	6181      	str	r1, [r0, #24]
 80014b8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014ba:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80014bc:	4770      	bx	lr

080014be <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80014be:	6943      	ldr	r3, [r0, #20]
 80014c0:	420b      	tst	r3, r1
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80014c2:	bf18      	it	ne
 80014c4:	0409      	lslne	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014c6:	6181      	str	r1, [r0, #24]
  }
}
 80014c8:	4770      	bx	lr
	...

080014cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014cc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014d0:	4605      	mov	r5, r0
 80014d2:	2800      	cmp	r0, #0
 80014d4:	d035      	beq.n	8001542 <HAL_RCC_OscConfig+0x76>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d6:	6803      	ldr	r3, [r0, #0]
 80014d8:	07da      	lsls	r2, r3, #31
 80014da:	d411      	bmi.n	8001500 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014dc:	682b      	ldr	r3, [r5, #0]
 80014de:	079b      	lsls	r3, r3, #30
 80014e0:	f100 8088 	bmi.w	80015f4 <HAL_RCC_OscConfig+0x128>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e4:	682b      	ldr	r3, [r5, #0]
 80014e6:	071c      	lsls	r4, r3, #28
 80014e8:	f100 80f8 	bmi.w	80016dc <HAL_RCC_OscConfig+0x210>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014ec:	682b      	ldr	r3, [r5, #0]
 80014ee:	0758      	lsls	r0, r3, #29
 80014f0:	f100 8141 	bmi.w	8001776 <HAL_RCC_OscConfig+0x2aa>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f4:	69e8      	ldr	r0, [r5, #28]
 80014f6:	2800      	cmp	r0, #0
 80014f8:	f040 81d7 	bne.w	80018aa <HAL_RCC_OscConfig+0x3de>
        }
      }
    }
  }

  return HAL_OK;
 80014fc:	2000      	movs	r0, #0
 80014fe:	e04b      	b.n	8001598 <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001500:	4cba      	ldr	r4, [pc, #744]	; (80017ec <HAL_RCC_OscConfig+0x320>)
 8001502:	6863      	ldr	r3, [r4, #4]
 8001504:	f003 030c 	and.w	r3, r3, #12
 8001508:	2b04      	cmp	r3, #4
 800150a:	d007      	beq.n	800151c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800150c:	6863      	ldr	r3, [r4, #4]
 800150e:	f003 030c 	and.w	r3, r3, #12
 8001512:	2b08      	cmp	r3, #8
 8001514:	d117      	bne.n	8001546 <HAL_RCC_OscConfig+0x7a>
 8001516:	6863      	ldr	r3, [r4, #4]
 8001518:	03df      	lsls	r7, r3, #15
 800151a:	d514      	bpl.n	8001546 <HAL_RCC_OscConfig+0x7a>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001520:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001524:	6821      	ldr	r1, [r4, #0]
 8001526:	fa93 f3a3 	rbit	r3, r3
 800152a:	fab3 f383 	clz	r3, r3
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	2201      	movs	r2, #1
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	420b      	tst	r3, r1
 800153a:	d0cf      	beq.n	80014dc <HAL_RCC_OscConfig+0x10>
 800153c:	686b      	ldr	r3, [r5, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1cc      	bne.n	80014dc <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8001542:	2001      	movs	r0, #1
 8001544:	e028      	b.n	8001598 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001546:	686a      	ldr	r2, [r5, #4]
 8001548:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800154c:	d127      	bne.n	800159e <HAL_RCC_OscConfig+0xd2>
 800154e:	6823      	ldr	r3, [r4, #0]
 8001550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001554:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001556:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001558:	68a9      	ldr	r1, [r5, #8]
 800155a:	f023 030f 	bic.w	r3, r3, #15
 800155e:	430b      	orrs	r3, r1
 8001560:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001562:	b362      	cbz	r2, 80015be <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8001564:	f7ff fada 	bl	8000b1c <HAL_GetTick>
 8001568:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 800156c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156e:	f04f 0801 	mov.w	r8, #1
 8001572:	fa97 f3a7 	rbit	r3, r7
 8001576:	6822      	ldr	r2, [r4, #0]
 8001578:	fa97 f3a7 	rbit	r3, r7
 800157c:	fab3 f383 	clz	r3, r3
 8001580:	f003 031f 	and.w	r3, r3, #31
 8001584:	fa08 f303 	lsl.w	r3, r8, r3
 8001588:	4213      	tst	r3, r2
 800158a:	d1a7      	bne.n	80014dc <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800158c:	f7ff fac6 	bl	8000b1c <HAL_GetTick>
 8001590:	1b83      	subs	r3, r0, r6
 8001592:	2b64      	cmp	r3, #100	; 0x64
 8001594:	d9ed      	bls.n	8001572 <HAL_RCC_OscConfig+0xa6>
            return HAL_TIMEOUT;
 8001596:	2003      	movs	r0, #3
}
 8001598:	b002      	add	sp, #8
 800159a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	b932      	cbnz	r2, 80015b0 <HAL_RCC_OscConfig+0xe4>
 80015a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a6:	6023      	str	r3, [r4, #0]
 80015a8:	6823      	ldr	r3, [r4, #0]
 80015aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ae:	e7d1      	b.n	8001554 <HAL_RCC_OscConfig+0x88>
 80015b0:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80015b4:	d1f5      	bne.n	80015a2 <HAL_RCC_OscConfig+0xd6>
 80015b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ba:	6023      	str	r3, [r4, #0]
 80015bc:	e7c7      	b.n	800154e <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80015be:	f7ff faad 	bl	8000b1c <HAL_GetTick>
 80015c2:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 80015c6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015c8:	f04f 0801 	mov.w	r8, #1
 80015cc:	fa97 f3a7 	rbit	r3, r7
 80015d0:	6822      	ldr	r2, [r4, #0]
 80015d2:	fa97 f3a7 	rbit	r3, r7
 80015d6:	fab3 f383 	clz	r3, r3
 80015da:	f003 031f 	and.w	r3, r3, #31
 80015de:	fa08 f303 	lsl.w	r3, r8, r3
 80015e2:	4213      	tst	r3, r2
 80015e4:	f43f af7a 	beq.w	80014dc <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015e8:	f7ff fa98 	bl	8000b1c <HAL_GetTick>
 80015ec:	1b83      	subs	r3, r0, r6
 80015ee:	2b64      	cmp	r3, #100	; 0x64
 80015f0:	d9ec      	bls.n	80015cc <HAL_RCC_OscConfig+0x100>
 80015f2:	e7d0      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80015f4:	4c7d      	ldr	r4, [pc, #500]	; (80017ec <HAL_RCC_OscConfig+0x320>)
 80015f6:	6863      	ldr	r3, [r4, #4]
 80015f8:	f013 0f0c 	tst.w	r3, #12
 80015fc:	d007      	beq.n	800160e <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015fe:	6863      	ldr	r3, [r4, #4]
 8001600:	f003 030c 	and.w	r3, r3, #12
 8001604:	2b08      	cmp	r3, #8
 8001606:	d121      	bne.n	800164c <HAL_RCC_OscConfig+0x180>
 8001608:	6863      	ldr	r3, [r4, #4]
 800160a:	03de      	lsls	r6, r3, #15
 800160c:	d41e      	bmi.n	800164c <HAL_RCC_OscConfig+0x180>
 800160e:	2302      	movs	r3, #2
 8001610:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001614:	6821      	ldr	r1, [r4, #0]
 8001616:	fa93 f3a3 	rbit	r3, r3
 800161a:	fab3 f383 	clz	r3, r3
 800161e:	f003 031f 	and.w	r3, r3, #31
 8001622:	2201      	movs	r2, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	420b      	tst	r3, r1
 800162a:	d002      	beq.n	8001632 <HAL_RCC_OscConfig+0x166>
 800162c:	692b      	ldr	r3, [r5, #16]
 800162e:	4293      	cmp	r3, r2
 8001630:	d187      	bne.n	8001542 <HAL_RCC_OscConfig+0x76>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001632:	6821      	ldr	r1, [r4, #0]
 8001634:	23f8      	movs	r3, #248	; 0xf8
 8001636:	fa93 f3a3 	rbit	r3, r3
 800163a:	fab3 f283 	clz	r2, r3
 800163e:	696b      	ldr	r3, [r5, #20]
 8001640:	4093      	lsls	r3, r2
 8001642:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8001646:	4313      	orrs	r3, r2
 8001648:	6023      	str	r3, [r4, #0]
 800164a:	e74b      	b.n	80014e4 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800164c:	692a      	ldr	r2, [r5, #16]
 800164e:	2601      	movs	r6, #1
 8001650:	b30a      	cbz	r2, 8001696 <HAL_RCC_OscConfig+0x1ca>
 8001652:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8001656:	fab3 f383 	clz	r3, r3
 800165a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800165e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	f04f 0802 	mov.w	r8, #2
 8001668:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800166a:	f7ff fa57 	bl	8000b1c <HAL_GetTick>
 800166e:	4607      	mov	r7, r0
 8001670:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001674:	6822      	ldr	r2, [r4, #0]
 8001676:	fa98 f3a8 	rbit	r3, r8
 800167a:	fab3 f383 	clz	r3, r3
 800167e:	f003 031f 	and.w	r3, r3, #31
 8001682:	fa06 f303 	lsl.w	r3, r6, r3
 8001686:	4213      	tst	r3, r2
 8001688:	d1d3      	bne.n	8001632 <HAL_RCC_OscConfig+0x166>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800168a:	f7ff fa47 	bl	8000b1c <HAL_GetTick>
 800168e:	1bc3      	subs	r3, r0, r7
 8001690:	2b02      	cmp	r3, #2
 8001692:	d9ed      	bls.n	8001670 <HAL_RCC_OscConfig+0x1a4>
 8001694:	e77f      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
 8001696:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 800169a:	fab3 f383 	clz	r3, r3
 800169e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	f04f 0802 	mov.w	r8, #2
 80016ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016ae:	f7ff fa35 	bl	8000b1c <HAL_GetTick>
 80016b2:	4607      	mov	r7, r0
 80016b4:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016b8:	6822      	ldr	r2, [r4, #0]
 80016ba:	fa98 f3a8 	rbit	r3, r8
 80016be:	fab3 f383 	clz	r3, r3
 80016c2:	f003 031f 	and.w	r3, r3, #31
 80016c6:	fa06 f303 	lsl.w	r3, r6, r3
 80016ca:	4213      	tst	r3, r2
 80016cc:	f43f af0a 	beq.w	80014e4 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d0:	f7ff fa24 	bl	8000b1c <HAL_GetTick>
 80016d4:	1bc3      	subs	r3, r0, r7
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d9ec      	bls.n	80016b4 <HAL_RCC_OscConfig+0x1e8>
 80016da:	e75c      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016dc:	69aa      	ldr	r2, [r5, #24]
 80016de:	4e43      	ldr	r6, [pc, #268]	; (80017ec <HAL_RCC_OscConfig+0x320>)
 80016e0:	4943      	ldr	r1, [pc, #268]	; (80017f0 <HAL_RCC_OscConfig+0x324>)
 80016e2:	2401      	movs	r4, #1
 80016e4:	b31a      	cbz	r2, 800172e <HAL_RCC_OscConfig+0x262>
 80016e6:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80016ea:	fab3 f383 	clz	r3, r3
 80016ee:	440b      	add	r3, r1
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	2702      	movs	r7, #2
 80016f4:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80016f6:	f7ff fa11 	bl	8000b1c <HAL_GetTick>
 80016fa:	4680      	mov	r8, r0
 80016fc:	fa97 f3a7 	rbit	r3, r7
 8001700:	fa97 f3a7 	rbit	r3, r7
 8001704:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001708:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800170a:	fa97 f3a7 	rbit	r3, r7
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	f003 031f 	and.w	r3, r3, #31
 8001716:	fa04 f303 	lsl.w	r3, r4, r3
 800171a:	4213      	tst	r3, r2
 800171c:	f47f aee6 	bne.w	80014ec <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001720:	f7ff f9fc 	bl	8000b1c <HAL_GetTick>
 8001724:	eba0 0308 	sub.w	r3, r0, r8
 8001728:	2b02      	cmp	r3, #2
 800172a:	d9e7      	bls.n	80016fc <HAL_RCC_OscConfig+0x230>
 800172c:	e733      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
 800172e:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001732:	fab3 f383 	clz	r3, r3
 8001736:	440b      	add	r3, r1
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	2702      	movs	r7, #2
 800173c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800173e:	f7ff f9ed 	bl	8000b1c <HAL_GetTick>
 8001742:	4680      	mov	r8, r0
 8001744:	fa97 f3a7 	rbit	r3, r7
 8001748:	fa97 f3a7 	rbit	r3, r7
 800174c:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001750:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001752:	fa97 f3a7 	rbit	r3, r7
 8001756:	fab3 f383 	clz	r3, r3
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	fa04 f303 	lsl.w	r3, r4, r3
 8001762:	4213      	tst	r3, r2
 8001764:	f43f aec2 	beq.w	80014ec <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001768:	f7ff f9d8 	bl	8000b1c <HAL_GetTick>
 800176c:	eba0 0308 	sub.w	r3, r0, r8
 8001770:	2b02      	cmp	r3, #2
 8001772:	d9e7      	bls.n	8001744 <HAL_RCC_OscConfig+0x278>
 8001774:	e70f      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001776:	4c1d      	ldr	r4, [pc, #116]	; (80017ec <HAL_RCC_OscConfig+0x320>)
 8001778:	69e3      	ldr	r3, [r4, #28]
 800177a:	00d9      	lsls	r1, r3, #3
 800177c:	d434      	bmi.n	80017e8 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800177e:	69e3      	ldr	r3, [r4, #28]
 8001780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001784:	61e3      	str	r3, [r4, #28]
 8001786:	69e3      	ldr	r3, [r4, #28]
 8001788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178c:	9301      	str	r3, [sp, #4]
 800178e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001790:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001792:	4f18      	ldr	r7, [pc, #96]	; (80017f4 <HAL_RCC_OscConfig+0x328>)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	05da      	lsls	r2, r3, #23
 8001798:	d52e      	bpl.n	80017f8 <HAL_RCC_OscConfig+0x32c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179a:	68eb      	ldr	r3, [r5, #12]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d13c      	bne.n	800181a <HAL_RCC_OscConfig+0x34e>
 80017a0:	6a23      	ldr	r3, [r4, #32]
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80017a8:	f7ff f9b8 	bl	8000b1c <HAL_GetTick>
 80017ac:	2702      	movs	r7, #2
 80017ae:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b0:	46ba      	mov	sl, r7
 80017b2:	f04f 0901 	mov.w	r9, #1
 80017b6:	fa97 f3a7 	rbit	r3, r7
 80017ba:	fa97 f3a7 	rbit	r3, r7
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d06b      	beq.n	800189a <HAL_RCC_OscConfig+0x3ce>
 80017c2:	6a22      	ldr	r2, [r4, #32]
 80017c4:	fa9a f3aa 	rbit	r3, sl
 80017c8:	fab3 f383 	clz	r3, r3
 80017cc:	f003 031f 	and.w	r3, r3, #31
 80017d0:	fa09 f303 	lsl.w	r3, r9, r3
 80017d4:	4213      	tst	r3, r2
 80017d6:	d057      	beq.n	8001888 <HAL_RCC_OscConfig+0x3bc>
    if(pwrclkchanged == SET)
 80017d8:	2e00      	cmp	r6, #0
 80017da:	f43f ae8b 	beq.w	80014f4 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80017de:	69e3      	ldr	r3, [r4, #28]
 80017e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e4:	61e3      	str	r3, [r4, #28]
 80017e6:	e685      	b.n	80014f4 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80017e8:	2600      	movs	r6, #0
 80017ea:	e7d2      	b.n	8001792 <HAL_RCC_OscConfig+0x2c6>
 80017ec:	40021000 	.word	0x40021000
 80017f0:	10908120 	.word	0x10908120
 80017f4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fe:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001800:	f7ff f98c 	bl	8000b1c <HAL_GetTick>
 8001804:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	05db      	lsls	r3, r3, #23
 800180a:	d4c6      	bmi.n	800179a <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800180c:	f7ff f986 	bl	8000b1c <HAL_GetTick>
 8001810:	eba0 0008 	sub.w	r0, r0, r8
 8001814:	2864      	cmp	r0, #100	; 0x64
 8001816:	d9f6      	bls.n	8001806 <HAL_RCC_OscConfig+0x33a>
 8001818:	e6bd      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800181a:	bb3b      	cbnz	r3, 800186c <HAL_RCC_OscConfig+0x3a0>
 800181c:	6a23      	ldr	r3, [r4, #32]
 800181e:	f023 0301 	bic.w	r3, r3, #1
 8001822:	6223      	str	r3, [r4, #32]
 8001824:	6a23      	ldr	r3, [r4, #32]
 8001826:	f023 0304 	bic.w	r3, r3, #4
 800182a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800182c:	f7ff f976 	bl	8000b1c <HAL_GetTick>
 8001830:	2702      	movs	r7, #2
 8001832:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001834:	46ba      	mov	sl, r7
 8001836:	f04f 0901 	mov.w	r9, #1
 800183a:	fa97 f3a7 	rbit	r3, r7
 800183e:	fa97 f3a7 	rbit	r3, r7
 8001842:	b373      	cbz	r3, 80018a2 <HAL_RCC_OscConfig+0x3d6>
 8001844:	6a22      	ldr	r2, [r4, #32]
 8001846:	fa9a f3aa 	rbit	r3, sl
 800184a:	fab3 f383 	clz	r3, r3
 800184e:	f003 031f 	and.w	r3, r3, #31
 8001852:	fa09 f303 	lsl.w	r3, r9, r3
 8001856:	4213      	tst	r3, r2
 8001858:	d0be      	beq.n	80017d8 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f7ff f95f 	bl	8000b1c <HAL_GetTick>
 800185e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001862:	eba0 0008 	sub.w	r0, r0, r8
 8001866:	4298      	cmp	r0, r3
 8001868:	d9e7      	bls.n	800183a <HAL_RCC_OscConfig+0x36e>
 800186a:	e694      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800186c:	2b05      	cmp	r3, #5
 800186e:	6a23      	ldr	r3, [r4, #32]
 8001870:	d103      	bne.n	800187a <HAL_RCC_OscConfig+0x3ae>
 8001872:	f043 0304 	orr.w	r3, r3, #4
 8001876:	6223      	str	r3, [r4, #32]
 8001878:	e792      	b.n	80017a0 <HAL_RCC_OscConfig+0x2d4>
 800187a:	f023 0301 	bic.w	r3, r3, #1
 800187e:	6223      	str	r3, [r4, #32]
 8001880:	6a23      	ldr	r3, [r4, #32]
 8001882:	f023 0304 	bic.w	r3, r3, #4
 8001886:	e78e      	b.n	80017a6 <HAL_RCC_OscConfig+0x2da>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001888:	f7ff f948 	bl	8000b1c <HAL_GetTick>
 800188c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001890:	eba0 0008 	sub.w	r0, r0, r8
 8001894:	4298      	cmp	r0, r3
 8001896:	d98e      	bls.n	80017b6 <HAL_RCC_OscConfig+0x2ea>
 8001898:	e67d      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
 800189a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800189e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018a0:	e790      	b.n	80017c4 <HAL_RCC_OscConfig+0x2f8>
 80018a2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018a8:	e7cd      	b.n	8001846 <HAL_RCC_OscConfig+0x37a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018aa:	4b49      	ldr	r3, [pc, #292]	; (80019d0 <HAL_RCC_OscConfig+0x504>)
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	f002 020c 	and.w	r2, r2, #12
 80018b2:	2a08      	cmp	r2, #8
 80018b4:	461c      	mov	r4, r3
 80018b6:	d07a      	beq.n	80019ae <HAL_RCC_OscConfig+0x4e2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018b8:	2802      	cmp	r0, #2
 80018ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018be:	d151      	bne.n	8001964 <HAL_RCC_OscConfig+0x498>
 80018c0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80018c4:	fab3 f383 	clz	r3, r3
 80018c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018d6:	f7ff f921 	bl	8000b1c <HAL_GetTick>
 80018da:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80018de:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e0:	2601      	movs	r6, #1
 80018e2:	fa98 f3a8 	rbit	r3, r8
 80018e6:	6822      	ldr	r2, [r4, #0]
 80018e8:	fa98 f3a8 	rbit	r3, r8
 80018ec:	fab3 f383 	clz	r3, r3
 80018f0:	f003 031f 	and.w	r3, r3, #31
 80018f4:	fa06 f303 	lsl.w	r3, r6, r3
 80018f8:	4213      	tst	r3, r2
 80018fa:	d12d      	bne.n	8001958 <HAL_RCC_OscConfig+0x48c>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018fc:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 8001900:	6862      	ldr	r2, [r4, #4]
 8001902:	430b      	orrs	r3, r1
 8001904:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001908:	4313      	orrs	r3, r2
 800190a:	6063      	str	r3, [r4, #4]
 800190c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001910:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001914:	fab3 f383 	clz	r3, r3
 8001918:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800191c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001920:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001922:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 8001924:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001926:	f7ff f8f9 	bl	8000b1c <HAL_GetTick>
 800192a:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800192e:	4605      	mov	r5, r0
 8001930:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001934:	6822      	ldr	r2, [r4, #0]
 8001936:	fa96 f3a6 	rbit	r3, r6
 800193a:	fab3 f383 	clz	r3, r3
 800193e:	f003 031f 	and.w	r3, r3, #31
 8001942:	fa07 f303 	lsl.w	r3, r7, r3
 8001946:	4213      	tst	r3, r2
 8001948:	f47f add8 	bne.w	80014fc <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800194c:	f7ff f8e6 	bl	8000b1c <HAL_GetTick>
 8001950:	1b40      	subs	r0, r0, r5
 8001952:	2802      	cmp	r0, #2
 8001954:	d9ec      	bls.n	8001930 <HAL_RCC_OscConfig+0x464>
 8001956:	e61e      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001958:	f7ff f8e0 	bl	8000b1c <HAL_GetTick>
 800195c:	1bc3      	subs	r3, r0, r7
 800195e:	2b02      	cmp	r3, #2
 8001960:	d9bf      	bls.n	80018e2 <HAL_RCC_OscConfig+0x416>
 8001962:	e618      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
 8001964:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001968:	fab3 f383 	clz	r3, r3
 800196c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001970:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800197a:	f7ff f8cf 	bl	8000b1c <HAL_GetTick>
 800197e:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001982:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001984:	2701      	movs	r7, #1
 8001986:	fa96 f3a6 	rbit	r3, r6
 800198a:	6822      	ldr	r2, [r4, #0]
 800198c:	fa96 f3a6 	rbit	r3, r6
 8001990:	fab3 f383 	clz	r3, r3
 8001994:	f003 031f 	and.w	r3, r3, #31
 8001998:	fa07 f303 	lsl.w	r3, r7, r3
 800199c:	4213      	tst	r3, r2
 800199e:	f43f adad 	beq.w	80014fc <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a2:	f7ff f8bb 	bl	8000b1c <HAL_GetTick>
 80019a6:	1b40      	subs	r0, r0, r5
 80019a8:	2802      	cmp	r0, #2
 80019aa:	d9ec      	bls.n	8001986 <HAL_RCC_OscConfig+0x4ba>
 80019ac:	e5f3      	b.n	8001596 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019ae:	2801      	cmp	r0, #1
 80019b0:	f43f adf2 	beq.w	8001598 <HAL_RCC_OscConfig+0xcc>
        pll_config = RCC->CFGR;
 80019b4:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019b6:	6a2a      	ldr	r2, [r5, #32]
 80019b8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80019bc:	4291      	cmp	r1, r2
 80019be:	f47f adc0 	bne.w	8001542 <HAL_RCC_OscConfig+0x76>
 80019c2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80019c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019c8:	4293      	cmp	r3, r2
 80019ca:	f43f ad97 	beq.w	80014fc <HAL_RCC_OscConfig+0x30>
 80019ce:	e5b8      	b.n	8001542 <HAL_RCC_OscConfig+0x76>
 80019d0:	40021000 	.word	0x40021000

080019d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019d4:	b530      	push	{r4, r5, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80019d6:	4d13      	ldr	r5, [pc, #76]	; (8001a24 <HAL_RCC_GetSysClockFreq+0x50>)
 80019d8:	686c      	ldr	r4, [r5, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019da:	f004 030c 	and.w	r3, r4, #12
 80019de:	2b08      	cmp	r3, #8
 80019e0:	d11e      	bne.n	8001a20 <HAL_RCC_GetSysClockFreq+0x4c>
 80019e2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80019e6:	fa92 f2a2 	rbit	r2, r2
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80019ea:	f404 1370 	and.w	r3, r4, #3932160	; 0x3c0000
 80019ee:	fab2 f282 	clz	r2, r2
 80019f2:	fa23 f202 	lsr.w	r2, r3, r2
 80019f6:	490c      	ldr	r1, [pc, #48]	; (8001a28 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80019f8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80019fa:	5c88      	ldrb	r0, [r1, r2]
 80019fc:	220f      	movs	r2, #15
 80019fe:	fa92 f2a2 	rbit	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001a02:	fab2 f282 	clz	r2, r2
 8001a06:	f003 030f 	and.w	r3, r3, #15
 8001a0a:	40d3      	lsrs	r3, r2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	7c1a      	ldrb	r2, [r3, #16]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001a10:	03e3      	lsls	r3, r4, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a12:	bf4a      	itet	mi
 8001a14:	4b05      	ldrmi	r3, [pc, #20]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x58>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001a16:	4b06      	ldrpl	r3, [pc, #24]	; (8001a30 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a18:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001a1c:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001a1e:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001a22:	e7fc      	b.n	8001a1e <HAL_RCC_GetSysClockFreq+0x4a>
 8001a24:	40021000 	.word	0x40021000
 8001a28:	08002622 	.word	0x08002622
 8001a2c:	007a1200 	.word	0x007a1200
 8001a30:	003d0900 	.word	0x003d0900

08001a34 <HAL_RCC_ClockConfig>:
{
 8001a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a38:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001a3a:	4604      	mov	r4, r0
 8001a3c:	b910      	cbnz	r0, 8001a44 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001a3e:	2001      	movs	r0, #1
}
 8001a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a44:	4a4c      	ldr	r2, [pc, #304]	; (8001b78 <HAL_RCC_ClockConfig+0x144>)
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	428b      	cmp	r3, r1
 8001a4e:	d32e      	bcc.n	8001aae <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a50:	6822      	ldr	r2, [r4, #0]
 8001a52:	0791      	lsls	r1, r2, #30
 8001a54:	d436      	bmi.n	8001ac4 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a56:	07d2      	lsls	r2, r2, #31
 8001a58:	d43c      	bmi.n	8001ad4 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a5a:	4a47      	ldr	r2, [pc, #284]	; (8001b78 <HAL_RCC_ClockConfig+0x144>)
 8001a5c:	6813      	ldr	r3, [r2, #0]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	42ab      	cmp	r3, r5
 8001a64:	d874      	bhi.n	8001b50 <HAL_RCC_ClockConfig+0x11c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a66:	6822      	ldr	r2, [r4, #0]
 8001a68:	4d44      	ldr	r5, [pc, #272]	; (8001b7c <HAL_RCC_ClockConfig+0x148>)
 8001a6a:	f012 0f04 	tst.w	r2, #4
 8001a6e:	d17b      	bne.n	8001b68 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a70:	0713      	lsls	r3, r2, #28
 8001a72:	d506      	bpl.n	8001a82 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a74:	686b      	ldr	r3, [r5, #4]
 8001a76:	6922      	ldr	r2, [r4, #16]
 8001a78:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a7c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a80:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a82:	f7ff ffa7 	bl	80019d4 <HAL_RCC_GetSysClockFreq>
 8001a86:	686b      	ldr	r3, [r5, #4]
 8001a88:	22f0      	movs	r2, #240	; 0xf0
 8001a8a:	fa92 f2a2 	rbit	r2, r2
 8001a8e:	fab2 f282 	clz	r2, r2
 8001a92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a96:	40d3      	lsrs	r3, r2
 8001a98:	4a39      	ldr	r2, [pc, #228]	; (8001b80 <HAL_RCC_ClockConfig+0x14c>)
 8001a9a:	5cd3      	ldrb	r3, [r2, r3]
 8001a9c:	40d8      	lsrs	r0, r3
 8001a9e:	4b39      	ldr	r3, [pc, #228]	; (8001b84 <HAL_RCC_ClockConfig+0x150>)
 8001aa0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001aa2:	4b39      	ldr	r3, [pc, #228]	; (8001b88 <HAL_RCC_ClockConfig+0x154>)
 8001aa4:	6818      	ldr	r0, [r3, #0]
 8001aa6:	f7fe fff9 	bl	8000a9c <HAL_InitTick>
  return HAL_OK;
 8001aaa:	2000      	movs	r0, #0
 8001aac:	e7c8      	b.n	8001a40 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aae:	6813      	ldr	r3, [r2, #0]
 8001ab0:	f023 0307 	bic.w	r3, r3, #7
 8001ab4:	430b      	orrs	r3, r1
 8001ab6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab8:	6813      	ldr	r3, [r2, #0]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	428b      	cmp	r3, r1
 8001ac0:	d1bd      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xa>
 8001ac2:	e7c5      	b.n	8001a50 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac4:	492d      	ldr	r1, [pc, #180]	; (8001b7c <HAL_RCC_ClockConfig+0x148>)
 8001ac6:	68a0      	ldr	r0, [r4, #8]
 8001ac8:	684b      	ldr	r3, [r1, #4]
 8001aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ace:	4303      	orrs	r3, r0
 8001ad0:	604b      	str	r3, [r1, #4]
 8001ad2:	e7c0      	b.n	8001a56 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ad4:	6862      	ldr	r2, [r4, #4]
 8001ad6:	4e29      	ldr	r6, [pc, #164]	; (8001b7c <HAL_RCC_ClockConfig+0x148>)
 8001ad8:	2a01      	cmp	r2, #1
 8001ada:	d126      	bne.n	8001b2a <HAL_RCC_ClockConfig+0xf6>
 8001adc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ae0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae4:	6831      	ldr	r1, [r6, #0]
 8001ae6:	fa93 f3a3 	rbit	r3, r3
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	f003 031f 	and.w	r3, r3, #31
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af8:	d0a1      	beq.n	8001a3e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001afa:	6873      	ldr	r3, [r6, #4]
 8001afc:	f023 0303 	bic.w	r3, r3, #3
 8001b00:	431a      	orrs	r2, r3
 8001b02:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 8001b04:	f7ff f80a 	bl	8000b1c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b08:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001b0c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b0e:	6873      	ldr	r3, [r6, #4]
 8001b10:	6862      	ldr	r2, [r4, #4]
 8001b12:	f003 030c 	and.w	r3, r3, #12
 8001b16:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001b1a:	d09e      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b1c:	f7fe fffe 	bl	8000b1c <HAL_GetTick>
 8001b20:	1bc0      	subs	r0, r0, r7
 8001b22:	4540      	cmp	r0, r8
 8001b24:	d9f3      	bls.n	8001b0e <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 8001b26:	2003      	movs	r0, #3
 8001b28:	e78a      	b.n	8001a40 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b2a:	2a02      	cmp	r2, #2
 8001b2c:	bf0c      	ite	eq
 8001b2e:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001b32:	2302      	movne	r3, #2
 8001b34:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b38:	6830      	ldr	r0, [r6, #0]
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	fab3 f383 	clz	r3, r3
 8001b42:	f003 031f 	and.w	r3, r3, #31
 8001b46:	2101      	movs	r1, #1
 8001b48:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4c:	4203      	tst	r3, r0
 8001b4e:	e7d3      	b.n	8001af8 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b50:	6813      	ldr	r3, [r2, #0]
 8001b52:	f023 0307 	bic.w	r3, r3, #7
 8001b56:	432b      	orrs	r3, r5
 8001b58:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5a:	6813      	ldr	r3, [r2, #0]
 8001b5c:	f003 0307 	and.w	r3, r3, #7
 8001b60:	42ab      	cmp	r3, r5
 8001b62:	f47f af6c 	bne.w	8001a3e <HAL_RCC_ClockConfig+0xa>
 8001b66:	e77e      	b.n	8001a66 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b68:	686b      	ldr	r3, [r5, #4]
 8001b6a:	68e1      	ldr	r1, [r4, #12]
 8001b6c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b70:	430b      	orrs	r3, r1
 8001b72:	606b      	str	r3, [r5, #4]
 8001b74:	e77c      	b.n	8001a70 <HAL_RCC_ClockConfig+0x3c>
 8001b76:	bf00      	nop
 8001b78:	40022000 	.word	0x40022000
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	0800260a 	.word	0x0800260a
 8001b84:	200001f4 	.word	0x200001f4
 8001b88:	200001fc 	.word	0x200001fc

08001b8c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001b8c:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b8e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	fa92 f2a2 	rbit	r2, r2
 8001b98:	fab2 f282 	clz	r2, r2
 8001b9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ba0:	40d3      	lsrs	r3, r2
 8001ba2:	4a04      	ldr	r2, [pc, #16]	; (8001bb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ba4:	5cd3      	ldrb	r3, [r2, r3]
 8001ba6:	4a04      	ldr	r2, [pc, #16]	; (8001bb8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001ba8:	6810      	ldr	r0, [r2, #0]
}    
 8001baa:	40d8      	lsrs	r0, r3
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	0800261a 	.word	0x0800261a
 8001bb8:	200001f4 	.word	0x200001f4

08001bbc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001bbc:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bbe:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	fa92 f2a2 	rbit	r2, r2
 8001bc8:	fab2 f282 	clz	r2, r2
 8001bcc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001bd0:	40d3      	lsrs	r3, r2
 8001bd2:	4a04      	ldr	r2, [pc, #16]	; (8001be4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001bd4:	5cd3      	ldrb	r3, [r2, r3]
 8001bd6:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001bd8:	6810      	ldr	r0, [r2, #0]
} 
 8001bda:	40d8      	lsrs	r0, r3
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	0800261a 	.word	0x0800261a
 8001be8:	200001f4 	.word	0x200001f4

08001bec <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bec:	6803      	ldr	r3, [r0, #0]
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	f042 0201 	orr.w	r2, r2, #1
 8001bf4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bf6:	6899      	ldr	r1, [r3, #8]
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_TIM_Base_Start_IT+0x28>)
 8001bfa:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bfc:	2a06      	cmp	r2, #6
 8001bfe:	d006      	beq.n	8001c0e <HAL_TIM_Base_Start_IT+0x22>
 8001c00:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 8001c04:	bf1e      	ittt	ne
 8001c06:	681a      	ldrne	r2, [r3, #0]
 8001c08:	f042 0201 	orrne.w	r2, r2, #1
 8001c0c:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8001c0e:	2000      	movs	r0, #0
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	00010007 	.word	0x00010007

08001c18 <HAL_TIM_OC_DelayElapsedCallback>:
 8001c18:	4770      	bx	lr

08001c1a <HAL_TIM_IC_CaptureCallback>:
 8001c1a:	4770      	bx	lr

08001c1c <HAL_TIM_PWM_PulseFinishedCallback>:
 8001c1c:	4770      	bx	lr

08001c1e <HAL_TIM_TriggerCallback>:
 8001c1e:	4770      	bx	lr

08001c20 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c20:	6803      	ldr	r3, [r0, #0]
 8001c22:	691a      	ldr	r2, [r3, #16]
 8001c24:	0791      	lsls	r1, r2, #30
{
 8001c26:	b510      	push	{r4, lr}
 8001c28:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c2a:	d50f      	bpl.n	8001c4c <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c2c:	68da      	ldr	r2, [r3, #12]
 8001c2e:	0792      	lsls	r2, r2, #30
 8001c30:	d50c      	bpl.n	8001c4c <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c32:	f06f 0202 	mvn.w	r2, #2
 8001c36:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c38:	2201      	movs	r2, #1
 8001c3a:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	0799      	lsls	r1, r3, #30
 8001c40:	f000 8085 	beq.w	8001d4e <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c44:	f7ff ffe9 	bl	8001c1a <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c4c:	6823      	ldr	r3, [r4, #0]
 8001c4e:	691a      	ldr	r2, [r3, #16]
 8001c50:	0752      	lsls	r2, r2, #29
 8001c52:	d510      	bpl.n	8001c76 <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c54:	68da      	ldr	r2, [r3, #12]
 8001c56:	0750      	lsls	r0, r2, #29
 8001c58:	d50d      	bpl.n	8001c76 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c5a:	f06f 0204 	mvn.w	r2, #4
 8001c5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c60:	2202      	movs	r2, #2
 8001c62:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c6a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c6c:	d075      	beq.n	8001d5a <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001c6e:	f7ff ffd4 	bl	8001c1a <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c72:	2300      	movs	r3, #0
 8001c74:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c76:	6823      	ldr	r3, [r4, #0]
 8001c78:	691a      	ldr	r2, [r3, #16]
 8001c7a:	0711      	lsls	r1, r2, #28
 8001c7c:	d50f      	bpl.n	8001c9e <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c7e:	68da      	ldr	r2, [r3, #12]
 8001c80:	0712      	lsls	r2, r2, #28
 8001c82:	d50c      	bpl.n	8001c9e <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c84:	f06f 0208 	mvn.w	r2, #8
 8001c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c8e:	69db      	ldr	r3, [r3, #28]
 8001c90:	079b      	lsls	r3, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c92:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c94:	d067      	beq.n	8001d66 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001c96:	f7ff ffc0 	bl	8001c1a <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c9e:	6823      	ldr	r3, [r4, #0]
 8001ca0:	691a      	ldr	r2, [r3, #16]
 8001ca2:	06d0      	lsls	r0, r2, #27
 8001ca4:	d510      	bpl.n	8001cc8 <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	06d1      	lsls	r1, r2, #27
 8001caa:	d50d      	bpl.n	8001cc8 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cac:	f06f 0210 	mvn.w	r2, #16
 8001cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cb2:	2208      	movs	r2, #8
 8001cb4:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cbc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cbe:	d058      	beq.n	8001d72 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8001cc0:	f7ff ffab 	bl	8001c1a <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001cc8:	6823      	ldr	r3, [r4, #0]
 8001cca:	691a      	ldr	r2, [r3, #16]
 8001ccc:	07d2      	lsls	r2, r2, #31
 8001cce:	d508      	bpl.n	8001ce2 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	07d0      	lsls	r0, r2, #31
 8001cd4:	d505      	bpl.n	8001ce2 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cd6:	f06f 0201 	mvn.w	r2, #1
 8001cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001cdc:	4620      	mov	r0, r4
 8001cde:	f7fe fcd9 	bl	8000694 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	691a      	ldr	r2, [r3, #16]
 8001ce6:	0611      	lsls	r1, r2, #24
 8001ce8:	d508      	bpl.n	8001cfc <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001cea:	68da      	ldr	r2, [r3, #12]
 8001cec:	0612      	lsls	r2, r2, #24
 8001cee:	d505      	bpl.n	8001cfc <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cf0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cf6:	4620      	mov	r0, r4
 8001cf8:	f000 f8a7 	bl	8001e4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001cfc:	6823      	ldr	r3, [r4, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	05d0      	lsls	r0, r2, #23
 8001d02:	d508      	bpl.n	8001d16 <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	0611      	lsls	r1, r2, #24
 8001d08:	d505      	bpl.n	8001d16 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001d10:	4620      	mov	r0, r4
 8001d12:	f000 f89b 	bl	8001e4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	691a      	ldr	r2, [r3, #16]
 8001d1a:	0652      	lsls	r2, r2, #25
 8001d1c:	d508      	bpl.n	8001d30 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	0650      	lsls	r0, r2, #25
 8001d22:	d505      	bpl.n	8001d30 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f7ff ff77 	bl	8001c1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d30:	6823      	ldr	r3, [r4, #0]
 8001d32:	691a      	ldr	r2, [r3, #16]
 8001d34:	0691      	lsls	r1, r2, #26
 8001d36:	d522      	bpl.n	8001d7e <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	0692      	lsls	r2, r2, #26
 8001d3c:	d51f      	bpl.n	8001d7e <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d3e:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d42:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d44:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001d4a:	f000 b87d 	b.w	8001e48 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d4e:	f7ff ff63 	bl	8001c18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d52:	4620      	mov	r0, r4
 8001d54:	f7ff ff62 	bl	8001c1c <HAL_TIM_PWM_PulseFinishedCallback>
 8001d58:	e776      	b.n	8001c48 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5a:	f7ff ff5d 	bl	8001c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d5e:	4620      	mov	r0, r4
 8001d60:	f7ff ff5c 	bl	8001c1c <HAL_TIM_PWM_PulseFinishedCallback>
 8001d64:	e785      	b.n	8001c72 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d66:	f7ff ff57 	bl	8001c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d6a:	4620      	mov	r0, r4
 8001d6c:	f7ff ff56 	bl	8001c1c <HAL_TIM_PWM_PulseFinishedCallback>
 8001d70:	e793      	b.n	8001c9a <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d72:	f7ff ff51 	bl	8001c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d76:	4620      	mov	r0, r4
 8001d78:	f7ff ff50 	bl	8001c1c <HAL_TIM_PWM_PulseFinishedCallback>
 8001d7c:	e7a2      	b.n	8001cc4 <HAL_TIM_IRQHandler+0xa4>
}
 8001d7e:	bd10      	pop	{r4, pc}

08001d80 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d80:	4a21      	ldr	r2, [pc, #132]	; (8001e08 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 8001d82:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d84:	4290      	cmp	r0, r2
{
 8001d86:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d88:	d005      	beq.n	8001d96 <TIM_Base_SetConfig+0x16>
 8001d8a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001d8e:	d002      	beq.n	8001d96 <TIM_Base_SetConfig+0x16>
 8001d90:	4c1e      	ldr	r4, [pc, #120]	; (8001e0c <TIM_Base_SetConfig+0x8c>)
 8001d92:	42a0      	cmp	r0, r4
 8001d94:	d10c      	bne.n	8001db0 <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001d96:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d9c:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8001d9e:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001da2:	d010      	beq.n	8001dc6 <TIM_Base_SetConfig+0x46>
 8001da4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001da8:	d00d      	beq.n	8001dc6 <TIM_Base_SetConfig+0x46>
 8001daa:	4a18      	ldr	r2, [pc, #96]	; (8001e0c <TIM_Base_SetConfig+0x8c>)
 8001dac:	4290      	cmp	r0, r2
 8001dae:	d00a      	beq.n	8001dc6 <TIM_Base_SetConfig+0x46>
 8001db0:	4a17      	ldr	r2, [pc, #92]	; (8001e10 <TIM_Base_SetConfig+0x90>)
 8001db2:	4290      	cmp	r0, r2
 8001db4:	d007      	beq.n	8001dc6 <TIM_Base_SetConfig+0x46>
 8001db6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dba:	4290      	cmp	r0, r2
 8001dbc:	d003      	beq.n	8001dc6 <TIM_Base_SetConfig+0x46>
 8001dbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dc2:	4290      	cmp	r0, r2
 8001dc4:	d103      	bne.n	8001dce <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dc6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dcc:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dce:	694a      	ldr	r2, [r1, #20]
 8001dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001dd4:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001dd6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dd8:	688b      	ldr	r3, [r1, #8]
 8001dda:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ddc:	680b      	ldr	r3, [r1, #0]
 8001dde:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001de0:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <TIM_Base_SetConfig+0x88>)
 8001de2:	4298      	cmp	r0, r3
 8001de4:	d00b      	beq.n	8001dfe <TIM_Base_SetConfig+0x7e>
 8001de6:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8001dea:	4298      	cmp	r0, r3
 8001dec:	d007      	beq.n	8001dfe <TIM_Base_SetConfig+0x7e>
 8001dee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001df2:	4298      	cmp	r0, r3
 8001df4:	d003      	beq.n	8001dfe <TIM_Base_SetConfig+0x7e>
 8001df6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001dfa:	4298      	cmp	r0, r3
 8001dfc:	d101      	bne.n	8001e02 <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dfe:	690b      	ldr	r3, [r1, #16]
 8001e00:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e02:	2301      	movs	r3, #1
 8001e04:	6143      	str	r3, [r0, #20]
}
 8001e06:	bd10      	pop	{r4, pc}
 8001e08:	40012c00 	.word	0x40012c00
 8001e0c:	40000400 	.word	0x40000400
 8001e10:	40014000 	.word	0x40014000

08001e14 <HAL_TIM_Base_Init>:
{
 8001e14:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001e16:	4604      	mov	r4, r0
 8001e18:	b1a0      	cbz	r0, 8001e44 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001e1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e22:	b91b      	cbnz	r3, 8001e2c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001e28:	f7fe fc1c 	bl	8000664 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001e2c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e2e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001e30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e34:	1d21      	adds	r1, r4, #4
 8001e36:	f7ff ffa3 	bl	8001d80 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001e40:	2000      	movs	r0, #0
}
 8001e42:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e44:	2001      	movs	r0, #1
 8001e46:	e7fc      	b.n	8001e42 <HAL_TIM_Base_Init+0x2e>

08001e48 <HAL_TIMEx_CommutCallback>:
 8001e48:	4770      	bx	lr

08001e4a <HAL_TIMEx_BreakCallback>:
 8001e4a:	4770      	bx	lr

08001e4c <HAL_TIMEx_Break2Callback>:
 8001e4c:	4770      	bx	lr

08001e4e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e4e:	6803      	ldr	r3, [r0, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001e56:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	f022 0201 	bic.w	r2, r2, #1
 8001e5e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e60:	2320      	movs	r3, #32
 8001e62:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	6603      	str	r3, [r0, #96]	; 0x60
}
 8001e68:	4770      	bx	lr

08001e6a <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e6a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001e6c:	2b21      	cmp	r3, #33	; 0x21
 8001e6e:	d118      	bne.n	8001ea2 <UART_TxISR_8BIT+0x38>
  {
    if (huart->TxXferCount == 0U)
 8001e70:	f8b0 2052 	ldrh.w	r2, [r0, #82]	; 0x52
 8001e74:	6803      	ldr	r3, [r0, #0]
 8001e76:	b292      	uxth	r2, r2
 8001e78:	b942      	cbnz	r2, 8001e8c <UART_TxISR_8BIT+0x22>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e80:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	4770      	bx	lr
    }
    else
    {
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8001e8c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001e8e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001e92:	8519      	strh	r1, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
 8001e94:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
      huart->pTxBuffPtr++;
 8001e98:	64c2      	str	r2, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 8001ea2:	4770      	bx	lr

08001ea4 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ea4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001ea6:	2b21      	cmp	r3, #33	; 0x21
 8001ea8:	d11a      	bne.n	8001ee0 <UART_TxISR_16BIT+0x3c>
  {
    if (huart->TxXferCount == 0U)
 8001eaa:	f8b0 2052 	ldrh.w	r2, [r0, #82]	; 0x52
 8001eae:	6803      	ldr	r3, [r0, #0]
 8001eb0:	b292      	uxth	r2, r2
 8001eb2:	b942      	cbnz	r2, 8001ec6 <UART_TxISR_16BIT+0x22>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eba:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	4770      	bx	lr
    }
    else
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8001ec6:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001ec8:	f832 1b02 	ldrh.w	r1, [r2], #2
 8001ecc:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001ed0:	8519      	strh	r1, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
 8001ed2:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
      huart->pTxBuffPtr += 2U;
 8001ed6:	64c2      	str	r2, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 8001ee0:	4770      	bx	lr
	...

08001ee4 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8001ee4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001ee6:	2b20      	cmp	r3, #32
 8001ee8:	d127      	bne.n	8001f3a <HAL_UART_Transmit_IT+0x56>
    if ((pData == NULL) || (Size == 0U))
 8001eea:	b321      	cbz	r1, 8001f36 <HAL_UART_Transmit_IT+0x52>
 8001eec:	b31a      	cbz	r2, 8001f36 <HAL_UART_Transmit_IT+0x52>
    __HAL_LOCK(huart);
 8001eee:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d021      	beq.n	8001f3a <HAL_UART_Transmit_IT+0x56>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ef6:	2300      	movs	r3, #0
    huart->TxXferCount = Size;
 8001ef8:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001efc:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001efe:	2321      	movs	r3, #33	; 0x21
 8001f00:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f02:	6883      	ldr	r3, [r0, #8]
    huart->pTxBuffPtr  = pData;
 8001f04:	64c1      	str	r1, [r0, #76]	; 0x4c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize  = Size;
 8001f0a:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f0e:	d110      	bne.n	8001f32 <HAL_UART_Transmit_IT+0x4e>
 8001f10:	6901      	ldr	r1, [r0, #16]
      huart->TxISR = UART_TxISR_16BIT;
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_UART_Transmit_IT+0x5c>)
 8001f14:	4a0b      	ldr	r2, [pc, #44]	; (8001f44 <HAL_UART_Transmit_IT+0x60>)
 8001f16:	2900      	cmp	r1, #0
 8001f18:	bf08      	it	eq
 8001f1a:	4613      	moveq	r3, r2
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001f1c:	6801      	ldr	r1, [r0, #0]
 8001f1e:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 8001f20:	2300      	movs	r3, #0
 8001f22:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001f26:	680a      	ldr	r2, [r1, #0]
 8001f28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f2c:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8001f2e:	4618      	mov	r0, r3
 8001f30:	4770      	bx	lr
      huart->TxISR = UART_TxISR_8BIT;
 8001f32:	4b03      	ldr	r3, [pc, #12]	; (8001f40 <HAL_UART_Transmit_IT+0x5c>)
 8001f34:	e7f2      	b.n	8001f1c <HAL_UART_Transmit_IT+0x38>
      return HAL_ERROR;
 8001f36:	2001      	movs	r0, #1
 8001f38:	4770      	bx	lr
    return HAL_BUSY;
 8001f3a:	2002      	movs	r0, #2
}
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	08001e6b 	.word	0x08001e6b
 8001f44:	08001ea5 	.word	0x08001ea5

08001f48 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f48:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8001f4a:	2b20      	cmp	r3, #32
{
 8001f4c:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f4e:	d14c      	bne.n	8001fea <HAL_UART_Receive_IT+0xa2>
    if ((pData == NULL) || (Size == 0U))
 8001f50:	2900      	cmp	r1, #0
 8001f52:	d048      	beq.n	8001fe6 <HAL_UART_Receive_IT+0x9e>
 8001f54:	2a00      	cmp	r2, #0
 8001f56:	d046      	beq.n	8001fe6 <HAL_UART_Receive_IT+0x9e>
    __HAL_LOCK(huart);
 8001f58:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d044      	beq.n	8001fea <HAL_UART_Receive_IT+0xa2>
 8001f60:	2301      	movs	r3, #1
 8001f62:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    UART_MASK_COMPUTATION(huart);
 8001f66:	6883      	ldr	r3, [r0, #8]
    huart->RxXferSize  = Size;
 8001f68:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8001f6c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxISR       = NULL;
 8001f74:	f04f 0200 	mov.w	r2, #0
    huart->pRxBuffPtr  = pData;
 8001f78:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxISR       = NULL;
 8001f7a:	6602      	str	r2, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 8001f7c:	d123      	bne.n	8001fc6 <HAL_UART_Receive_IT+0x7e>
 8001f7e:	6902      	ldr	r2, [r0, #16]
 8001f80:	b9fa      	cbnz	r2, 8001fc2 <HAL_UART_Receive_IT+0x7a>
 8001f82:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001f86:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f8e:	2222      	movs	r2, #34	; 0x22
 8001f90:	6782      	str	r2, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f92:	6802      	ldr	r2, [r0, #0]
 8001f94:	6891      	ldr	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f9a:	f041 0101 	orr.w	r1, r1, #1
 8001f9e:	6091      	str	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa0:	d11f      	bne.n	8001fe2 <HAL_UART_Receive_IT+0x9a>
 8001fa2:	6904      	ldr	r4, [r0, #16]
      huart->RxISR = UART_RxISR_16BIT;
 8001fa4:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <HAL_UART_Receive_IT+0xa8>)
 8001fa6:	4913      	ldr	r1, [pc, #76]	; (8001ff4 <HAL_UART_Receive_IT+0xac>)
 8001fa8:	2c00      	cmp	r4, #0
 8001faa:	bf08      	it	eq
 8001fac:	460b      	moveq	r3, r1
 8001fae:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_UNLOCK(huart);
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001fb6:	6811      	ldr	r1, [r2, #0]
 8001fb8:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001fbc:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8001fbe:	4618      	mov	r0, r3
}
 8001fc0:	bd10      	pop	{r4, pc}
    UART_MASK_COMPUTATION(huart);
 8001fc2:	22ff      	movs	r2, #255	; 0xff
 8001fc4:	e7df      	b.n	8001f86 <HAL_UART_Receive_IT+0x3e>
 8001fc6:	b923      	cbnz	r3, 8001fd2 <HAL_UART_Receive_IT+0x8a>
 8001fc8:	6902      	ldr	r2, [r0, #16]
 8001fca:	2a00      	cmp	r2, #0
 8001fcc:	d0f9      	beq.n	8001fc2 <HAL_UART_Receive_IT+0x7a>
 8001fce:	227f      	movs	r2, #127	; 0x7f
 8001fd0:	e7d9      	b.n	8001f86 <HAL_UART_Receive_IT+0x3e>
 8001fd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001fd6:	d1d6      	bne.n	8001f86 <HAL_UART_Receive_IT+0x3e>
 8001fd8:	6902      	ldr	r2, [r0, #16]
 8001fda:	2a00      	cmp	r2, #0
 8001fdc:	d0f7      	beq.n	8001fce <HAL_UART_Receive_IT+0x86>
 8001fde:	223f      	movs	r2, #63	; 0x3f
 8001fe0:	e7d1      	b.n	8001f86 <HAL_UART_Receive_IT+0x3e>
      huart->RxISR = UART_RxISR_8BIT;
 8001fe2:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <HAL_UART_Receive_IT+0xa8>)
 8001fe4:	e7e3      	b.n	8001fae <HAL_UART_Receive_IT+0x66>
      return HAL_ERROR;
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	e7ea      	b.n	8001fc0 <HAL_UART_Receive_IT+0x78>
    return HAL_BUSY;
 8001fea:	2002      	movs	r0, #2
 8001fec:	e7e8      	b.n	8001fc0 <HAL_UART_Receive_IT+0x78>
 8001fee:	bf00      	nop
 8001ff0:	08001ff9 	.word	0x08001ff9
 8001ff4:	08002051 	.word	0x08002051

08001ff8 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ff8:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8001ffa:	6802      	ldr	r2, [r0, #0]
 8001ffc:	2922      	cmp	r1, #34	; 0x22
{
 8001ffe:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002000:	d121      	bne.n	8002046 <UART_RxISR_8BIT+0x4e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002002:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002004:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8002008:	6d41      	ldr	r1, [r0, #84]	; 0x54
 800200a:	4022      	ands	r2, r4
 800200c:	700a      	strb	r2, [r1, #0]
    huart->pRxBuffPtr++;
 800200e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002010:	3201      	adds	r2, #1
 8002012:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002014:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002018:	3a01      	subs	r2, #1
 800201a:	b292      	uxth	r2, r2
 800201c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002020:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002024:	b292      	uxth	r2, r2
 8002026:	b96a      	cbnz	r2, 8002044 <UART_RxISR_8BIT+0x4c>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002028:	6801      	ldr	r1, [r0, #0]
 800202a:	680c      	ldr	r4, [r1, #0]
 800202c:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002030:	600c      	str	r4, [r1, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002032:	688c      	ldr	r4, [r1, #8]
 8002034:	f024 0401 	bic.w	r4, r4, #1
 8002038:	608c      	str	r4, [r1, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800203a:	2120      	movs	r1, #32
 800203c:	6781      	str	r1, [r0, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800203e:	6602      	str	r2, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002040:	f7fe fbd6 	bl	80007f0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002044:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002046:	6993      	ldr	r3, [r2, #24]
 8002048:	f043 0308 	orr.w	r3, r3, #8
 800204c:	6193      	str	r3, [r2, #24]
}
 800204e:	e7f9      	b.n	8002044 <UART_RxISR_8BIT+0x4c>

08002050 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002050:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8002052:	6802      	ldr	r2, [r0, #0]
 8002054:	2922      	cmp	r1, #34	; 0x22
{
 8002056:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002058:	d11f      	bne.n	800209a <UART_RxISR_16BIT+0x4a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800205a:	8c94      	ldrh	r4, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 800205c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8002060:	400c      	ands	r4, r1
 8002062:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8002064:	f821 4b02 	strh.w	r4, [r1], #2
    huart->pRxBuffPtr += 2U;
 8002068:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 800206a:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 800206e:	3901      	subs	r1, #1
 8002070:	b289      	uxth	r1, r1
 8002072:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002076:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 800207a:	b289      	uxth	r1, r1
 800207c:	b961      	cbnz	r1, 8002098 <UART_RxISR_16BIT+0x48>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800207e:	6814      	ldr	r4, [r2, #0]
 8002080:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002084:	6014      	str	r4, [r2, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002086:	6894      	ldr	r4, [r2, #8]
 8002088:	f024 0401 	bic.w	r4, r4, #1
 800208c:	6094      	str	r4, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800208e:	2220      	movs	r2, #32
 8002090:	6782      	str	r2, [r0, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002092:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002094:	f7fe fbac 	bl	80007f0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002098:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800209a:	6993      	ldr	r3, [r2, #24]
 800209c:	f043 0308 	orr.w	r3, r3, #8
 80020a0:	6193      	str	r3, [r2, #24]
}
 80020a2:	e7f9      	b.n	8002098 <UART_RxISR_16BIT+0x48>

080020a4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80020a4:	6803      	ldr	r3, [r0, #0]
 80020a6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80020a8:	6819      	ldr	r1, [r3, #0]
{
 80020aa:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 80020ac:	f640 060f 	movw	r6, #2063	; 0x80f
 80020b0:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80020b2:	689d      	ldr	r5, [r3, #8]
{
 80020b4:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80020b6:	d109      	bne.n	80020cc <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80020b8:	0696      	lsls	r6, r2, #26
 80020ba:	d570      	bpl.n	800219e <HAL_UART_IRQHandler+0xfa>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80020bc:	068e      	lsls	r6, r1, #26
 80020be:	d56e      	bpl.n	800219e <HAL_UART_IRQHandler+0xfa>
      if (huart->RxISR != NULL)
 80020c0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d066      	beq.n	8002194 <HAL_UART_IRQHandler+0xf0>
}
 80020c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 80020ca:	4718      	bx	r3
      && (((cr3its & USART_CR3_EIE) != 0U)
 80020cc:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80020d0:	f401 7690 	and.w	r6, r1, #288	; 0x120
 80020d4:	4306      	orrs	r6, r0
 80020d6:	d062      	beq.n	800219e <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80020d8:	07d5      	lsls	r5, r2, #31
 80020da:	d507      	bpl.n	80020ec <HAL_UART_IRQHandler+0x48>
 80020dc:	05ce      	lsls	r6, r1, #23
 80020de:	d505      	bpl.n	80020ec <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80020e0:	2501      	movs	r5, #1
 80020e2:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020e4:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 80020e6:	f045 0501 	orr.w	r5, r5, #1
 80020ea:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80020ec:	0795      	lsls	r5, r2, #30
 80020ee:	d506      	bpl.n	80020fe <HAL_UART_IRQHandler+0x5a>
 80020f0:	b128      	cbz	r0, 80020fe <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80020f2:	2502      	movs	r5, #2
 80020f4:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020f6:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 80020f8:	f045 0504 	orr.w	r5, r5, #4
 80020fc:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80020fe:	0756      	lsls	r6, r2, #29
 8002100:	d506      	bpl.n	8002110 <HAL_UART_IRQHandler+0x6c>
 8002102:	b128      	cbz	r0, 8002110 <HAL_UART_IRQHandler+0x6c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002104:	2504      	movs	r5, #4
 8002106:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002108:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800210a:	f045 0502 	orr.w	r5, r5, #2
 800210e:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002110:	0715      	lsls	r5, r2, #28
 8002112:	d509      	bpl.n	8002128 <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002114:	f001 0520 	and.w	r5, r1, #32
 8002118:	4328      	orrs	r0, r5
 800211a:	d005      	beq.n	8002128 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800211c:	2008      	movs	r0, #8
 800211e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002120:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002122:	f040 0008 	orr.w	r0, r0, #8
 8002126:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002128:	0516      	lsls	r6, r2, #20
 800212a:	d508      	bpl.n	800213e <HAL_UART_IRQHandler+0x9a>
 800212c:	014d      	lsls	r5, r1, #5
 800212e:	d506      	bpl.n	800213e <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002130:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002134:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002136:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002138:	f043 0320 	orr.w	r3, r3, #32
 800213c:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800213e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002140:	b343      	cbz	r3, 8002194 <HAL_UART_IRQHandler+0xf0>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002142:	0690      	lsls	r0, r2, #26
 8002144:	d505      	bpl.n	8002152 <HAL_UART_IRQHandler+0xae>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002146:	0689      	lsls	r1, r1, #26
 8002148:	d503      	bpl.n	8002152 <HAL_UART_IRQHandler+0xae>
        if (huart->RxISR != NULL)
 800214a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800214c:	b10b      	cbz	r3, 8002152 <HAL_UART_IRQHandler+0xae>
          huart->RxISR(huart);
 800214e:	4620      	mov	r0, r4
 8002150:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002152:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8002154:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002156:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002158:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800215c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002160:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 8002162:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002164:	d017      	beq.n	8002196 <HAL_UART_IRQHandler+0xf2>
        UART_EndRxTransfer(huart);
 8002166:	f7ff fe72 	bl	8001e4e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800216a:	6823      	ldr	r3, [r4, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	0652      	lsls	r2, r2, #25
 8002170:	d50d      	bpl.n	800218e <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002172:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002174:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002176:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800217a:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800217c:	b138      	cbz	r0, 800218e <HAL_UART_IRQHandler+0xea>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800217e:	4b1a      	ldr	r3, [pc, #104]	; (80021e8 <HAL_UART_IRQHandler+0x144>)
 8002180:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002182:	f7ff f875 	bl	8001270 <HAL_DMA_Abort_IT>
 8002186:	b128      	cbz	r0, 8002194 <HAL_UART_IRQHandler+0xf0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002188:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800218a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800218c:	e79b      	b.n	80020c6 <HAL_UART_IRQHandler+0x22>
            HAL_UART_ErrorCallback(huart);
 800218e:	4620      	mov	r0, r4
 8002190:	f7fe fbf4 	bl	800097c <HAL_UART_ErrorCallback>
}
 8002194:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002196:	f7fe fbf1 	bl	800097c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800219a:	67e5      	str	r5, [r4, #124]	; 0x7c
 800219c:	e7fa      	b.n	8002194 <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800219e:	02d6      	lsls	r6, r2, #11
 80021a0:	d509      	bpl.n	80021b6 <HAL_UART_IRQHandler+0x112>
 80021a2:	0268      	lsls	r0, r5, #9
 80021a4:	d507      	bpl.n	80021b6 <HAL_UART_IRQHandler+0x112>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80021a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80021aa:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80021ac:	621a      	str	r2, [r3, #32]
}
 80021ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80021b2:	f000 b9dd 	b.w	8002570 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80021b6:	0616      	lsls	r6, r2, #24
 80021b8:	d506      	bpl.n	80021c8 <HAL_UART_IRQHandler+0x124>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80021ba:	060d      	lsls	r5, r1, #24
 80021bc:	d504      	bpl.n	80021c8 <HAL_UART_IRQHandler+0x124>
    if (huart->TxISR != NULL)
 80021be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d0e7      	beq.n	8002194 <HAL_UART_IRQHandler+0xf0>
      huart->TxISR(huart);
 80021c4:	4620      	mov	r0, r4
 80021c6:	e77e      	b.n	80020c6 <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80021c8:	0650      	lsls	r0, r2, #25
 80021ca:	d5e3      	bpl.n	8002194 <HAL_UART_IRQHandler+0xf0>
 80021cc:	064a      	lsls	r2, r1, #25
 80021ce:	d5e1      	bpl.n	8002194 <HAL_UART_IRQHandler+0xf0>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021d6:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80021d8:	2320      	movs	r3, #32
 80021da:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 80021e0:	4620      	mov	r0, r4
 80021e2:	f7fe fafd 	bl	80007e0 <HAL_UART_TxCpltCallback>
}
 80021e6:	e7d5      	b.n	8002194 <HAL_UART_IRQHandler+0xf0>
 80021e8:	080021ed 	.word	0x080021ed

080021ec <UART_DMAAbortOnError>:
{
 80021ec:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80021ee:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80021f6:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 80021fa:	f7fe fbbf 	bl	800097c <HAL_UART_ErrorCallback>
}
 80021fe:	bd08      	pop	{r3, pc}

08002200 <UART_SetConfig>:
{
 8002200:	b538      	push	{r3, r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002202:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002204:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002206:	6882      	ldr	r2, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002208:	681d      	ldr	r5, [r3, #0]
{
 800220a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800220c:	6900      	ldr	r0, [r0, #16]
 800220e:	4302      	orrs	r2, r0
 8002210:	6960      	ldr	r0, [r4, #20]
 8002212:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002214:	4855      	ldr	r0, [pc, #340]	; (800236c <UART_SetConfig+0x16c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002216:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002218:	4028      	ands	r0, r5
 800221a:	4302      	orrs	r2, r0
 800221c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8002222:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002224:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002228:	4302      	orrs	r2, r0
 800222a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800222c:	6898      	ldr	r0, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800222e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002230:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8002234:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002236:	4302      	orrs	r2, r0
 8002238:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800223a:	4a4d      	ldr	r2, [pc, #308]	; (8002370 <UART_SetConfig+0x170>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d114      	bne.n	800226a <UART_SetConfig+0x6a>
 8002240:	4b4c      	ldr	r3, [pc, #304]	; (8002374 <UART_SetConfig+0x174>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002244:	f003 0303 	and.w	r3, r3, #3
 8002248:	3b01      	subs	r3, #1
 800224a:	2b02      	cmp	r3, #2
 800224c:	d814      	bhi.n	8002278 <UART_SetConfig+0x78>
 800224e:	4a4a      	ldr	r2, [pc, #296]	; (8002378 <UART_SetConfig+0x178>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002250:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002254:	5cd3      	ldrb	r3, [r2, r3]
 8002256:	d158      	bne.n	800230a <UART_SetConfig+0x10a>
    switch (clocksource)
 8002258:	2b08      	cmp	r3, #8
 800225a:	d84b      	bhi.n	80022f4 <UART_SetConfig+0xf4>
 800225c:	e8df f003 	tbb	[pc, r3]
 8002260:	4a393621 	.word	0x4a393621
 8002264:	4a4a4a42 	.word	0x4a4a4a42
 8002268:	45          	.byte	0x45
 8002269:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800226a:	4a44      	ldr	r2, [pc, #272]	; (800237c <UART_SetConfig+0x17c>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d003      	beq.n	8002278 <UART_SetConfig+0x78>
 8002270:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002274:	4293      	cmp	r3, r2
 8002276:	d173      	bne.n	8002360 <UART_SetConfig+0x160>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002278:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800227c:	d011      	beq.n	80022a2 <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK1Freq();
 800227e:	f7ff fc85 	bl	8001b8c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002282:	6863      	ldr	r3, [r4, #4]
 8002284:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002288:	fbb0 f3f3 	udiv	r3, r0, r3
 800228c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800228e:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002290:	f1a3 0110 	sub.w	r1, r3, #16
 8002294:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8002298:	4291      	cmp	r1, r2
 800229a:	d812      	bhi.n	80022c2 <UART_SetConfig+0xc2>
      huart->Instance->BRR = usartdiv;
 800229c:	6822      	ldr	r2, [r4, #0]
 800229e:	60d3      	str	r3, [r2, #12]
 80022a0:	e010      	b.n	80022c4 <UART_SetConfig+0xc4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80022a2:	f7ff fc73 	bl	8001b8c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022a6:	6863      	ldr	r3, [r4, #4]
 80022a8:	085a      	lsrs	r2, r3, #1
 80022aa:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 80022ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80022b2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80022b4:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022b6:	f1a3 0110 	sub.w	r1, r3, #16
 80022ba:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80022be:	4291      	cmp	r1, r2
 80022c0:	d91b      	bls.n	80022fa <UART_SetConfig+0xfa>
      ret = HAL_ERROR;
 80022c2:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80022c4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80022c6:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 80022ca:	bd38      	pop	{r3, r4, r5, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80022cc:	f7ff fc76 	bl	8001bbc <HAL_RCC_GetPCLK2Freq>
 80022d0:	e7e9      	b.n	80022a6 <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80022d2:	6862      	ldr	r2, [r4, #4]
 80022d4:	0853      	lsrs	r3, r2, #1
 80022d6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80022da:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022de:	fbb3 f3f2 	udiv	r3, r3, r2
 80022e2:	e7e6      	b.n	80022b2 <UART_SetConfig+0xb2>
        pclk = HAL_RCC_GetSysClockFreq();
 80022e4:	f7ff fb76 	bl	80019d4 <HAL_RCC_GetSysClockFreq>
 80022e8:	e7dd      	b.n	80022a6 <UART_SetConfig+0xa6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80022ea:	6862      	ldr	r2, [r4, #4]
 80022ec:	0853      	lsrs	r3, r2, #1
 80022ee:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80022f2:	e7f4      	b.n	80022de <UART_SetConfig+0xde>
        ret = HAL_ERROR;
 80022f4:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	e7dd      	b.n	80022b6 <UART_SetConfig+0xb6>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80022fa:	f023 020f 	bic.w	r2, r3, #15
      huart->Instance->BRR = brrtemp;
 80022fe:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002300:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002304:	4313      	orrs	r3, r2
 8002306:	60cb      	str	r3, [r1, #12]
 8002308:	e7dc      	b.n	80022c4 <UART_SetConfig+0xc4>
    switch (clocksource)
 800230a:	2b08      	cmp	r3, #8
 800230c:	d82b      	bhi.n	8002366 <UART_SetConfig+0x166>
 800230e:	a201      	add	r2, pc, #4	; (adr r2, 8002314 <UART_SetConfig+0x114>)
 8002310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002314:	0800227f 	.word	0x0800227f
 8002318:	08002339 	.word	0x08002339
 800231c:	0800233f 	.word	0x0800233f
 8002320:	08002367 	.word	0x08002367
 8002324:	08002351 	.word	0x08002351
 8002328:	08002367 	.word	0x08002367
 800232c:	08002367 	.word	0x08002367
 8002330:	08002367 	.word	0x08002367
 8002334:	08002357 	.word	0x08002357
        pclk = HAL_RCC_GetPCLK2Freq();
 8002338:	f7ff fc40 	bl	8001bbc <HAL_RCC_GetPCLK2Freq>
 800233c:	e7a1      	b.n	8002282 <UART_SetConfig+0x82>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800233e:	6862      	ldr	r2, [r4, #4]
 8002340:	0853      	lsrs	r3, r2, #1
 8002342:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002346:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800234a:	fbb3 f3f2 	udiv	r3, r3, r2
 800234e:	e79d      	b.n	800228c <UART_SetConfig+0x8c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002350:	f7ff fb40 	bl	80019d4 <HAL_RCC_GetSysClockFreq>
 8002354:	e795      	b.n	8002282 <UART_SetConfig+0x82>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002356:	6862      	ldr	r2, [r4, #4]
 8002358:	0853      	lsrs	r3, r2, #1
 800235a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800235e:	e7f4      	b.n	800234a <UART_SetConfig+0x14a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002360:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002364:	d0c6      	beq.n	80022f4 <UART_SetConfig+0xf4>
 8002366:	2001      	movs	r0, #1
 8002368:	2300      	movs	r3, #0
 800236a:	e791      	b.n	8002290 <UART_SetConfig+0x90>
 800236c:	efff69f3 	.word	0xefff69f3
 8002370:	40013800 	.word	0x40013800
 8002374:	40021000 	.word	0x40021000
 8002378:	08002642 	.word	0x08002642
 800237c:	40004400 	.word	0x40004400

08002380 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002380:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002382:	07da      	lsls	r2, r3, #31
{
 8002384:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002386:	d506      	bpl.n	8002396 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002388:	6801      	ldr	r1, [r0, #0]
 800238a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800238c:	684a      	ldr	r2, [r1, #4]
 800238e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002392:	4322      	orrs	r2, r4
 8002394:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002396:	079c      	lsls	r4, r3, #30
 8002398:	d506      	bpl.n	80023a8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800239a:	6801      	ldr	r1, [r0, #0]
 800239c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800239e:	684a      	ldr	r2, [r1, #4]
 80023a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023a4:	4322      	orrs	r2, r4
 80023a6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023a8:	0759      	lsls	r1, r3, #29
 80023aa:	d506      	bpl.n	80023ba <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023ac:	6801      	ldr	r1, [r0, #0]
 80023ae:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80023b0:	684a      	ldr	r2, [r1, #4]
 80023b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023b6:	4322      	orrs	r2, r4
 80023b8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023ba:	071a      	lsls	r2, r3, #28
 80023bc:	d506      	bpl.n	80023cc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023be:	6801      	ldr	r1, [r0, #0]
 80023c0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80023c2:	684a      	ldr	r2, [r1, #4]
 80023c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023c8:	4322      	orrs	r2, r4
 80023ca:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023cc:	06dc      	lsls	r4, r3, #27
 80023ce:	d506      	bpl.n	80023de <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023d0:	6801      	ldr	r1, [r0, #0]
 80023d2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80023d4:	688a      	ldr	r2, [r1, #8]
 80023d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80023da:	4322      	orrs	r2, r4
 80023dc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023de:	0699      	lsls	r1, r3, #26
 80023e0:	d506      	bpl.n	80023f0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023e2:	6801      	ldr	r1, [r0, #0]
 80023e4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80023e6:	688a      	ldr	r2, [r1, #8]
 80023e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023ec:	4322      	orrs	r2, r4
 80023ee:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023f0:	065a      	lsls	r2, r3, #25
 80023f2:	d50f      	bpl.n	8002414 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023f4:	6801      	ldr	r1, [r0, #0]
 80023f6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80023f8:	684a      	ldr	r2, [r1, #4]
 80023fa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80023fe:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002400:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002404:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002406:	d105      	bne.n	8002414 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002408:	684a      	ldr	r2, [r1, #4]
 800240a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800240c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002410:	4322      	orrs	r2, r4
 8002412:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002414:	061b      	lsls	r3, r3, #24
 8002416:	d506      	bpl.n	8002426 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002418:	6802      	ldr	r2, [r0, #0]
 800241a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800241c:	6853      	ldr	r3, [r2, #4]
 800241e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002422:	430b      	orrs	r3, r1
 8002424:	6053      	str	r3, [r2, #4]
}
 8002426:	bd10      	pop	{r4, pc}

08002428 <UART_WaitOnFlagUntilTimeout>:
{
 8002428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800242c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8002430:	4604      	mov	r4, r0
 8002432:	460e      	mov	r6, r1
 8002434:	4615      	mov	r5, r2
 8002436:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002438:	6822      	ldr	r2, [r4, #0]
 800243a:	69d3      	ldr	r3, [r2, #28]
 800243c:	ea36 0303 	bics.w	r3, r6, r3
 8002440:	bf0c      	ite	eq
 8002442:	2301      	moveq	r3, #1
 8002444:	2300      	movne	r3, #0
 8002446:	42ab      	cmp	r3, r5
 8002448:	d001      	beq.n	800244e <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800244a:	2000      	movs	r0, #0
 800244c:	e01a      	b.n	8002484 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800244e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002452:	d0f2      	beq.n	800243a <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002454:	f7fe fb62 	bl	8000b1c <HAL_GetTick>
 8002458:	1bc0      	subs	r0, r0, r7
 800245a:	4540      	cmp	r0, r8
 800245c:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800245e:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002460:	d802      	bhi.n	8002468 <UART_WaitOnFlagUntilTimeout+0x40>
 8002462:	f1b8 0f00 	cmp.w	r8, #0
 8002466:	d10f      	bne.n	8002488 <UART_WaitOnFlagUntilTimeout+0x60>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002468:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800246c:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800246e:	6883      	ldr	r3, [r0, #8]
 8002470:	f023 0301 	bic.w	r3, r3, #1
 8002474:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002476:	2320      	movs	r3, #32
 8002478:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800247a:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 800247c:	2300      	movs	r3, #0
 800247e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8002482:	2003      	movs	r0, #3
}
 8002484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002488:	075a      	lsls	r2, r3, #29
 800248a:	d5d5      	bpl.n	8002438 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800248c:	69c3      	ldr	r3, [r0, #28]
 800248e:	051b      	lsls	r3, r3, #20
 8002490:	d5d2      	bpl.n	8002438 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002492:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002496:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002498:	6803      	ldr	r3, [r0, #0]
 800249a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800249e:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a0:	6883      	ldr	r3, [r0, #8]
 80024a2:	f023 0301 	bic.w	r3, r3, #1
 80024a6:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 80024a8:	2320      	movs	r3, #32
 80024aa:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80024ac:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024ae:	67e3      	str	r3, [r4, #124]	; 0x7c
 80024b0:	e7e4      	b.n	800247c <UART_WaitOnFlagUntilTimeout+0x54>

080024b2 <UART_CheckIdleState>:
{
 80024b2:	b530      	push	{r4, r5, lr}
 80024b4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b6:	2500      	movs	r5, #0
{
 80024b8:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ba:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80024bc:	f7fe fb2e 	bl	8000b1c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024c0:	6822      	ldr	r2, [r4, #0]
 80024c2:	6812      	ldr	r2, [r2, #0]
 80024c4:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80024c6:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024c8:	d414      	bmi.n	80024f4 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024ca:	6822      	ldr	r2, [r4, #0]
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	0752      	lsls	r2, r2, #29
 80024d0:	d509      	bpl.n	80024e6 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024d2:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80024d6:	9200      	str	r2, [sp, #0]
 80024d8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80024dc:	2200      	movs	r2, #0
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff ffa2 	bl	8002428 <UART_WaitOnFlagUntilTimeout>
 80024e4:	b998      	cbnz	r0, 800250e <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 80024e6:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80024e8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80024ea:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 80024ec:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 80024f0:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 80024f2:	e00d      	b.n	8002510 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024f4:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80024f8:	9200      	str	r2, [sp, #0]
 80024fa:	9003      	str	r0, [sp, #12]
 80024fc:	462a      	mov	r2, r5
 80024fe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002502:	4620      	mov	r0, r4
 8002504:	f7ff ff90 	bl	8002428 <UART_WaitOnFlagUntilTimeout>
 8002508:	9b03      	ldr	r3, [sp, #12]
 800250a:	2800      	cmp	r0, #0
 800250c:	d0dd      	beq.n	80024ca <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800250e:	2003      	movs	r0, #3
}
 8002510:	b005      	add	sp, #20
 8002512:	bd30      	pop	{r4, r5, pc}

08002514 <HAL_UART_Init>:
{
 8002514:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002516:	4604      	mov	r4, r0
 8002518:	b340      	cbz	r0, 800256c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800251a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800251c:	b91b      	cbnz	r3, 8002526 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800251e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8002522:	f7fe f8d9 	bl	80006d8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002526:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002528:	2324      	movs	r3, #36	; 0x24
 800252a:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800252c:	6813      	ldr	r3, [r2, #0]
 800252e:	f023 0301 	bic.w	r3, r3, #1
 8002532:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002534:	4620      	mov	r0, r4
 8002536:	f7ff fe63 	bl	8002200 <UART_SetConfig>
 800253a:	2801      	cmp	r0, #1
 800253c:	d016      	beq.n	800256c <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800253e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002540:	b113      	cbz	r3, 8002548 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8002542:	4620      	mov	r0, r4
 8002544:	f7ff ff1c 	bl	8002380 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002550:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002558:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002560:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002562:	601a      	str	r2, [r3, #0]
}
 8002564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002568:	f7ff bfa3 	b.w	80024b2 <UART_CheckIdleState>
}
 800256c:	2001      	movs	r0, #1
 800256e:	bd10      	pop	{r4, pc}

08002570 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002570:	4770      	bx	lr
	...

08002574 <__libc_init_array>:
 8002574:	b570      	push	{r4, r5, r6, lr}
 8002576:	4d0d      	ldr	r5, [pc, #52]	; (80025ac <__libc_init_array+0x38>)
 8002578:	4c0d      	ldr	r4, [pc, #52]	; (80025b0 <__libc_init_array+0x3c>)
 800257a:	1b64      	subs	r4, r4, r5
 800257c:	10a4      	asrs	r4, r4, #2
 800257e:	2600      	movs	r6, #0
 8002580:	42a6      	cmp	r6, r4
 8002582:	d109      	bne.n	8002598 <__libc_init_array+0x24>
 8002584:	4d0b      	ldr	r5, [pc, #44]	; (80025b4 <__libc_init_array+0x40>)
 8002586:	4c0c      	ldr	r4, [pc, #48]	; (80025b8 <__libc_init_array+0x44>)
 8002588:	f000 f82e 	bl	80025e8 <_init>
 800258c:	1b64      	subs	r4, r4, r5
 800258e:	10a4      	asrs	r4, r4, #2
 8002590:	2600      	movs	r6, #0
 8002592:	42a6      	cmp	r6, r4
 8002594:	d105      	bne.n	80025a2 <__libc_init_array+0x2e>
 8002596:	bd70      	pop	{r4, r5, r6, pc}
 8002598:	f855 3b04 	ldr.w	r3, [r5], #4
 800259c:	4798      	blx	r3
 800259e:	3601      	adds	r6, #1
 80025a0:	e7ee      	b.n	8002580 <__libc_init_array+0xc>
 80025a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80025a6:	4798      	blx	r3
 80025a8:	3601      	adds	r6, #1
 80025aa:	e7f2      	b.n	8002592 <__libc_init_array+0x1e>
 80025ac:	08002648 	.word	0x08002648
 80025b0:	08002648 	.word	0x08002648
 80025b4:	08002648 	.word	0x08002648
 80025b8:	0800264c 	.word	0x0800264c

080025bc <memcpy>:
 80025bc:	440a      	add	r2, r1
 80025be:	4291      	cmp	r1, r2
 80025c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80025c4:	d100      	bne.n	80025c8 <memcpy+0xc>
 80025c6:	4770      	bx	lr
 80025c8:	b510      	push	{r4, lr}
 80025ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80025ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80025d2:	4291      	cmp	r1, r2
 80025d4:	d1f9      	bne.n	80025ca <memcpy+0xe>
 80025d6:	bd10      	pop	{r4, pc}

080025d8 <memset>:
 80025d8:	4402      	add	r2, r0
 80025da:	4603      	mov	r3, r0
 80025dc:	4293      	cmp	r3, r2
 80025de:	d100      	bne.n	80025e2 <memset+0xa>
 80025e0:	4770      	bx	lr
 80025e2:	f803 1b01 	strb.w	r1, [r3], #1
 80025e6:	e7f9      	b.n	80025dc <memset+0x4>

080025e8 <_init>:
 80025e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ea:	bf00      	nop
 80025ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ee:	bc08      	pop	{r3}
 80025f0:	469e      	mov	lr, r3
 80025f2:	4770      	bx	lr

080025f4 <_fini>:
 80025f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025f6:	bf00      	nop
 80025f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025fa:	bc08      	pop	{r3}
 80025fc:	469e      	mov	lr, r3
 80025fe:	4770      	bx	lr
