[
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945228",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945228",
        "articleTitle": "An approach for evaluation of redundancy analysis algorithms",
        "volume": null,
        "issue": null,
        "startPage": "51",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37283442200,
                "preferredName": "S. Shoukourian",
                "firstName": "S.",
                "lastName": "Shoukourian"
            },
            {
                "id": 37283441000,
                "preferredName": "V. Vardanian",
                "firstName": "V.",
                "lastName": "Vardanian"
            },
            {
                "id": 37284421900,
                "preferredName": "Y. Zorian",
                "firstName": "Y.",
                "lastName": "Zorian"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945227",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945227",
        "articleTitle": "An error control code scheme for multilevel Flash memories",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37267166600,
                "preferredName": "S. Gregori",
                "firstName": "S.",
                "lastName": "Gregori"
            },
            {
                "id": 37266678500,
                "preferredName": "O. Khouri",
                "firstName": "O.",
                "lastName": "Khouri"
            },
            {
                "id": 37266678900,
                "preferredName": "R. Micheloni",
                "firstName": "R.",
                "lastName": "Micheloni"
            },
            {
                "id": 37272734100,
                "preferredName": "G. Torelli",
                "firstName": "G.",
                "lastName": "Torelli"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945236",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945236",
        "articleTitle": "Low output resistance charge pump for flash memory programming",
        "volume": null,
        "issue": null,
        "startPage": "99",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088002871,
                "preferredName": "S. Khouri",
                "firstName": "S.",
                "lastName": "Khouri"
            },
            {
                "id": 37267166600,
                "preferredName": "S. Gregori",
                "firstName": "S.",
                "lastName": "Gregori"
            },
            {
                "id": 37266678900,
                "preferredName": "R. Micheloni",
                "firstName": "R.",
                "lastName": "Micheloni"
            },
            {
                "id": 37088003496,
                "preferredName": "D. Soltesz",
                "firstName": "D.",
                "lastName": "Soltesz"
            },
            {
                "id": 37272734100,
                "preferredName": "G. Torelli",
                "firstName": "G.",
                "lastName": "Torelli"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945229",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945229",
        "articleTitle": "Transient faults in DRAMs: concept, analysis and impact on tests",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 38278163800,
                "preferredName": "Z. Al-Ars",
                "firstName": "Z.",
                "lastName": "Al-Ars"
            },
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945224",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945224",
        "articleTitle": "A P1500 compliant programmable BistShell for embedded memories",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "27",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37330712200,
                "preferredName": "S. Koranne",
                "firstName": "S.",
                "lastName": "Koranne"
            },
            {
                "id": 37369278100,
                "preferredName": "C. Wouters",
                "firstName": "C.",
                "lastName": "Wouters"
            },
            {
                "id": 37282135700,
                "preferredName": "T. Waayers",
                "firstName": "T.",
                "lastName": "Waayers"
            },
            {
                "id": 37088096210,
                "preferredName": "S. Kumar",
                "firstName": "S.",
                "lastName": "Kumar"
            },
            {
                "id": 37737167700,
                "preferredName": "R. Beurze",
                "firstName": "R.",
                "lastName": "Beurze"
            },
            {
                "id": 37372193100,
                "preferredName": "G.S. Visweswaran",
                "firstName": "G.S.",
                "lastName": "Visweswaran"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945226",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945226",
        "articleTitle": "A method to calculate redundancy coverage for FLASH memories",
        "volume": null,
        "issue": null,
        "startPage": "41",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088092041,
                "preferredName": "S. Matarress",
                "firstName": "S.",
                "lastName": "Matarress"
            },
            {
                "id": 37089052552,
                "preferredName": "L. Fasoli",
                "firstName": "L.",
                "lastName": "Fasoli"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945223",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945223",
        "articleTitle": "Design of an embedded fully-depleted SOI SRAM",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37427078800,
                "preferredName": "R.J. Sung",
                "firstName": "R.J.",
                "lastName": "Sung"
            },
            {
                "id": 37424177100,
                "preferredName": "J.C. Koob",
                "firstName": "J.C.",
                "lastName": "Koob"
            },
            {
                "id": 37272755000,
                "preferredName": "T.L. Brandon",
                "firstName": "T.L.",
                "lastName": "Brandon"
            },
            {
                "id": 37300018200,
                "preferredName": "D.G. Elliott",
                "firstName": "D.G.",
                "lastName": "Elliott"
            },
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945221",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945221",
        "articleTitle": "A DRAM compiler for fully optimized memory instances",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088004747,
                "preferredName": "G. Harling",
                "firstName": "G.",
                "lastName": "Harling"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945225",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945225",
        "articleTitle": "BIST-based bitfail mapping of an embedded DRAM",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "33",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088002097,
                "preferredName": "B.R. Kessler",
                "firstName": "B.R.",
                "lastName": "Kessler"
            },
            {
                "id": 37270390200,
                "preferredName": "J. Dreibelbis",
                "firstName": "J.",
                "lastName": "Dreibelbis"
            },
            {
                "id": 37088005180,
                "preferredName": "T. McMahon",
                "firstName": "T.",
                "lastName": "McMahon"
            },
            {
                "id": 37088005267,
                "preferredName": "J.S. McCloy",
                "firstName": "J.S.",
                "lastName": "McCloy"
            },
            {
                "id": 37370253300,
                "preferredName": "R. Kho",
                "firstName": "R.",
                "lastName": "Kho"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945235",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945235",
        "articleTitle": "Testing carry logic modules of SRAM-based FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "98",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087163931,
                "preferredName": "Xiaoling Sun",
                "firstName": null,
                "lastName": "Xiaoling Sun"
            },
            {
                "id": 37087185354,
                "preferredName": "Jian Xu",
                "firstName": null,
                "lastName": "Jian Xu"
            },
            {
                "id": 37331508300,
                "preferredName": "P. Trouborst",
                "firstName": "P.",
                "lastName": "Trouborst"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945222",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945222",
        "articleTitle": "Orthogonal transpose-RAM cell array architecture with alternate bit-line to bit-line contact scheme",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37087462034,
                "preferredName": "Kyung-Saeng Kim",
                "firstName": null,
                "lastName": "Kyung-Saeng Kim"
            },
            {
                "id": 37087512253,
                "preferredName": "Kwang Myoung Rho",
                "firstName": null,
                "lastName": "Kwang Myoung Rho"
            },
            {
                "id": 37087156619,
                "preferredName": "Kwyro Lee",
                "firstName": null,
                "lastName": "Kwyro Lee"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945234",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945234",
        "articleTitle": "Equivalence checking a 256 MB SDRAM",
        "volume": null,
        "issue": null,
        "startPage": "85",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37088001109,
                "preferredName": "S. Napper",
                "firstName": "S.",
                "lastName": "Napper"
            },
            {
                "id": 37087543967,
                "preferredName": "Dian Yang",
                "firstName": null,
                "lastName": "Dian Yang"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945233",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945233",
        "articleTitle": "A parallel approach for testing multi-port static random access memories",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37323173000,
                "preferredName": "F. Karimi",
                "firstName": "F.",
                "lastName": "Karimi"
            },
            {
                "id": 37442875300,
                "preferredName": "S. Irrinki",
                "firstName": "S.",
                "lastName": "Irrinki"
            },
            {
                "id": 37088067011,
                "preferredName": "T. Crosbuy",
                "firstName": "T.",
                "lastName": "Crosbuy"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945230",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945230",
        "articleTitle": "Realistic fault models and test procedure for multi-port SRAMs",
        "volume": null,
        "issue": null,
        "startPage": "65",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": [
            {
                "id": 37273368500,
                "preferredName": "S. Hamdioui",
                "firstName": "S.",
                "lastName": "Hamdioui"
            },
            {
                "id": 37273366000,
                "preferredName": "A.J. van de Goor",
                "firstName": "A.J.",
                "lastName": "van de Goor"
            },
            {
                "id": 37389262100,
                "preferredName": "D. Eastwick",
                "firstName": "D.",
                "lastName": "Eastwick"
            },
            {
                "id": 37281808200,
                "preferredName": "M. Rodgers",
                "firstName": "M.",
                "lastName": "Rodgers"
            }
        ]
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945237",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945237",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    },
    {
        "publicationNumber": "7514",
        "doi": "10.1109/MTDT.2001.945220",
        "publicationYear": "2001",
        "publicationDate": "6-7 Aug. 2001",
        "articleNumber": "945220",
        "articleTitle": "2001 IEEE International Workshop on Memory Technology, Design and Testing [front matter]",
        "volume": null,
        "issue": null,
        "startPage": "ii",
        "endPage": "v",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing",
        "authors": []
    }
]