#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 12 15:15:03 2018
# Process ID: 1328
# Log file: C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/vivado.log
# Journal file: C:/Users/fanjunchao/Desktop/数电实验二/LAB_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/fanjunchao/Desktop/LAB_7' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-265] Setting active simulation fileset to 'sim_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 734.551 ; gain = 174.195
add_files -norecurse C:/Users/fanjunchao/Desktop/数电实验二/lab7.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/fanjunchao/Desktop/数电实验二/lab7tb.v
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/Users/fanjunchao/Desktop/数电实验二/lab7ys.xdc
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/数电实验二/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
ERROR: [VRFC 10-529] concurrent assignment to a non-net F1 is not permitted [C:/Users/fanjunchao/Desktop/数电实验二/lab7.v:7]
ERROR: [VRFC 10-529] concurrent assignment to a non-net F2 is not permitted [C:/Users/fanjunchao/Desktop/数电实验二/lab7.v:8]
ERROR: [VRFC 10-529] concurrent assignment to a non-net F3 is not permitted [C:/Users/fanjunchao/Desktop/数电实验二/lab7.v:9]
ERROR: [VRFC 10-1040] module lab7 ignored due to previous errors [C:/Users/fanjunchao/Desktop/数电实验二/lab7.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/数电实验二/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44d94834b7b74c588f7baa9e59d37fdd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_behav xil_defaultlib.lab7 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab7_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/xsim.dir/lab7_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 12 15:18:22 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 12 15:18:22 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 783.488 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab7_behav -key {Behavioral:sim_1:Functional:lab7} -tclbatch {lab7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 783.488 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/lab7_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab7tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab7tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/数电实验二/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/数电实验二/lab7tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 44d94834b7b74c588f7baa9e59d37fdd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7tb_behav xil_defaultlib.lab7tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab7
Compiling module xil_defaultlib.lab7tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab7tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/xsim.dir/lab7tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav/xsim.dir/lab7tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 12 15:19:12 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 12 15:19:12 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 784.305 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fanjunchao/Desktop/数电实验二/LAB_7/LAB_7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab7tb_behav -key {Behavioral:sim_1:Functional:lab7tb} -tclbatch {lab7tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source lab7tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab7tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 787.992 ; gain = 3.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 793.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 793.379 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 12 15:20:13 2018...
