# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 2116
attribute \keep 1
attribute \top 1
attribute \src "rvfi_testbench.sv:15.1-68.10"
module \rvfi_testbench
  wire width 8 $add$rvfi_testbench.sv:36$10_Y
  wire $auto$opt_dff.cc:222:make_patterns_logic$2114
  wire $auto$opt_reduce.cc:134:opt_mux$1961
  wire $auto$opt_reduce.cc:134:opt_mux$1963
  wire $auto$rtlil.cc:2346:Not$2113
  wire $auto$rtlil.cc:3097:Anyseq$1976
  wire $auto$rtlil.cc:3097:Anyseq$1978
  wire $auto$rtlil.cc:3097:Anyseq$1980
  wire $auto$rtlil.cc:3097:Anyseq$1982
  wire $auto$rtlil.cc:3097:Anyseq$1984
  wire $auto$rtlil.cc:3097:Anyseq$1986
  wire $auto$rtlil.cc:3097:Anyseq$1988
  wire $auto$rtlil.cc:3097:Anyseq$1990
  wire $auto$rtlil.cc:3097:Anyseq$1992
  wire $auto$rtlil.cc:3097:Anyseq$1994
  wire width 4 $auto$rtlil.cc:3097:Anyseq$1996
  wire width 3 $auto$rtlil.cc:3097:Anyseq$1998
  wire $auto$rtlil.cc:3097:Anyseq$2000
  wire $auto$rtlil.cc:3097:Anyseq$2002
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2004
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2006
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2008
  wire $auto$rtlil.cc:3097:Anyseq$2010
  wire $auto$rtlil.cc:3097:Anyseq$2012
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2014
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2016
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2018
  wire $auto$rtlil.cc:3097:Anyseq$2020
  wire $auto$rtlil.cc:3097:Anyseq$2022
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2024
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2026
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2028
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2030
  wire $auto$rtlil.cc:3097:Anyseq$2032
  wire $auto$rtlil.cc:3097:Anyseq$2034
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2036
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2038
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2040
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2042
  wire $auto$rtlil.cc:3097:Anyseq$2044
  wire $auto$rtlil.cc:3097:Anyseq$2046
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2048
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2050
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2052
  wire $auto$rtlil.cc:3097:Anyseq$2054
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2056
  wire width 5 $auto$rtlil.cc:3097:Anyseq$2058
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2060
  wire width 5 $auto$rtlil.cc:3097:Anyseq$2062
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2064
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2066
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2068
  wire width 32 $auto$rtlil.cc:3097:Anyseq$2070
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2072
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2074
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2076
  wire $auto$rtlil.cc:3097:Anyseq$2078
  wire $auto$rtlil.cc:3097:Anyseq$2080
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2082
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2084
  wire $auto$rtlil.cc:3097:Anyseq$2086
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2088
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2090
  wire $auto$rtlil.cc:3097:Anyseq$2092
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2094
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2096
  wire $auto$rtlil.cc:3097:Anyseq$2098
  wire width 4 $auto$rtlil.cc:3097:Anyseq$2100
  wire width 2 $auto$rtlil.cc:3097:Anyseq$2102
  wire $auto$rtlil.cc:3097:Anyseq$2104
  wire width 3 $auto$rtlil.cc:3097:Anyseq$2106
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$1969
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.37-248.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$1970
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.37-255.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $auto$wreduce.cc:454:run$1971
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.42-588.128|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$1972
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:606.38-606.101|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $auto$wreduce.cc:454:run$1973
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  wire width 32 $auto$wreduce.cc:454:run$1974
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  wire $eq$rvfi_testbench.sv:29$4_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  wire $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_CHECK[0:0]$37
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  wire $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  wire $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:36$30_CHECK[0:0]$39
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  wire $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:37$31_CHECK[0:0]$41
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  wire $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:38$32_CHECK[0:0]$43
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  wire $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:39$33_CHECK[0:0]$45
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:38.13-38.53"
  wire $flatten\checker_inst.$eq$rvfi_causal_check.sv:38$48_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:39.12-39.48"
  wire $flatten\checker_inst.$eq$rvfi_causal_check.sv:39$49_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:44.9-44.60"
  wire $flatten\checker_inst.$eq$rvfi_causal_check.sv:44$53_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:45.8-45.59"
  wire $flatten\checker_inst.$eq$rvfi_causal_check.sv:45$54_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:43.37-43.82"
  wire $flatten\checker_inst.$gt$rvfi_causal_check.sv:43$51_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:43.10-43.82"
  wire $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$52_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:43.10-45.60"
  wire $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$56_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:40.12-40.29"
  wire $flatten\checker_inst.$logic_not$rvfi_causal_check.sv:40$50_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:44.9-45.59"
  wire $flatten\checker_inst.$logic_or$rvfi_causal_check.sv:44$55_Y
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:36.12-36.31"
  wire $flatten\checker_inst.$ne$rvfi_causal_check.sv:36$47_Y
  wire $flatten\checker_inst.$procmux$1877_Y
  wire $flatten\checker_inst.$procmux$1883_Y
  wire $flatten\checker_inst.$procmux$1895_Y
  wire $flatten\checker_inst.$procmux$1907_Y
  wire $flatten\checker_inst.$procmux$1919_Y
  wire $flatten\checker_inst.$procmux$1931_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_ADDR[4:0]$99
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_DATA[31:0]$100
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_ADDR[4:0]$102
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_DATA[31:0]$103
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183.5-188.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$10\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\pc_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$10\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$2\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$3\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$3\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$4\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$4\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$5\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$5\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$6\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$7\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$8\rd_data_sel[1:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 $flatten\wrapper.\uut.$9\imm_sel[2:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.51-129.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$90_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.45-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 33 signed $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$123_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.36-290.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$136_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$159_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$161_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$162_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$163_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.37-168.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$96_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192.23-192.45|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$116_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193.23-193.45|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$119_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236.39-236.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$128_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$141_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.53-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$142_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.73-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$144_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$150_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$153_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$175_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.59-537.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$186_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.99-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$190_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.59-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$156_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$166_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.29-110.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$84_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$143_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$187_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$189_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$191_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$193_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$195_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$203_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$209_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$226_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$228_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187.33-187.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$114_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192.57-192.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$117_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193.57-193.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$120_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.45-419.62|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.53-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$151_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.77-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$155_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.53-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$165_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.73-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$167_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$201_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$207_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$158_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593.45-593.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$206_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.36-283.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$135_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.94-493.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$170_Y
  wire $flatten\wrapper.\uut.$procmux$1003_CMP
  wire $flatten\wrapper.\uut.$procmux$1125_CMP
  wire $flatten\wrapper.\uut.$procmux$1465_CMP
  wire $flatten\wrapper.\uut.$procmux$1618_CMP
  wire $flatten\wrapper.\uut.$procmux$1619_CMP
  wire $flatten\wrapper.\uut.$procmux$1620_CMP
  wire $flatten\wrapper.\uut.$procmux$1621_CMP
  wire $flatten\wrapper.\uut.$procmux$1622_CMP
  wire $flatten\wrapper.\uut.$procmux$1623_CMP
  wire $flatten\wrapper.\uut.$procmux$1741_CMP
  wire $flatten\wrapper.\uut.$procmux$1742_CMP
  wire $flatten\wrapper.\uut.$procmux$1743_CMP
  wire $flatten\wrapper.\uut.$procmux$1744_CMP
  wire $flatten\wrapper.\uut.$procmux$1747_CMP
  wire $flatten\wrapper.\uut.$procmux$1754_CMP
  wire $flatten\wrapper.\uut.$procmux$1755_CMP
  wire $flatten\wrapper.\uut.$procmux$1756_CMP
  wire $flatten\wrapper.\uut.$procmux$1757_CMP
  wire $flatten\wrapper.\uut.$procmux$1758_CMP
  wire $flatten\wrapper.\uut.$procmux$1759_CMP
  wire $flatten\wrapper.\uut.$procmux$1771_CMP
  wire $flatten\wrapper.\uut.$procmux$1774_CMP
  wire $flatten\wrapper.\uut.$procmux$1775_CMP
  wire $flatten\wrapper.\uut.$procmux$1776_CMP
  wire $flatten\wrapper.\uut.$procmux$1777_CMP
  wire $flatten\wrapper.\uut.$procmux$1778_CMP
  wire $flatten\wrapper.\uut.$procmux$1779_CMP
  wire $flatten\wrapper.\uut.$procmux$1780_CMP
  wire $flatten\wrapper.\uut.$procmux$1781_CMP
  wire $flatten\wrapper.\uut.$procmux$1782_CMP
  wire $flatten\wrapper.\uut.$procmux$1825_CMP
  wire $flatten\wrapper.\uut.$procmux$1826_CMP
  wire $flatten\wrapper.\uut.$procmux$1827_CMP
  wire $flatten\wrapper.\uut.$procmux$1828_CMP
  wire $flatten\wrapper.\uut.$procmux$1831_CMP
  wire $flatten\wrapper.\uut.$procmux$1834_CMP
  wire $flatten\wrapper.\uut.$procmux$1836_CMP
  wire $flatten\wrapper.\uut.$procmux$1837_CMP
  wire $flatten\wrapper.\uut.$procmux$1838_CMP
  wire $flatten\wrapper.\uut.$procmux$1839_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.36-241.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$129_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.36-268.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$133_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275.36-275.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$134_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.36-234.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 signed $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$127_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.36-168.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$97_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185.33-185.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$113_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.38-228.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$126_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.44-419.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$147_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428.51-428.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$149_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.41-493.123|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$172_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.51-594.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$210_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613.47-613.108|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$222_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.44-635.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$229_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640.42-640.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$235_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647.51-647.120|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$241_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.30-110.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$82_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.87-110.106|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$85_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.40-228.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$124_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.80-228.103|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$125_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262.36-262.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$132_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.108-588.126|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$204_Y
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  wire $initstate$3_wire
  attribute \hdlname "checker_inst check"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:16.22-16.27"
  wire \checker_inst.check
  attribute \hdlname "checker_inst clock"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:16.8-16.13"
  wire \checker_inst.clock
  attribute \hdlname "checker_inst found_non_causal"
  attribute \init 1'0
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:21.6-21.22"
  wire \checker_inst.found_non_causal
  attribute \hdlname "checker_inst insn_order"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:19.24-19.34"
  wire width 64 \checker_inst.insn_order
  attribute \hdlname "checker_inst register_index"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:20.23-20.37"
  wire width 5 \checker_inst.register_index
  attribute \hdlname "checker_inst reset"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:16.15-16.20"
  wire \checker_inst.reset
  attribute \hdlname "checker_inst rvfi_halt"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.264-17.273"
  wire \checker_inst.rvfi_halt
  attribute \hdlname "checker_inst rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.146-17.155"
  wire width 32 \checker_inst.rvfi_insn
  attribute \hdlname "checker_inst rvfi_intr"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.323-17.332"
  wire \checker_inst.rvfi_intr
  attribute \hdlname "checker_inst rvfi_ixl"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.441-17.449"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \hdlname "checker_inst rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.876-17.889"
  wire width 32 \checker_inst.rvfi_mem_addr
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.1005-17.1019"
  wire width 32 \checker_inst.rvfi_mem_rdata
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.919-17.933"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \checker_inst.rvfi_mem_rmask
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.1048-17.1062"
  wire width 32 \checker_inst.rvfi_mem_wdata
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.962-17.976"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \checker_inst.rvfi_mem_wmask
  attribute \hdlname "checker_inst rvfi_mode"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.382-17.391"
  wire width 2 \checker_inst.rvfi_mode
  attribute \hdlname "checker_inst rvfi_order"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.103-17.113"
  wire width 64 \checker_inst.rvfi_order
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.790-17.803"
  wire width 32 \checker_inst.rvfi_pc_rdata
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.833-17.846"
  wire width 32 \checker_inst.rvfi_pc_wdata
  attribute \hdlname "checker_inst rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.704-17.716"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.747-17.760"
  wire width 32 \checker_inst.rvfi_rd_wdata
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.500-17.513"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.602-17.616"
  wire width 32 \checker_inst.rvfi_rs1_rdata
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.559-17.572"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.645-17.659"
  wire width 32 \checker_inst.rvfi_rs2_rdata
  attribute \hdlname "checker_inst rvfi_trap"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.205-17.214"
  attribute \unused_bits "0"
  wire \checker_inst.rvfi_trap
  attribute \hdlname "checker_inst rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:17.44-17.54"
  wire \checker_inst.rvfi_valid
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_testbench.sv:33.13-33.18"
  wire width 8 \cycle
  attribute \init 8'00000000
  attribute \src "rvfi_testbench.sv:32.12-32.21"
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.314-26.323"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.176-26.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.383-26.392"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.521-26.529"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1046-26.1059"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1205-26.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1099-26.1113"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1258-26.1272"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1152-26.1166"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.452-26.461"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.123-26.133"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.940-26.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.993-26.1006"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.834-26.846"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.887-26.900"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.590-26.603"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.712-26.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.659-26.672"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.765-26.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.245-26.254"
  attribute \unused_bits "0"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.54-26.64"
  wire \rvfi_valid
  attribute \hdlname "wrapper addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:11.25-11.29"
  wire width 32 \wrapper.addr
  attribute \hdlname "wrapper clock"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:2.16-2.21"
  wire \wrapper.clock
  attribute \hdlname "wrapper instr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:8.29-8.34"
  wire width 32 \wrapper.instr
  attribute \hdlname "wrapper pc"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.25-7.27"
  wire width 32 \wrapper.pc
  attribute \hdlname "wrapper rd_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:13.31-13.38"
  wire width 32 \wrapper.rd_data
  attribute \hdlname "wrapper reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:3.16-3.21"
  wire \wrapper.reset
  attribute \hdlname "wrapper rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.269-4.278"
  wire \wrapper.rvfi_halt
  attribute \hdlname "wrapper rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.149-4.158"
  wire width 32 \wrapper.rvfi_insn
  attribute \hdlname "wrapper rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.329-4.338"
  wire \wrapper.rvfi_intr
  attribute \hdlname "wrapper rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.449-4.457"
  wire width 2 \wrapper.rvfi_ixl
  attribute \hdlname "wrapper rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.893-4.906"
  wire width 32 \wrapper.rvfi_mem_addr
  attribute \hdlname "wrapper rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1025-4.1039"
  wire width 32 \wrapper.rvfi_mem_rdata
  attribute \hdlname "wrapper rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.937-4.951"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.rvfi_mem_rmask
  attribute \hdlname "wrapper rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.1069-4.1083"
  wire width 32 \wrapper.rvfi_mem_wdata
  attribute \hdlname "wrapper rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.981-4.995"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.rvfi_mem_wmask
  attribute \hdlname "wrapper rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.389-4.398"
  wire width 2 \wrapper.rvfi_mode
  attribute \hdlname "wrapper rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.105-4.115"
  wire width 64 \wrapper.rvfi_order
  attribute \hdlname "wrapper rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.805-4.818"
  wire width 32 \wrapper.rvfi_pc_rdata
  attribute \hdlname "wrapper rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.849-4.862"
  wire width 32 \wrapper.rvfi_pc_wdata
  attribute \hdlname "wrapper rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.717-4.729"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \hdlname "wrapper rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.761-4.774"
  wire width 32 \wrapper.rvfi_rd_wdata
  attribute \hdlname "wrapper rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.509-4.522"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.613-4.627"
  wire width 32 \wrapper.rvfi_rs1_rdata
  attribute \hdlname "wrapper rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.569-4.582"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.657-4.671"
  wire width 32 \wrapper.rvfi_rs2_rdata
  attribute \hdlname "wrapper rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.209-4.218"
  attribute \unused_bits "0"
  wire \wrapper.rvfi_trap
  attribute \hdlname "wrapper rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.45-4.55"
  wire \wrapper.rvfi_valid
  attribute \hdlname "wrapper uut addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:9.25-9.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.addr
  attribute \hdlname "wrapper uut alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:45.17-45.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 4 \wrapper.uut.alu_ctrl
  attribute \hdlname "wrapper uut alu_in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:98.18-98.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_1
  attribute \hdlname "wrapper uut alu_in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:98.28-98.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.alu_in_2
  attribute \hdlname "wrapper uut b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36.11-36.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.b_flag
  attribute \hdlname "wrapper uut carry"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:215.11-215.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.carry
  attribute \hdlname "wrapper uut clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:3.25-3.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.clk
  attribute \hdlname "wrapper uut ctrl_instr_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:389.24-389.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "0"
  wire \wrapper.uut.ctrl_instr_trap
  attribute \hdlname "wrapper uut dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94.18-94.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.dst_data
  attribute \hdlname "wrapper uut funct3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:387.17-387.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.funct3
  attribute \hdlname "wrapper uut funct7"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:388.17-388.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.funct7
  attribute \hdlname "wrapper uut imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95.18-95.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.imm_ext
  attribute \hdlname "wrapper uut imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:43.17-43.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.imm_sel
  attribute \hdlname "wrapper uut instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:5.25-5.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.instr
  attribute \hdlname "wrapper uut instr_index"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:92.18-92.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.instr_index
  attribute \hdlname "wrapper uut ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:44.17-44.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 3 \wrapper.uut.ld_ctrl
  attribute \hdlname "wrapper uut o_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:35.11-35.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.o_flag
  attribute \hdlname "wrapper uut opcode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:47.17-47.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 7 \wrapper.uut.opcode
  attribute \hdlname "wrapper uut pc"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:8.25-8.27|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc
  attribute \hdlname "wrapper uut pc_next"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:96.18-96.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_next
  attribute \hdlname "wrapper uut pc_plus_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:96.27-96.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.pc_plus_4
  attribute \hdlname "wrapper uut pc_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:40.17-40.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.pc_sel
  attribute \hdlname "wrapper uut rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:6.25-6.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data
  attribute \hdlname "wrapper uut rd_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95.27-95.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rd_data_ext
  attribute \hdlname "wrapper uut rd_data_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:41.17-41.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rd_data_sel
  attribute \hdlname "wrapper uut reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:4.25-4.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.reset
  attribute \hdlname "wrapper uut rf_dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:93.17-93.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_dst_addr
  attribute \hdlname "wrapper uut rf_dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:94.28-94.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rf_dst_data
  attribute \hdlname "wrapper uut rf_src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:93.30-93.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_1
  attribute \hdlname "wrapper uut rf_src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:93.45-93.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rf_src_addr_2
  attribute \hdlname "wrapper uut rf_wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:37.11-37.19|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rf_wr_en
  attribute \hdlname "wrapper uut rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.272-11.281|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_halt
  attribute \hdlname "wrapper uut rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.152-11.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_insn
  attribute \hdlname "wrapper uut rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.332-11.341|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_intr
  attribute \hdlname "wrapper uut rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.452-11.460|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_ixl
  attribute \hdlname "wrapper uut rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.896-11.909|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_addr
  attribute \hdlname "wrapper uut rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.1028-11.1042|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_rdata
  attribute \hdlname "wrapper uut rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.940-11.954|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.rvfi_mem_rmask
  attribute \hdlname "wrapper uut rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.1072-11.1086|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_mem_wdata
  attribute \hdlname "wrapper uut rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.984-11.998|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.rvfi_mem_wmask
  attribute \hdlname "wrapper uut rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.392-11.401|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 2 \wrapper.uut.rvfi_mode
  attribute \hdlname "wrapper uut rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.108-11.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 64 \wrapper.uut.rvfi_order
  attribute \hdlname "wrapper uut rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.808-11.821|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_rdata
  attribute \hdlname "wrapper uut rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.852-11.865|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_pc_wdata
  attribute \hdlname "wrapper uut rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.720-11.732|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rd_addr
  attribute \hdlname "wrapper uut rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.764-11.777|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rd_wdata
  attribute \hdlname "wrapper uut rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.512-11.525|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs1_addr
  attribute \hdlname "wrapper uut rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.616-11.630|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs1_rdata
  attribute \hdlname "wrapper uut rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.572-11.585|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 5 \wrapper.uut.rvfi_rs2_addr
  attribute \hdlname "wrapper uut rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.660-11.674|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.rvfi_rs2_rdata
  attribute \hdlname "wrapper uut rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.212-11.221|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "0"
  wire \wrapper.uut.rvfi_trap
  attribute \hdlname "wrapper uut rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:11.48-11.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.rvfi_valid
  attribute \hdlname "wrapper uut src_1_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:38.11-38.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_1_sel
  attribute \hdlname "wrapper uut src_2_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:39.11-39.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.src_2_sel
  attribute \hdlname "wrapper uut src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:97.18-97.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_1
  attribute \hdlname "wrapper uut src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:97.30-97.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.src_data_2
  attribute \hdlname "wrapper uut target"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:96.38-96.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.target
  attribute \hdlname "wrapper uut target_carry"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:107.11-107.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.target_carry
  attribute \hdlname "wrapper uut target_o_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:91.11-91.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire \wrapper.uut.target_o_flag
  attribute \hdlname "wrapper uut wr_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:10.25-10.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  wire width 32 \wrapper.uut.wr_data
  attribute \hdlname "wrapper uut wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:7.25-7.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.wr_en
  attribute \hdlname "wrapper wr_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:12.25-12.32"
  wire width 32 \wrapper.wr_data
  attribute \hdlname "wrapper wr_en"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:10.24-10.29"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.wr_en
  attribute \src "rvfi_testbench.sv:36.28-36.58"
  cell $add $add$rvfi_testbench.sv:36$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_reg
    connect \B $auto$wreduce.cc:454:run$1974 [0]
    connect \Y $add$rvfi_testbench.sv:36$10_Y
  end
  attribute \src "rvfi_testbench.sv:26.1273-29.39"
  cell $assume $assume$rvfi_testbench.sv:26$5
    connect \A $eq$rvfi_testbench.sv:29$4_Y
    connect \EN 1'1
  end
  attribute \src "rvfi_testbench.sv:35.2-37.5"
  cell $sdff $auto$ff.cc:262:slice$2107
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000001
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $add$rvfi_testbench.sv:36$10_Y
    connect \Q \cycle_reg
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.5-133.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$2108
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clock
    connect \D $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$90_Y
    connect \Q \wrapper.uut.instr_index
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.5-133.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sdff $auto$ff.cc:262:slice$2109
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \wrapper.uut.pc_next
    connect \Q \wrapper.uut.pc
    connect \SRST \reset
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:24.2-51.5"
  cell $sdffe $auto$ff.cc:262:slice$2111
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$2114
    connect \Q \checker_inst.found_non_causal
    connect \SRST \checker_inst.reset
  end
  cell $not $auto$opt_dff.cc:213:make_patterns_logic$2112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.check
    connect \Y $auto$rtlil.cc:2346:Not$2113
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$2115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2346:Not$2113 $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$56_Y }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$2114
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$1744_CMP $flatten\wrapper.\uut.$procmux$1741_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1963
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1964
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$1619_CMP $flatten\wrapper.\uut.$procmux$1618_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1961
  end
  cell $anyseq $auto$setundef.cc:501:execute$1975
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1976
  end
  cell $anyseq $auto$setundef.cc:501:execute$1977
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1978
  end
  cell $anyseq $auto$setundef.cc:501:execute$1979
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1980
  end
  cell $anyseq $auto$setundef.cc:501:execute$1981
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1982
  end
  cell $anyseq $auto$setundef.cc:501:execute$1983
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1984
  end
  cell $anyseq $auto$setundef.cc:501:execute$1985
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1986
  end
  cell $anyseq $auto$setundef.cc:501:execute$1987
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1988
  end
  cell $anyseq $auto$setundef.cc:501:execute$1989
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1990
  end
  cell $anyseq $auto$setundef.cc:501:execute$1991
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1992
  end
  cell $anyseq $auto$setundef.cc:501:execute$1993
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$1994
  end
  cell $anyseq $auto$setundef.cc:501:execute$1995
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$1996
  end
  cell $anyseq $auto$setundef.cc:501:execute$1997
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$1998
  end
  cell $anyseq $auto$setundef.cc:501:execute$1999
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2000
  end
  cell $anyseq $auto$setundef.cc:501:execute$2001
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2002
  end
  cell $anyseq $auto$setundef.cc:501:execute$2003
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2004
  end
  cell $anyseq $auto$setundef.cc:501:execute$2005
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2006
  end
  cell $anyseq $auto$setundef.cc:501:execute$2007
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2008
  end
  cell $anyseq $auto$setundef.cc:501:execute$2009
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2010
  end
  cell $anyseq $auto$setundef.cc:501:execute$2011
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2012
  end
  cell $anyseq $auto$setundef.cc:501:execute$2013
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2014
  end
  cell $anyseq $auto$setundef.cc:501:execute$2015
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2016
  end
  cell $anyseq $auto$setundef.cc:501:execute$2017
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2018
  end
  cell $anyseq $auto$setundef.cc:501:execute$2019
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2020
  end
  cell $anyseq $auto$setundef.cc:501:execute$2021
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2022
  end
  cell $anyseq $auto$setundef.cc:501:execute$2023
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2024
  end
  cell $anyseq $auto$setundef.cc:501:execute$2025
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2026
  end
  cell $anyseq $auto$setundef.cc:501:execute$2027
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2028
  end
  cell $anyseq $auto$setundef.cc:501:execute$2029
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2030
  end
  cell $anyseq $auto$setundef.cc:501:execute$2031
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2032
  end
  cell $anyseq $auto$setundef.cc:501:execute$2033
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2034
  end
  cell $anyseq $auto$setundef.cc:501:execute$2035
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2036
  end
  cell $anyseq $auto$setundef.cc:501:execute$2037
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2038
  end
  cell $anyseq $auto$setundef.cc:501:execute$2039
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2040
  end
  cell $anyseq $auto$setundef.cc:501:execute$2041
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2042
  end
  cell $anyseq $auto$setundef.cc:501:execute$2043
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2044
  end
  cell $anyseq $auto$setundef.cc:501:execute$2045
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2046
  end
  cell $anyseq $auto$setundef.cc:501:execute$2047
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2048
  end
  cell $anyseq $auto$setundef.cc:501:execute$2049
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2050
  end
  cell $anyseq $auto$setundef.cc:501:execute$2051
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2052
  end
  cell $anyseq $auto$setundef.cc:501:execute$2053
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2054
  end
  cell $anyseq $auto$setundef.cc:501:execute$2055
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2056
  end
  cell $anyseq $auto$setundef.cc:501:execute$2057
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$2058
  end
  cell $anyseq $auto$setundef.cc:501:execute$2059
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2060
  end
  cell $anyseq $auto$setundef.cc:501:execute$2061
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$2062
  end
  cell $anyseq $auto$setundef.cc:501:execute$2063
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2064
  end
  cell $anyseq $auto$setundef.cc:501:execute$2065
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2066
  end
  cell $anyseq $auto$setundef.cc:501:execute$2067
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2068
  end
  cell $anyseq $auto$setundef.cc:501:execute$2069
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$2070
  end
  cell $anyseq $auto$setundef.cc:501:execute$2071
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2072
  end
  cell $anyseq $auto$setundef.cc:501:execute$2073
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2074
  end
  cell $anyseq $auto$setundef.cc:501:execute$2075
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2076
  end
  cell $anyseq $auto$setundef.cc:501:execute$2077
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2078
  end
  cell $anyseq $auto$setundef.cc:501:execute$2079
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2080
  end
  cell $anyseq $auto$setundef.cc:501:execute$2081
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2082
  end
  cell $anyseq $auto$setundef.cc:501:execute$2083
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2084
  end
  cell $anyseq $auto$setundef.cc:501:execute$2085
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2086
  end
  cell $anyseq $auto$setundef.cc:501:execute$2087
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2088
  end
  cell $anyseq $auto$setundef.cc:501:execute$2089
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2090
  end
  cell $anyseq $auto$setundef.cc:501:execute$2091
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2092
  end
  cell $anyseq $auto$setundef.cc:501:execute$2093
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2094
  end
  cell $anyseq $auto$setundef.cc:501:execute$2095
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2096
  end
  cell $anyseq $auto$setundef.cc:501:execute$2097
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2098
  end
  cell $anyseq $auto$setundef.cc:501:execute$2099
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$2100
  end
  cell $anyseq $auto$setundef.cc:501:execute$2101
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3097:Anyseq$2102
  end
  cell $anyseq $auto$setundef.cc:501:execute$2103
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$2104
  end
  cell $anyseq $auto$setundef.cc:501:execute$2105
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$2106
  end
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  cell $eq $eq$rvfi_testbench.sv:29$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $initstate$3_wire
    connect \Y $eq$rvfi_testbench.sv:29$4_Y
  end
  attribute \src "rvfi_testbench.sv:53.12-53.23"
  cell $eq $eq$rvfi_testbench.sv:53$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 5'11110
    connect \Y \checker_inst.check
  end
  attribute \reg "insn_order"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:0.0-0.0"
  cell $anyconst $flatten\checker_inst.$anyconst$34
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_order
  end
  attribute \reg "register_index"
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:0.0-0.0"
  cell $anyconst $flatten\checker_inst.$anyconst$35
    parameter \WIDTH 5
    connect \Y \checker_inst.register_index
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:39.50-40.30"
  cell $assert $flatten\checker_inst.$assert$rvfi_causal_check.sv:39$61
    connect \A $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:39$33_CHECK[0:0]$45
    connect \EN $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:35.8-36.32"
  cell $assume $flatten\checker_inst.$assume$rvfi_causal_check.sv:35$57
    connect \A $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_CHECK[0:0]$37
    connect \EN $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:36.33-37.26"
  cell $assume $flatten\checker_inst.$assume$rvfi_causal_check.sv:36$58
    connect \A $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:36$30_CHECK[0:0]$39
    connect \EN $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:37.27-38.55"
  cell $assume $flatten\checker_inst.$assume$rvfi_causal_check.sv:37$59
    connect \A $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:37$31_CHECK[0:0]$41
    connect \EN $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:38.56-39.49"
  cell $assume $flatten\checker_inst.$assume$rvfi_causal_check.sv:38$60
    connect \A $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:38$32_CHECK[0:0]$43
    connect \EN $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:38.13-38.53"
  cell $eq $flatten\checker_inst.$eq$rvfi_causal_check.sv:38$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \B \wrapper.uut.instr [11:7]
    connect \Y $flatten\checker_inst.$eq$rvfi_causal_check.sv:38$48_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:39.12-39.48"
  cell $eq $flatten\checker_inst.$eq$rvfi_causal_check.sv:39$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \checker_inst.insn_order
    connect \B \wrapper.uut.instr_index
    connect \Y $flatten\checker_inst.$eq$rvfi_causal_check.sv:39$49_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:44.9-44.60"
  cell $eq $flatten\checker_inst.$eq$rvfi_causal_check.sv:44$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \B \wrapper.uut.instr [19:15]
    connect \Y $flatten\checker_inst.$eq$rvfi_causal_check.sv:44$53_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:45.8-45.59"
  cell $eq $flatten\checker_inst.$eq$rvfi_causal_check.sv:45$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \B \wrapper.uut.instr [24:20]
    connect \Y $flatten\checker_inst.$eq$rvfi_causal_check.sv:45$54_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:43.37-43.82"
  cell $gt $flatten\checker_inst.$gt$rvfi_causal_check.sv:43$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr_index
    connect \B \checker_inst.insn_order
    connect \Y $flatten\checker_inst.$gt$rvfi_causal_check.sv:43$51_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:43.10-43.82"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rvfi_valid
    connect \B $flatten\checker_inst.$gt$rvfi_causal_check.sv:43$51_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$52_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:43.10-45.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$52_Y
    connect \B $flatten\checker_inst.$logic_or$rvfi_causal_check.sv:44$55_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_causal_check.sv:43$56_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:40.12-40.29"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_causal_check.sv:40$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.found_non_causal
    connect \Y $flatten\checker_inst.$logic_not$rvfi_causal_check.sv:40$50_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:44.9-45.59"
  cell $logic_or $flatten\checker_inst.$logic_or$rvfi_causal_check.sv:44$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$eq$rvfi_causal_check.sv:44$53_Y
    connect \B $flatten\checker_inst.$eq$rvfi_causal_check.sv:45$54_Y
    connect \Y $flatten\checker_inst.$logic_or$rvfi_causal_check.sv:44$55_Y
  end
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:36.12-36.31"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_causal_check.sv:36$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \Y $flatten\checker_inst.$ne$rvfi_causal_check.sv:36$47_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:28.4-49.7|rvfi_causal_check.sv:28.8-28.13"
  cell $mux $flatten\checker_inst.$procmux$1883
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$1976
    connect \B $flatten\checker_inst.$ne$rvfi_causal_check.sv:36$47_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$1883_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:25.3-50.6|rvfi_causal_check.sv:25.7-25.12"
  cell $mux $flatten\checker_inst.$procmux$1886
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1883_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$1978
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_CHECK[0:0]$37
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:28.4-49.7|rvfi_causal_check.sv:28.8-28.13"
  cell $mux $flatten\checker_inst.$procmux$1889
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$1877_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:25.3-50.6|rvfi_causal_check.sv:25.7-25.12"
  cell $mux $flatten\checker_inst.$procmux$1892
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1877_Y
    connect \B 1'0
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:35$29_EN[0:0]$38
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:28.4-49.7|rvfi_causal_check.sv:28.8-28.13"
  cell $mux $flatten\checker_inst.$procmux$1895
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$1980
    connect \B \checker_inst.rvfi_valid
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$1895_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:25.3-50.6|rvfi_causal_check.sv:25.7-25.12"
  cell $mux $flatten\checker_inst.$procmux$1898
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1895_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$1982
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:36$30_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:28.4-49.7|rvfi_causal_check.sv:28.8-28.13"
  cell $mux $flatten\checker_inst.$procmux$1907
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$1984
    connect \B $flatten\checker_inst.$eq$rvfi_causal_check.sv:38$48_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$1907_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:25.3-50.6|rvfi_causal_check.sv:25.7-25.12"
  cell $mux $flatten\checker_inst.$procmux$1910
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1907_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$1986
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:37$31_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:28.4-49.7|rvfi_causal_check.sv:28.8-28.13"
  cell $mux $flatten\checker_inst.$procmux$1919
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$1988
    connect \B $flatten\checker_inst.$eq$rvfi_causal_check.sv:39$49_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$1919_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:25.3-50.6|rvfi_causal_check.sv:25.7-25.12"
  cell $mux $flatten\checker_inst.$procmux$1922
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1919_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$1990
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:38$32_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:28.4-49.7|rvfi_causal_check.sv:28.8-28.13"
  cell $mux $flatten\checker_inst.$procmux$1931
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$1992
    connect \B $flatten\checker_inst.$logic_not$rvfi_causal_check.sv:40$50_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$1931_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.20-57.3|rvfi_causal_check.sv:25.3-50.6|rvfi_causal_check.sv:25.7-25.12"
  cell $mux $flatten\checker_inst.$procmux$1934
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$1931_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$1994
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_causal_check.sv:39$33_CHECK[0:0]$45
  end
  attribute \reg "instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$73
    parameter \WIDTH 32
    connect \Y \wrapper.uut.instr
  end
  attribute \reg "rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$74
    parameter \WIDTH 32
    connect \Y \wrapper.uut.rd_data
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:104.24-104.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:104$80
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc
    connect \B 4'0100
    connect \Y \wrapper.uut.pc_plus_4
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109.37-109.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:109$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \wrapper.uut.pc
    connect \B \wrapper.uut.imm_ext
    connect \Y { \wrapper.uut.target_carry \wrapper.uut.target }
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.51-129.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \wrapper.uut.instr_index
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$90_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.45-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$123
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$123_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.36-290.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$136_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$158_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$159_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$158_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$161_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$161_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$162_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472.46-472.92|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$162_Y
    connect \B \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$163_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.37-168.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [11:7]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$96_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192.23-192.45|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [19:15]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$116_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193.23-193.45|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [24:20]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$119_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236.39-236.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$127_Y
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$128_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$141_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.53-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$142_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.73-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$144_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$150_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$153_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$175_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.59-537.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$186_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.99-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$190_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$150_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$151_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.59-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$151_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$155_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$156_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$153_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$156_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$165_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$166_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$166_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$167_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$175_Y
    connect \B $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$156_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_and $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$195_Y
    connect \B $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$151_Y
    connect \Y $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.29-110.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$82_Y
    connect \B \wrapper.uut.target_carry
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$84_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$141_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$142_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$143_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$143_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$144_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$150_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$186_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$187_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$187_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$141_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$189_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$189_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$190_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$191_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$191_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$142_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$193_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.39-537.155|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$193_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$144_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$195_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$186_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$141_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$201_Y
    connect \B \wrapper.uut.target_o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$203_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$207_Y
    connect \B \wrapper.uut.target_o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$209_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146_Y
    connect \B \wrapper.uut.o_flag
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$226_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.45-635.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$226_Y
    connect \B \wrapper.uut.carry
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$228_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.37-248.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248$130
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$1970 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.37-255.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $lt $flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $auto$wreduce.cc:454:run$1971 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.45-419.62|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.addr [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.53-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$151_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.77-448.97|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [31:25]
    connect \B 6'100000
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$155_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.53-478.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$165_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.73-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $ne $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$167_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.43-588.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.target [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$201_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.52-594.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$207_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470.51-470.61|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$158_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:56.25-56.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:56$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \checker_inst.rvfi_valid
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593.45-593.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$206_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283.36-283.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$135_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.94-493.115|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$170_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1000
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$1996
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
    connect \Y $flatten\wrapper.\uut.$5\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'100011
    connect \Y $flatten\wrapper.\uut.$procmux$1003_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1024
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $auto$rtlil.cc:3097:Anyseq$1998
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
    connect \Y $flatten\wrapper.\uut.$5\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1071
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
    connect \Y $flatten\wrapper.\uut.$5\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1083
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2002
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
    connect \Y $flatten\wrapper.\uut.$5\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1106
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$172_Y
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
    connect \Y $flatten\wrapper.\uut.$5\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1119
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1125_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$1125_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1151
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:472$163_Y \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2004
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1181
    parameter \WIDTH 3
    connect \A { 2'00 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:470$159_Y }
    connect \B $auto$rtlil.cc:3097:Anyseq$2006
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1211
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$rtlil.cc:3097:Anyseq$2008
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1242
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2010
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1258
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2012
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.38-448.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448.34-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1274
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1305
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1331
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$4\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2014
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1357
    parameter \WIDTH 3
    connect \A $flatten\wrapper.\uut.$4\imm_sel[2:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2016
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1383
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$4\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2018
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1409
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_2_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2020
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1422
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2022
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.33-434.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434.29-473.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1435
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$4\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:434$152_Y
    connect \Y $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1462
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$149_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1465_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$1465_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1490
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$2024
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1504
    parameter \WIDTH 3
    connect \A \wrapper.uut.instr [14:12]
    connect \B $auto$rtlil.cc:3097:Anyseq$2026
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1518
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$2028
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1544
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $auto$rtlil.cc:3097:Anyseq$2030
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1571
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2032
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1585
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2034
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.33-402.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402.29-429.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1599
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$147_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:402$145_Y
    connect \Y $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1617
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$222_Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1003_CMP $flatten\wrapper.\uut.$procmux$1623_CMP $flatten\wrapper.\uut.$procmux$1622_CMP $flatten\wrapper.\uut.$procmux$1621_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $auto$opt_reduce.cc:134:opt_mux$1961 }
    connect \Y \checker_inst.rvfi_trap
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1618_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 5'10111
    connect \Y $flatten\wrapper.\uut.$procmux$1618_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110111
    connect \Y $flatten\wrapper.\uut.$procmux$1619_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100111
    connect \Y $flatten\wrapper.\uut.$procmux$1620_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1101111
    connect \Y $flatten\wrapper.\uut.$procmux$1621_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1622_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 7'1100011
    connect \Y $flatten\wrapper.\uut.$procmux$1622_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1623_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode
    connect \B 6'110011
    connect \Y $flatten\wrapper.\uut.$procmux$1623_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1639
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$2036
    connect \B { $flatten\wrapper.\uut.$2\alu_ctrl[3:0] $flatten\wrapper.\uut.$3\alu_ctrl[3:0] $flatten\wrapper.\uut.$5\alu_ctrl[3:0] $flatten\wrapper.\uut.$6\alu_ctrl[3:0] $flatten\wrapper.\uut.$9\alu_ctrl[3:0] $flatten\wrapper.\uut.$10\alu_ctrl[3:0] 4'0000 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1003_CMP $flatten\wrapper.\uut.$procmux$1623_CMP $flatten\wrapper.\uut.$procmux$1622_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $flatten\wrapper.\uut.$procmux$1618_CMP }
    connect \Y \wrapper.uut.alu_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1650
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$2038
    connect \B $flatten\wrapper.\uut.$2\ld_ctrl[2:0]
    connect \S $flatten\wrapper.\uut.$procmux$1465_CMP
    connect \Y \wrapper.uut.ld_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1658
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$2040
    connect \B { $flatten\wrapper.\uut.$2\imm_sel[2:0] $flatten\wrapper.\uut.$3\imm_sel[2:0] $flatten\wrapper.\uut.$5\imm_sel[2:0] $flatten\wrapper.\uut.$9\imm_sel[2:0] 3'100 $flatten\wrapper.\uut.$10\imm_sel[2:0] 3'101 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1003_CMP $flatten\wrapper.\uut.$procmux$1622_CMP $flatten\wrapper.\uut.$procmux$1621_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $auto$opt_reduce.cc:134:opt_mux$1961 }
    connect \Y \wrapper.uut.imm_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1679
    parameter \S_WIDTH 7
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3097:Anyseq$2042
    connect \B { $flatten\wrapper.\uut.$2\rd_data_sel[1:0] $flatten\wrapper.\uut.$3\rd_data_sel[1:0] $flatten\wrapper.\uut.$6\rd_data_sel[1:0] 2'10 $flatten\wrapper.\uut.$10\rd_data_sel[1:0] 4'1100 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1623_CMP $flatten\wrapper.\uut.$procmux$1621_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $flatten\wrapper.\uut.$procmux$1619_CMP $flatten\wrapper.\uut.$procmux$1618_CMP }
    connect \Y \wrapper.uut.rd_data_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1692
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $auto$wreduce.cc:454:run$1969 [0] 1'0 $auto$wreduce.cc:454:run$1973 [0] $flatten\wrapper.\uut.$10\pc_sel[1:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1622_CMP $flatten\wrapper.\uut.$procmux$1621_CMP $flatten\wrapper.\uut.$procmux$1620_CMP }
    connect \Y \wrapper.uut.pc_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1701
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2044
    connect \B { $flatten\wrapper.\uut.$2\src_2_sel[0:0] $flatten\wrapper.\uut.$3\src_2_sel[0:0] $flatten\wrapper.\uut.$5\src_2_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_2_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1003_CMP $flatten\wrapper.\uut.$procmux$1623_CMP $flatten\wrapper.\uut.$procmux$1622_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $flatten\wrapper.\uut.$procmux$1618_CMP }
    connect \Y \wrapper.uut.src_2_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1710
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2046
    connect \B { $flatten\wrapper.\uut.$2\src_1_sel[0:0] $flatten\wrapper.\uut.$3\src_1_sel[0:0] $flatten\wrapper.\uut.$5\src_1_sel[0:0] $flatten\wrapper.\uut.$6\src_1_sel[0:0] $flatten\wrapper.\uut.$9\src_1_sel[0:0] $flatten\wrapper.\uut.$10\src_1_sel[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1003_CMP $flatten\wrapper.\uut.$procmux$1623_CMP $flatten\wrapper.\uut.$procmux$1622_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $flatten\wrapper.\uut.$procmux$1618_CMP }
    connect \Y \wrapper.uut.src_1_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1719
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rf_wr_en[0:0] $flatten\wrapper.\uut.$3\rf_wr_en[0:0] $flatten\wrapper.\uut.$6\rf_wr_en[0:0] $auto$wreduce.cc:454:run$1973 [0] $flatten\wrapper.\uut.$10\rf_wr_en[0:0] 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$1465_CMP $flatten\wrapper.\uut.$procmux$1125_CMP $flatten\wrapper.\uut.$procmux$1623_CMP $flatten\wrapper.\uut.$procmux$1621_CMP $flatten\wrapper.\uut.$procmux$1620_CMP $auto$opt_reduce.cc:134:opt_mux$1961 }
    connect \Y \wrapper.uut.rf_wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.9-695.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1732
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $flatten\wrapper.\uut.$5\wr_en[3:0]
    connect \S $flatten\wrapper.\uut.$procmux$1003_CMP
    connect \Y \wrapper.wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1740
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 12'001111110001
    connect \S { $flatten\wrapper.\uut.$procmux$1743_CMP $flatten\wrapper.\uut.$procmux$1742_CMP $auto$opt_reduce.cc:134:opt_mux$1963 }
    connect \Y \checker_inst.rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1741_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$1741_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1742_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$1742_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1743_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$1743_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.9-364.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$1744_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$1744_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:346.9-353.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1746
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2048
    connect \B { \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7:0] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [7] \wrapper.uut.rd_data [15:0] \wrapper.uut.rd_data 24'000000000000000000000000 \wrapper.uut.rd_data [7:0] 16'0000000000000000 \wrapper.uut.rd_data [15:0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1744_CMP $flatten\wrapper.\uut.$procmux$1743_CMP $flatten\wrapper.\uut.$procmux$1742_CMP $flatten\wrapper.\uut.$procmux$1741_CMP $flatten\wrapper.\uut.$procmux$1747_CMP }
    connect \Y \wrapper.uut.rd_data_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:346.9-353.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1747_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$1747_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1753
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2050
    connect \B { \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:20] 27'000000000000000000000000000 \wrapper.uut.instr [24:20] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31:25] \wrapper.uut.instr [11:7] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [7] \wrapper.uut.instr [30:25] \wrapper.uut.instr [11:8] 1'0 \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [31] \wrapper.uut.instr [19:12] \wrapper.uut.instr [20] \wrapper.uut.instr [30:21] 1'0 \wrapper.uut.instr [31:12] 12'000000000000 }
    connect \S { $flatten\wrapper.\uut.$procmux$1759_CMP $flatten\wrapper.\uut.$procmux$1758_CMP $flatten\wrapper.\uut.$procmux$1757_CMP $flatten\wrapper.\uut.$procmux$1756_CMP $flatten\wrapper.\uut.$procmux$1755_CMP $flatten\wrapper.\uut.$procmux$1754_CMP }
    connect \Y \wrapper.uut.imm_ext
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1754_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$1754_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1755_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$1755_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1756_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$1756_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1757_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$1757_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1758_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$1758_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:319.9-327.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$1759_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.imm_sel
    connect \Y $flatten\wrapper.\uut.$procmux$1759_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$123_Y [32]
    connect \S $flatten\wrapper.\uut.$procmux$1771_CMP
    connect \Y \wrapper.uut.carry
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$1771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$1771_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1773
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2052
    connect \B { $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$123_Y [31:0] $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$127_Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$129_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$1970 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$1971 [0] $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$132_Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$133_Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$134_Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:283$135_Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$136_Y }
    connect \S { $flatten\wrapper.\uut.$procmux$1771_CMP $flatten\wrapper.\uut.$procmux$1782_CMP $flatten\wrapper.\uut.$procmux$1781_CMP $flatten\wrapper.\uut.$procmux$1780_CMP $flatten\wrapper.\uut.$procmux$1779_CMP $flatten\wrapper.\uut.$procmux$1778_CMP $flatten\wrapper.\uut.$procmux$1777_CMP $flatten\wrapper.\uut.$procmux$1776_CMP $flatten\wrapper.\uut.$procmux$1775_CMP $flatten\wrapper.\uut.$procmux$1774_CMP }
    connect \Y \wrapper.uut.addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.$procmux$1774_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$1775_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1101
    connect \Y $flatten\wrapper.\uut.$procmux$1776_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$procmux$1777_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$1778_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$1779_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$1780_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$1781_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$1782_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1794
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$126_Y
    connect \S $flatten\wrapper.\uut.$procmux$1771_CMP
    connect \Y \wrapper.uut.o_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.9-299.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1802
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$2054
    connect \B { $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:236$128_Y $auto$wreduce.cc:454:run$1970 [0] $auto$wreduce.cc:454:run$1971 [0] }
    connect \S { $flatten\wrapper.\uut.$procmux$1782_CMP $flatten\wrapper.\uut.$procmux$1780_CMP $flatten\wrapper.\uut.$procmux$1779_CMP }
    connect \Y \wrapper.uut.b_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1807
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1810
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2056
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$113_Y
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_DATA[31:0]$100
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1813
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$2058
    connect \B \wrapper.uut.instr [11:7]
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_ADDR[4:0]$99
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1816
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1819
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$114_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$2060
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_DATA[31:0]$103
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.13-184.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:184.9-187.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$1822
    parameter \WIDTH 5
    connect \A \wrapper.uut.instr [11:7]
    connect \B $auto$rtlil.cc:3097:Anyseq$2062
    connect \S \wrapper.uut.rf_wr_en
    connect \Y $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_ADDR[4:0]$102
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1824
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2064
    connect \B { $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$97_Y \wrapper.uut.rd_data_ext \wrapper.uut.pc_plus_4 \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$1828_CMP $flatten\wrapper.\uut.$procmux$1827_CMP $flatten\wrapper.\uut.$procmux$1826_CMP $flatten\wrapper.\uut.$procmux$1825_CMP }
    connect \Y \wrapper.uut.rf_dst_data
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1825_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$1825_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1826_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$1826_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1827_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$1827_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:165.9-173.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$1828_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rd_data_sel
    connect \Y $flatten\wrapper.\uut.$procmux$1828_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.9-160.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1829
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2066
    connect \B { \wrapper.uut.src_data_2 \wrapper.uut.imm_ext }
    connect \S { $flatten\wrapper.\uut.$procmux$1831_CMP \wrapper.uut.src_2_sel }
    connect \Y \wrapper.uut.alu_in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.9-160.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$1831_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_2_sel
    connect \Y $flatten\wrapper.\uut.$procmux$1831_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:148.9-152.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1832
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2068
    connect \B { \wrapper.uut.src_data_1 \wrapper.uut.pc }
    connect \S { $flatten\wrapper.\uut.$procmux$1834_CMP \wrapper.uut.src_1_sel }
    connect \Y \wrapper.uut.alu_in_1
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:148.9-152.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $not $flatten\wrapper.\uut.$procmux$1834_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.src_1_sel
    connect \Y $flatten\wrapper.\uut.$procmux$1834_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $pmux $flatten\wrapper.\uut.$procmux$1835
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$2070
    connect \B { \wrapper.uut.pc_plus_4 \wrapper.uut.target \wrapper.uut.addr \wrapper.uut.addr [31:1] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$1839_CMP $flatten\wrapper.\uut.$procmux$1838_CMP $flatten\wrapper.\uut.$procmux$1837_CMP $flatten\wrapper.\uut.$procmux$1836_CMP }
    connect \Y \wrapper.uut.pc_next
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1836_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$1836_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1837_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$1837_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $eq $flatten\wrapper.\uut.$procmux$1838_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$1838_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:137.9-143.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $logic_not $flatten\wrapper.\uut.$procmux$1839_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_sel
    connect \Y $flatten\wrapper.\uut.$procmux$1839_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$246
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$241_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$262
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$rtlil.cc:3097:Anyseq$2072
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$282
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$rtlil.cc:3097:Anyseq$2074
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$302
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $auto$rtlil.cc:3097:Anyseq$2076
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$310
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$235_Y
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\pc_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$318
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$rtlil.cc:3097:Anyseq$2078
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\src_2_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$326
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2080
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.33-618.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:618.29-648.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$334
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$229_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$164_Y
    connect \Y $flatten\wrapper.\uut.$10\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$351
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$210_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
    connect \Y $flatten\wrapper.\uut.$9\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$371
    parameter \WIDTH 4
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:593$206_Y 1'0 \wrapper.uut.instr [14:13] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2082
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
    connect \Y $flatten\wrapper.\uut.$9\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$393
    parameter \WIDTH 3
    connect \A 3'011
    connect \B $auto$rtlil.cc:3097:Anyseq$2084
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
    connect \Y $flatten\wrapper.\uut.$9\imm_sel[2:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$427
    parameter \WIDTH 1
    connect \A $auto$wreduce.cc:454:run$1972 [0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
    connect \Y $auto$wreduce.cc:454:run$1969 [0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.33-568.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568.29-595.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$437
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2086
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:568$200_Y
    connect \Y $flatten\wrapper.\uut.$9\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$476
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
    connect \Y $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$510
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [30] \wrapper.uut.instr [14:12] }
    connect \B $auto$rtlil.cc:3097:Anyseq$2088
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
    connect \Y $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$575
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$rtlil.cc:3097:Anyseq$2090
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
    connect \Y $flatten\wrapper.\uut.$8\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$rtlil.cc:3097:Anyseq$2092
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
    connect \Y $flatten\wrapper.\uut.$8\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.38-537.174|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$642
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:537$197_Y
    connect \Y $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$675
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$703
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$8\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2094
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$759
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$8\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2096
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$7\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$787
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2098
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$7\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.38-523.98|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:523.34-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$815
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$8\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:448$157_Y
    connect \Y $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$843
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\ctrl_instr_trap[0:0]
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
    connect \Y $flatten\wrapper.\uut.$6\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$865
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$7\alu_ctrl[3:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2100
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
    connect \Y $flatten\wrapper.\uut.$6\alu_ctrl[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$909
    parameter \WIDTH 2
    connect \A $flatten\wrapper.\uut.$7\rd_data_sel[1:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2102
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
    connect \Y $flatten\wrapper.\uut.$6\rd_data_sel[1:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$931
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\src_1_sel[0:0]
    connect \B $auto$rtlil.cc:3097:Anyseq$2104
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
    connect \Y $flatten\wrapper.\uut.$6\src_1_sel[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.33-509.93|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509.29-562.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$953
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$7\rf_wr_en[0:0]
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:509$179_Y
    connect \Y $flatten\wrapper.\uut.$6\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.33-478.89|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478.29-504.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$procmux$976
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$149_Y
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:478$168_Y
    connect \Y $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241.36-241.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shl $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$129
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:241$129_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.36-268.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $shr $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$133
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$133_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275.36-275.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sshr $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$134
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:275$134_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234.36-234.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $sub $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$127
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:234$127_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.28-110.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$86
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$85_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$84_Y
    connect \Y \wrapper.uut.target_o_flag
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168.36-168.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$97
    parameter \WIDTH 32
    connect \A \wrapper.uut.addr
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$96_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$97_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185.33-185.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$113
    parameter \WIDTH 32
    connect \A \wrapper.uut.rf_dst_data
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:168$96_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$113_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192.22-192.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$118
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$117_DATA
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$116_Y
    connect \Y \wrapper.uut.src_data_1
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193.22-193.75|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$121
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$120_DATA
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$119_Y
    connect \Y \wrapper.uut.src_data_2
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.38-228.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$126
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$125_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$124_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$126_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419.44-419.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$147
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$147_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428.51-428.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$149
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:428$149_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:48.21-48.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:48$78
    parameter \WIDTH 7
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \wrapper.uut.opcode
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493.41-493.123|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$172
    parameter \WIDTH 4
    connect \A { \wrapper.uut.instr [13] \wrapper.uut.instr [13] $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$170_Y 1'1 }
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:419$146_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:493$172_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.42-588.128|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$205
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$204_Y
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$203_Y
    connect \Y $auto$wreduce.cc:454:run$1972 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594.51-594.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$210
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$209_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:594$210_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602.40-602.101|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:602$214
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$203_Y
    connect \Y $auto$wreduce.cc:454:run$1973 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613.47-613.108|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$222
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$203_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:613$222_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635.44-635.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$229
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$228_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$229_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640.42-640.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$235
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$228_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:640$235_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647.51-647.120|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$241
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:635$228_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:647$241_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.30-110.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc [31]
    connect \B \wrapper.uut.imm_ext [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$82_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110.87-110.106|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.target [31]
    connect \B \wrapper.uut.pc [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:110$85_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.40-228.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_1 [31]
    connect \B \wrapper.uut.alu_in_2 [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$124_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228.80-228.103|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224$123_Y [31]
    connect \B \wrapper.uut.alu_in_1 [31]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:228$125_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262.36-262.55|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu_in_1
    connect \B \wrapper.uut.alu_in_2
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:262$132_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588.108-588.126|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \B \wrapper.uut.b_flag
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:588$204_Y
  end
  attribute \module_not_derived 1
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  cell $initstate $initstate$3
    connect \Y $initstate$3_wire
  end
  attribute \src "rvfi_testbench.sv:41.12-41.22"
  cell $lt $lt$rvfi_testbench.sv:41$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 4'1010
    connect \Y \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  cell $ne $ne$rvfi_testbench.sv:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cycle_reg
    connect \B 8'11111111
    connect \Y $auto$wreduce.cc:454:run$1974 [0]
  end
  attribute \src "rvfi_testbench.sv:33.21-33.42"
  cell $mux $ternary$rvfi_testbench.sv:33$7
    parameter \WIDTH 8
    connect \A \cycle_reg
    connect \B 8'00000000
    connect \S \reset
    connect \Y \cycle
  end
  attribute \hdlname "wrapper uut mem"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:180.18-180.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.10-24.777"
  cell $mem_v2 \wrapper.uut.mem
    parameter \ABITS 5
    parameter \INIT 1024'x
    parameter \MEMID "\\wrapper.uut.mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 6'000000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 6'000000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    parameter \WR_PRIORITY_MASK 4'0000
    parameter \WR_WIDE_CONTINUATION 2'00
    connect \RD_ADDR { \wrapper.uut.instr [11:7] \wrapper.uut.instr [19:15] \wrapper.uut.instr [24:20] }
    connect \RD_ARST 3'000
    connect \RD_CLK $auto$rtlil.cc:3097:Anyseq$2106
    connect \RD_DATA { $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$114_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:192$117_DATA $flatten\wrapper.\uut.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:193$120_DATA }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_ADDR[4:0]$102 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_ADDR[4:0]$99 }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_DATA[31:0]$103 $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_DATA[31:0]$100 }
    connect \WR_EN { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] }
  end
  connect $auto$wreduce.cc:454:run$1969 [1] 1'0
  connect $auto$wreduce.cc:454:run$1970 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$1971 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$1972 [1] 1'0
  connect $auto$wreduce.cc:454:run$1973 [1] 1'0
  connect $auto$wreduce.cc:454:run$1974 [31:1] 31'0000000000000000000000000000000
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$75_EN[31:0]$101 [31] }
  connect $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [30:0] { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:187$76_EN[31:0]$104 [31] }
  connect \checker_inst.clock \clock
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.uut.instr
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'01
  connect \checker_inst.rvfi_mem_addr \wrapper.uut.addr
  connect \checker_inst.rvfi_mem_rdata \wrapper.uut.rd_data
  connect \checker_inst.rvfi_mem_wdata \wrapper.uut.src_data_2
  connect \checker_inst.rvfi_mem_wmask \wrapper.wr_en
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.uut.instr_index
  connect \checker_inst.rvfi_pc_rdata \wrapper.uut.pc
  connect \checker_inst.rvfi_pc_wdata \wrapper.uut.pc_next
  connect \checker_inst.rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \checker_inst.rvfi_rd_wdata \wrapper.uut.rf_dst_data
  connect \checker_inst.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \checker_inst.rvfi_rs1_rdata \wrapper.uut.src_data_1
  connect \checker_inst.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \checker_inst.rvfi_rs2_rdata \wrapper.uut.src_data_2
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.uut.instr
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \wrapper.uut.addr
  connect \rvfi_mem_rdata \wrapper.uut.rd_data
  connect \rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \rvfi_mem_wdata \wrapper.uut.src_data_2
  connect \rvfi_mem_wmask \wrapper.wr_en
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.uut.instr_index
  connect \rvfi_pc_rdata \wrapper.uut.pc
  connect \rvfi_pc_wdata \wrapper.uut.pc_next
  connect \rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \rvfi_rd_wdata \wrapper.uut.rf_dst_data
  connect \rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \rvfi_rs1_rdata \wrapper.uut.src_data_1
  connect \rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \rvfi_rs2_rdata \wrapper.uut.src_data_2
  connect \rvfi_trap \checker_inst.rvfi_trap
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.addr \wrapper.uut.addr
  connect \wrapper.clock \clock
  connect \wrapper.instr \wrapper.uut.instr
  connect \wrapper.pc \wrapper.uut.pc
  connect \wrapper.rd_data \wrapper.uut.rd_data
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.uut.instr
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'01
  connect \wrapper.rvfi_mem_addr \wrapper.uut.addr
  connect \wrapper.rvfi_mem_rdata \wrapper.uut.rd_data
  connect \wrapper.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.rvfi_mem_wdata \wrapper.uut.src_data_2
  connect \wrapper.rvfi_mem_wmask \wrapper.wr_en
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.rvfi_pc_wdata \wrapper.uut.pc_next
  connect \wrapper.rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \wrapper.rvfi_rd_wdata \wrapper.uut.rf_dst_data
  connect \wrapper.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.rvfi_rs1_rdata \wrapper.uut.src_data_1
  connect \wrapper.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.rvfi_rs2_rdata \wrapper.uut.src_data_2
  connect \wrapper.rvfi_trap \checker_inst.rvfi_trap
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.clk \clock
  connect \wrapper.uut.ctrl_instr_trap \checker_inst.rvfi_trap
  connect \wrapper.uut.dst_data \wrapper.uut.rf_dst_data
  connect \wrapper.uut.funct3 \wrapper.uut.instr [14:12]
  connect \wrapper.uut.funct7 \wrapper.uut.instr [31:25]
  connect \wrapper.uut.reset \reset
  connect \wrapper.uut.rf_dst_addr \wrapper.uut.instr [11:7]
  connect \wrapper.uut.rf_src_addr_1 \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rf_src_addr_2 \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_halt 1'0
  connect \wrapper.uut.rvfi_insn \wrapper.uut.instr
  connect \wrapper.uut.rvfi_intr 1'0
  connect \wrapper.uut.rvfi_ixl 2'01
  connect \wrapper.uut.rvfi_mem_addr \wrapper.uut.addr
  connect \wrapper.uut.rvfi_mem_rdata \wrapper.uut.rd_data
  connect \wrapper.uut.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_mem_wdata \wrapper.uut.src_data_2
  connect \wrapper.uut.rvfi_mem_wmask \wrapper.wr_en
  connect \wrapper.uut.rvfi_mode 2'11
  connect \wrapper.uut.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.uut.rvfi_pc_rdata \wrapper.uut.pc
  connect \wrapper.uut.rvfi_pc_wdata \wrapper.uut.pc_next
  connect \wrapper.uut.rvfi_rd_addr \wrapper.uut.instr [11:7]
  connect \wrapper.uut.rvfi_rd_wdata \wrapper.uut.rf_dst_data
  connect \wrapper.uut.rvfi_rs1_addr \wrapper.uut.instr [19:15]
  connect \wrapper.uut.rvfi_rs1_rdata \wrapper.uut.src_data_1
  connect \wrapper.uut.rvfi_rs2_addr \wrapper.uut.instr [24:20]
  connect \wrapper.uut.rvfi_rs2_rdata \wrapper.uut.src_data_2
  connect \wrapper.uut.rvfi_trap \checker_inst.rvfi_trap
  connect \wrapper.uut.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.wr_data \wrapper.uut.src_data_2
  connect \wrapper.uut.wr_en \wrapper.wr_en
  connect \wrapper.wr_data \wrapper.uut.src_data_2
end
