module mux2(
	input SELETOR,
	input logic [63:0]A, B,
	output logic [63:0] SAIDA
	);

	always_comb
			case(SELETOR)
			0: SAIDA=A;
			1: SAIDA=B;
			endcase 
endmodule
