// Seed: 3201521030
module module_0 #(
    parameter id_12 = 32'd98,
    parameter id_13 = 32'd36,
    parameter id_14 = 32'd8,
    parameter id_15 = 32'd53
) (
    input  tri   id_0,
    output tri1  id_1,
    output wor   id_2,
    output uwire id_3,
    input  tri   id_4,
    output tri1  id_5,
    output tri   id_6,
    output wor   id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  defparam id_12.id_13 = id_12, id_14.id_15 = 1 - 1'b0;
  tri0 id_16 = id_0 == 1;
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input wire id_3,
    output logic id_4
);
  always @(id_0) begin
    id_1 = id_3;
    id_4 <= 1;
    id_1 = 1'b0;
    id_1 = 1;
  end
  module_0(
      id_3, id_1, id_1, id_1, id_3, id_1, id_1, id_1
  );
endmodule
