
*** Running vivado
    with args -log two7segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source two7segment.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source two7segment.tcl -notrace
Command: synth_design -top two7segment -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8889 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.770 ; gain = 75.996 ; free physical = 8410 ; free virtual = 28523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two7segment' [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:83]
WARNING: [Synth 8-567] referenced signal 'byte' should be on the sensitivity list [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-638] synthesizing module 'dec7seg' [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:55]
INFO: [Synth 8-226] default block is never used [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:60]
INFO: [Synth 8-256] done synthesizing module 'dec7seg' (1#1) [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:55]
INFO: [Synth 8-638] synthesizing module 'Slave' [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-256] done synthesizing module 'Slave' (2#1) [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-256] done synthesizing module 'two7segment' (3#1) [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.285 ; gain = 116.512 ; free physical = 8419 ; free virtual = 28534
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.285 ; gain = 116.512 ; free physical = 8418 ; free virtual = 28533
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/nfs7/home/huang238/lab10/lab10.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-507] No nets matched 'SCK_IBUF'. [/nfs/nfs7/home/huang238/lab10/lab10.srcs/constrs_1/new/main.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/nfs7/home/huang238/lab10/lab10.srcs/constrs_1/new/main.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/nfs7/home/huang238/lab10/lab10.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/nfs7/home/huang238/lab10/lab10.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/two7segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/two7segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1686.684 ; gain = 0.000 ; free physical = 8112 ; free virtual = 28257
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8228 ; free virtual = 28373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8228 ; free virtual = 28373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8229 ; free virtual = 28374
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:37]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8220 ; free virtual = 28365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module two7segment 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element s1/i_reg was removed.  [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:37]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [/nfs/nfs7/home/huang238/lab10/lab10.srcs/sources_1/new/main.v:95]
WARNING: [Synth 8-3917] design two7segment has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design two7segment has port an[2] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (q_reg[21]) is unused and will be removed from module two7segment.
WARNING: [Synth 8-3332] Sequential element (q_reg[22]) is unused and will be removed from module two7segment.
WARNING: [Synth 8-3332] Sequential element (q_reg[23]) is unused and will be removed from module two7segment.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module two7segment.
WARNING: [Synth 8-3332] Sequential element (q_reg[25]) is unused and will be removed from module two7segment.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8211 ; free virtual = 28356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8083 ; free virtual = 28236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8083 ; free virtual = 28235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8083 ; free virtual = 28235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     6|
|3     |LUT1   |    24|
|4     |LUT2   |     1|
|5     |LUT3   |     4|
|6     |LUT4   |     1|
|7     |LUT5   |     1|
|8     |LUT6   |    15|
|9     |FDRE   |    49|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   119|
|2     |  s1     |Slave  |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8082 ; free virtual = 28234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1686.684 ; gain = 116.512 ; free physical = 8133 ; free virtual = 28285
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1686.684 ; gain = 483.910 ; free physical = 8134 ; free virtual = 28287
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1688.699 ; gain = 499.512 ; free physical = 8106 ; free virtual = 28259
INFO: [Common 17-1381] The checkpoint '/nfs/nfs7/home/huang238/lab10/lab10.runs/synth_1/two7segment.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1712.719 ; gain = 0.000 ; free physical = 8107 ; free virtual = 28260
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 10:11:36 2017...
