`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: University of Texas at San Antonio
// Engineer: Dalen Ricks
// 
// Create Date: 09/08/2023 12:30:01 AM
// Design Name: 1-bit Full Adder Test Bench
// Module Name: FA_1
// Project Name: 8-bit Full Adder
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: FA_1
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module FA_1_tb();

wire sum, carryo;
reg a,b, carryin;

FA_1 UUT(sum, carryo, a, b, carryin);

initial begin
    a = 0;
    b = 0;
    carryin = 0;
    
    #20
    a = 1;
    
    #20
    b = 1;
    
    #20
    a = 0;
    b = 0;
    carryin = 1;
    
    #20
    a = 1;
    
    #20
    a = 0;
    b = 1;
end

endmodule
