(kicad_pcb (version 20171130) (host pcbnew "(5.1.9-0-10_14)")

  (general
    (thickness 1.6)
    (drawings 14)
    (tracks 0)
    (zones 0)
    (modules 14)
    (nets 47)
  )

  (page A4)
  (layers
    (0 Top signal)
    (31 Bottom signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.127)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.12)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 //SYS_ROM_ENABLE)
  (net 3 "Net-(IC1-Pad11)")
  (net 4 /A14)
  (net 5 "Net-(IC1-Pad5)")
  (net 6 //WRITE)
  (net 7 /PHI2)
  (net 8 //READ)
  (net 9 //CART_ROM_ENABLE)
  (net 10 /RWB)
  (net 11 /D7)
  (net 12 /D6)
  (net 13 /D5)
  (net 14 /D4)
  (net 15 /D3)
  (net 16 /D2)
  (net 17 /D1)
  (net 18 /D0)
  (net 19 /A0)
  (net 20 /A1)
  (net 21 /A2)
  (net 22 /A3)
  (net 23 /A4)
  (net 24 /A5)
  (net 25 /A6)
  (net 26 /A7)
  (net 27 /A12)
  (net 28 /EXP0)
  (net 29 /EXP1)
  (net 30 "Net-(CONN1-PadP$11.SYNC)")
  (net 31 "Net-(CONN1-PadP$10.PHI1O)")
  (net 32 "Net-(CONN1-PadP$8.MLB)")
  (net 33 "Net-(CONN1-PadP$6.BE)")
  (net 34 "Net-(CONN1-PadP$5.RDY)")
  (net 35 "Net-(CONN1-PadP$4.NMIB)")
  (net 36 "Net-(CONN1-PadP$3.IRQB)")
  (net 37 "Net-(CONN1-PadP$2.RESB)")
  (net 38 //SYS_ROM_DISABLE)
  (net 39 "Net-(IC4-Pad11)")
  (net 40 "Net-(IC4-Pad10)")
  (net 41 "Net-(IC4-Pad9)")
  (net 42 "Net-(IC4-Pad5)")
  (net 43 "Net-(IC4-Pad6)")
  (net 44 "Net-(IC4-Pad3)")
  (net 45 "Net-(IC4-Pad2)")
  (net 46 "Net-(IC4-Pad1)")

  (net_class Default "This is the default net class."
    (clearance 0.127)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net //CART_ROM_ENABLE)
    (add_net //READ)
    (add_net //SYS_ROM_DISABLE)
    (add_net //SYS_ROM_ENABLE)
    (add_net //WRITE)
    (add_net /A0)
    (add_net /A1)
    (add_net /A12)
    (add_net /A14)
    (add_net /A2)
    (add_net /A3)
    (add_net /A4)
    (add_net /A5)
    (add_net /A6)
    (add_net /A7)
    (add_net /D0)
    (add_net /D1)
    (add_net /D2)
    (add_net /D3)
    (add_net /D4)
    (add_net /D5)
    (add_net /D6)
    (add_net /D7)
    (add_net /EXP0)
    (add_net /EXP1)
    (add_net /PHI2)
    (add_net /RWB)
    (add_net GND)
    (add_net "Net-(CONN1-PadP$10.PHI1O)")
    (add_net "Net-(CONN1-PadP$11.SYNC)")
    (add_net "Net-(CONN1-PadP$2.RESB)")
    (add_net "Net-(CONN1-PadP$3.IRQB)")
    (add_net "Net-(CONN1-PadP$4.NMIB)")
    (add_net "Net-(CONN1-PadP$5.RDY)")
    (add_net "Net-(CONN1-PadP$6.BE)")
    (add_net "Net-(CONN1-PadP$8.MLB)")
    (add_net "Net-(IC1-Pad11)")
    (add_net "Net-(IC1-Pad5)")
    (add_net "Net-(IC4-Pad1)")
    (add_net "Net-(IC4-Pad10)")
    (add_net "Net-(IC4-Pad11)")
    (add_net "Net-(IC4-Pad2)")
    (add_net "Net-(IC4-Pad3)")
    (add_net "Net-(IC4-Pad5)")
    (add_net "Net-(IC4-Pad6)")
    (add_net "Net-(IC4-Pad9)")
  )

  (module "Memory Card:C025-030X050" (layer Top) (tedit 0) (tstamp 604BD4DA)
    (at 104.8511 94.4436 270)
    (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 3 x 5 mm")
    (path /E7DFC9C0)
    (fp_text reference C1 (at -2.286 -1.905 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 100n (at -2.286 3.048 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_line (start -0.381 0) (end -0.762 0) (layer F.Fab) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.381 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start -0.254 -0.762) (end -0.254 0) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 -0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.381 0) (end 0.254 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0.762 0) (end 0.381 0) (layer F.Fab) (width 0.1524))
    (fp_arc (start -2.159 1.27) (end -2.413 1.27) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 1.27) (end 2.159 1.524) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start -2.159 -1.27) (end -2.413 -1.27) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 -1.27) (end 2.159 -1.524) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.413 -1.27) (end -2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.413 -1.27) (end 2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.159 1.524) (end -2.159 1.524) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.159 -1.524) (end 2.159 -1.524) (layer F.SilkS) (width 0.1524))
    (pad 2 thru_hole circle (at 1.27 0 270) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -1.27 0 270) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:C025-030X050" (layer Top) (tedit 0) (tstamp 604BD4EF)
    (at 151.8411 94.4436 270)
    (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 3 x 5 mm")
    (path /A6FA2B05)
    (fp_text reference C2 (at -2.286 -1.905 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 100n (at -2.286 3.048 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_line (start -0.381 0) (end -0.762 0) (layer F.Fab) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.381 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start -0.254 -0.762) (end -0.254 0) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 -0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.381 0) (end 0.254 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0.762 0) (end 0.381 0) (layer F.Fab) (width 0.1524))
    (fp_arc (start -2.159 1.27) (end -2.413 1.27) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 1.27) (end 2.159 1.524) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start -2.159 -1.27) (end -2.413 -1.27) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 -1.27) (end 2.159 -1.524) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.413 -1.27) (end -2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.413 -1.27) (end 2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.159 1.524) (end -2.159 1.524) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.159 -1.524) (end 2.159 -1.524) (layer F.SilkS) (width 0.1524))
    (pad 2 thru_hole circle (at 1.27 0 270) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -1.27 0 270) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:C025-030X050" (layer Top) (tedit 0) (tstamp 604BD504)
    (at 104.8511 118.5736 90)
    (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 3 x 5 mm")
    (path /8EA4FDCE)
    (fp_text reference C3 (at -2.286 -1.905 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 100n (at -2.286 3.048 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_line (start -0.381 0) (end -0.762 0) (layer F.Fab) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.381 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start -0.254 -0.762) (end -0.254 0) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 -0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.381 0) (end 0.254 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0.762 0) (end 0.381 0) (layer F.Fab) (width 0.1524))
    (fp_arc (start -2.159 1.27) (end -2.413 1.27) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 1.27) (end 2.159 1.524) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start -2.159 -1.27) (end -2.413 -1.27) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 -1.27) (end 2.159 -1.524) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.413 -1.27) (end -2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.413 -1.27) (end 2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.159 1.524) (end -2.159 1.524) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.159 -1.524) (end 2.159 -1.524) (layer F.SilkS) (width 0.1524))
    (pad 2 thru_hole circle (at 1.27 0 90) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -1.27 0 90) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:C025-030X050" (layer Top) (tedit 0) (tstamp 604BD519)
    (at 132.2831 118.5736 90)
    (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 3 x 5 mm")
    (path /2222F638)
    (fp_text reference C4 (at -2.286 -1.905 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 100n (at -2.286 3.048 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_line (start -0.381 0) (end -0.762 0) (layer F.Fab) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.381 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start -0.254 -0.762) (end -0.254 0) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 -0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.381 0) (end 0.254 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0.762 0) (end 0.381 0) (layer F.Fab) (width 0.1524))
    (fp_arc (start -2.159 1.27) (end -2.413 1.27) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 1.27) (end 2.159 1.524) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start -2.159 -1.27) (end -2.413 -1.27) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 -1.27) (end 2.159 -1.524) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.413 -1.27) (end -2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.413 -1.27) (end 2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.159 1.524) (end -2.159 1.524) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.159 -1.524) (end 2.159 -1.524) (layer F.SilkS) (width 0.1524))
    (pad 2 thru_hole circle (at 1.27 0 90) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -1.27 0 90) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:C025-030X050" (layer Top) (tedit 0) (tstamp 604BD52E)
    (at 160.2231 118.5736 90)
    (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 3 x 5 mm")
    (path /A09D61F4)
    (fp_text reference C5 (at -2.286 -1.905 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 100n (at -2.286 3.048 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_line (start -0.381 0) (end -0.762 0) (layer F.Fab) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.381 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.254 0) (end -0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start -0.254 -0.762) (end -0.254 0) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.254 0) (end 0.254 -0.762) (layer F.SilkS) (width 0.254))
    (fp_line (start 0.381 0) (end 0.254 0) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0.762 0) (end 0.381 0) (layer F.Fab) (width 0.1524))
    (fp_arc (start -2.159 1.27) (end -2.413 1.27) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 1.27) (end 2.159 1.524) (angle -90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start -2.159 -1.27) (end -2.413 -1.27) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_arc (start 2.159 -1.27) (end 2.159 -1.524) (angle 90) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.413 -1.27) (end -2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.413 -1.27) (end 2.413 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.159 1.524) (end -2.159 1.524) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.159 -1.524) (end 2.159 -1.524) (layer F.SilkS) (width 0.1524))
    (pad 2 thru_hole circle (at 1.27 0 90) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -1.27 0 90) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:6502CARDEDGE" (layer Top) (tedit 0) (tstamp 604BD543)
    (at 114.7711 132.613757)
    (path /F16785C9)
    (fp_text reference CONN1 (at 0 0) (layer F.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.15)))
    )
    (fp_text value 6502CARDEDGE (at 0 0) (layer F.SilkS) hide
      (effects (font (size 1.27 1.27) (thickness 0.15)))
    )
    (pad P$40.GND smd rect (at 48.26 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad P$39.A0 smd rect (at 45.72 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 19 /A0) (solder_mask_margin 0.1016))
    (pad P$38.A1 smd rect (at 43.18 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 20 /A1) (solder_mask_margin 0.1016))
    (pad P$37.A2 smd rect (at 40.64 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 21 /A2) (solder_mask_margin 0.1016))
    (pad P$36.A3 smd rect (at 38.1 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 22 /A3) (solder_mask_margin 0.1016))
    (pad P$35.A4 smd rect (at 35.56 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 23 /A4) (solder_mask_margin 0.1016))
    (pad P$34.A5 smd rect (at 33.02 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 24 /A5) (solder_mask_margin 0.1016))
    (pad P$33.A6 smd rect (at 30.48 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 25 /A6) (solder_mask_margin 0.1016))
    (pad P$32.A7 smd rect (at 27.94 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 26 /A7) (solder_mask_margin 0.1016))
    (pad P$31.A8 smd rect (at 25.4 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$30.A9 smd rect (at 22.86 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$29.A10 smd rect (at 20.32 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$28.A11 smd rect (at 17.78 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$27.A12 smd rect (at 15.24 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 27 /A12) (solder_mask_margin 0.1016))
    (pad P$26.A13 smd rect (at 12.7 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$25.A14 smd rect (at 10.16 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 4 /A14) (solder_mask_margin 0.1016))
    (pad P$24.A15 smd rect (at 7.62 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$23.EXP0 smd rect (at 5.08 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 28 /EXP0) (solder_mask_margin 0.1016))
    (pad P$22.EXP1 smd rect (at 2.54 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 29 /EXP1) (solder_mask_margin 0.1016))
    (pad P$21.VCC smd rect (at 0 -2.54 90) (size 5.08 1.27) (layers Bottom B.Paste B.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$20.VCC smd rect (at 48.26 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad P$19.D0 smd rect (at 45.72 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 18 /D0) (solder_mask_margin 0.1016))
    (pad P$18.D1 smd rect (at 43.18 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 17 /D1) (solder_mask_margin 0.1016))
    (pad P$17.D2 smd rect (at 40.64 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 16 /D2) (solder_mask_margin 0.1016))
    (pad P$16.D3 smd rect (at 38.1 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 15 /D3) (solder_mask_margin 0.1016))
    (pad P$15.D4 smd rect (at 35.56 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 14 /D4) (solder_mask_margin 0.1016))
    (pad P$14.D5 smd rect (at 33.02 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 13 /D5) (solder_mask_margin 0.1016))
    (pad P$13.D6 smd rect (at 30.48 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 12 /D6) (solder_mask_margin 0.1016))
    (pad P$12.D7 smd rect (at 27.94 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 11 /D7) (solder_mask_margin 0.1016))
    (pad P$11.SYNC smd rect (at 25.4 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 30 "Net-(CONN1-PadP$11.SYNC)") (solder_mask_margin 0.1016))
    (pad P$10.PHI1O smd rect (at 22.86 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 31 "Net-(CONN1-PadP$10.PHI1O)") (solder_mask_margin 0.1016))
    (pad P$9.PHI2 smd rect (at 20.32 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 7 /PHI2) (solder_mask_margin 0.1016))
    (pad P$8.MLB smd rect (at 17.78 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 32 "Net-(CONN1-PadP$8.MLB)") (solder_mask_margin 0.1016))
    (pad P$7.RWB smd rect (at 15.24 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 10 /RWB) (solder_mask_margin 0.1016))
    (pad P$6.BE smd rect (at 12.7 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 33 "Net-(CONN1-PadP$6.BE)") (solder_mask_margin 0.1016))
    (pad P$5.RDY smd rect (at 10.16 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 34 "Net-(CONN1-PadP$5.RDY)") (solder_mask_margin 0.1016))
    (pad P$4.NMIB smd rect (at 7.62 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 35 "Net-(CONN1-PadP$4.NMIB)") (solder_mask_margin 0.1016))
    (pad P$3.IRQB smd rect (at 5.08 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 36 "Net-(CONN1-PadP$3.IRQB)") (solder_mask_margin 0.1016))
    (pad P$2.RESB smd rect (at 2.54 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 37 "Net-(CONN1-PadP$2.RESB)") (solder_mask_margin 0.1016))
    (pad P$1.GND smd rect (at 0 -2.54 90) (size 5.08 1.27) (layers Top F.Paste F.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:DIL14" (layer Top) (tedit 0) (tstamp 604BD56E)
    (at 119.3291 118.505775)
    (descr "<b>Dual In Line Package</b>")
    (path /70C115B1)
    (fp_text reference IC1 (at -9.525 1.524 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 7400N (at -4.699 0.635) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_arc (start -8.89 0) (end -8.89 -1.016) (angle 180) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 2.921) (end -8.89 1.016) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 -2.921) (end -8.89 -1.016) (layer F.SilkS) (width 0.1524))
    (fp_line (start 8.89 -2.921) (end 8.89 2.921) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 2.921) (end 8.89 2.921) (layer F.SilkS) (width 0.1524))
    (fp_line (start 8.89 -2.921) (end -8.89 -2.921) (layer F.SilkS) (width 0.1524))
    (pad 14 thru_hole oval (at -7.62 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 13 thru_hole oval (at -5.08 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 12 thru_hole oval (at -2.54 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 11 thru_hole oval (at 0 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 3 "Net-(IC1-Pad11)") (solder_mask_margin 0.1016))
    (pad 10 thru_hole oval (at 2.54 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 9 thru_hole oval (at 5.08 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 4 /A14) (solder_mask_margin 0.1016))
    (pad 5 thru_hole oval (at 2.54 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 5 "Net-(IC1-Pad5)") (solder_mask_margin 0.1016))
    (pad 6 thru_hole oval (at 5.08 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 6 //WRITE) (solder_mask_margin 0.1016))
    (pad 4 thru_hole oval (at 0 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 7 /PHI2) (solder_mask_margin 0.1016))
    (pad 3 thru_hole oval (at -2.54 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 8 //READ) (solder_mask_margin 0.1016))
    (pad 8 thru_hole oval (at 7.62 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 9 //CART_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 7 thru_hole oval (at 7.62 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 2 thru_hole oval (at -5.08 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 7 /PHI2) (solder_mask_margin 0.1016))
    (pad 1 thru_hole oval (at -7.62 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 10 /RWB) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:DIP1556W56P254L3702H483Q28N" (layer Top) (tedit 0) (tstamp 604BD585)
    (at 126.4411 100.7936 90)
    (descr "<b>28P6 1</b><br>\n")
    (path /3C0E41D9)
    (fp_text reference IC2 (at 0 2.54 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.09652)))
    )
    (fp_text value AS6C62256 (at 0 -2.54 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.09652)))
    )
    (fp_line (start -6.985 18.669) (end 6.985 18.669) (layer F.SilkS) (width 0.2))
    (fp_line (start -8.358 -18.669) (end 6.985 -18.669) (layer F.SilkS) (width 0.2))
    (fp_line (start -6.985 -17.399) (end -5.715 -18.669) (layer F.Fab) (width 0.1))
    (fp_line (start -6.985 18.669) (end -6.985 -18.669) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 18.669) (end -6.985 18.669) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -18.669) (end 6.985 18.669) (layer F.Fab) (width 0.1))
    (fp_line (start -6.985 -18.669) (end 6.985 -18.669) (layer F.Fab) (width 0.1))
    (fp_line (start -8.767 18.919) (end -8.767 -18.919) (layer F.Fab) (width 0.05))
    (fp_line (start 8.767 18.919) (end -8.767 18.919) (layer F.Fab) (width 0.05))
    (fp_line (start 8.767 -18.919) (end 8.767 18.919) (layer F.Fab) (width 0.05))
    (fp_line (start -8.767 -18.919) (end 8.767 -18.919) (layer F.Fab) (width 0.05))
    (pad 28 thru_hole circle (at 7.779 -16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 27 thru_hole circle (at 7.779 -13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 6 //WRITE) (solder_mask_margin 0.1016))
    (pad 26 thru_hole circle (at 7.779 -11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 25 thru_hole circle (at 7.779 -8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 24 thru_hole circle (at 7.779 -6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 23 thru_hole circle (at 7.779 -3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 22 thru_hole circle (at 7.779 -1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 8 //READ) (solder_mask_margin 0.1016))
    (pad 21 thru_hole circle (at 7.779 1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 20 thru_hole circle (at 7.779 3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 19 thru_hole circle (at 7.779 6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 11 /D7) (solder_mask_margin 0.1016))
    (pad 18 thru_hole circle (at 7.779 8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 12 /D6) (solder_mask_margin 0.1016))
    (pad 17 thru_hole circle (at 7.779 11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 13 /D5) (solder_mask_margin 0.1016))
    (pad 16 thru_hole circle (at 7.779 13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 14 /D4) (solder_mask_margin 0.1016))
    (pad 15 thru_hole circle (at 7.779 16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 15 /D3) (solder_mask_margin 0.1016))
    (pad 14 thru_hole circle (at -7.779 16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 13 thru_hole circle (at -7.779 13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 16 /D2) (solder_mask_margin 0.1016))
    (pad 12 thru_hole circle (at -7.779 11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 17 /D1) (solder_mask_margin 0.1016))
    (pad 11 thru_hole circle (at -7.779 8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 18 /D0) (solder_mask_margin 0.1016))
    (pad 10 thru_hole circle (at -7.779 6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 19 /A0) (solder_mask_margin 0.1016))
    (pad 9 thru_hole circle (at -7.779 3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 20 /A1) (solder_mask_margin 0.1016))
    (pad 8 thru_hole circle (at -7.779 1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 21 /A2) (solder_mask_margin 0.1016))
    (pad 7 thru_hole circle (at -7.779 -1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 22 /A3) (solder_mask_margin 0.1016))
    (pad 6 thru_hole circle (at -7.779 -3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 23 /A4) (solder_mask_margin 0.1016))
    (pad 5 thru_hole circle (at -7.779 -6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 24 /A5) (solder_mask_margin 0.1016))
    (pad 4 thru_hole circle (at -7.779 -8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 25 /A6) (solder_mask_margin 0.1016))
    (pad 3 thru_hole circle (at -7.779 -11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 26 /A7) (solder_mask_margin 0.1016))
    (pad 2 thru_hole circle (at -7.779 -13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 27 /A12) (solder_mask_margin 0.1016))
    (pad 1 thru_hole rect (at -7.779 -16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 4 /A14) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:DIP1556W56P254L3702H483Q28N" (layer Top) (tedit 0) (tstamp 604BD5AF)
    (at 174.7011 100.7936 90)
    (descr "<b>28P6 1</b><br>\n")
    (path /4F085CBE)
    (fp_text reference IC3 (at 0 2.54 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.09652)))
    )
    (fp_text value AT28C256 (at 0 -2.54 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.09652)))
    )
    (fp_line (start -6.985 18.669) (end 6.985 18.669) (layer F.SilkS) (width 0.2))
    (fp_line (start -8.358 -18.669) (end 6.985 -18.669) (layer F.SilkS) (width 0.2))
    (fp_line (start -6.985 -17.399) (end -5.715 -18.669) (layer F.Fab) (width 0.1))
    (fp_line (start -6.985 18.669) (end -6.985 -18.669) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 18.669) (end -6.985 18.669) (layer F.Fab) (width 0.1))
    (fp_line (start 6.985 -18.669) (end 6.985 18.669) (layer F.Fab) (width 0.1))
    (fp_line (start -6.985 -18.669) (end 6.985 -18.669) (layer F.Fab) (width 0.1))
    (fp_line (start -8.767 18.919) (end -8.767 -18.919) (layer F.Fab) (width 0.05))
    (fp_line (start 8.767 18.919) (end -8.767 18.919) (layer F.Fab) (width 0.05))
    (fp_line (start 8.767 -18.919) (end 8.767 18.919) (layer F.Fab) (width 0.05))
    (fp_line (start -8.767 -18.919) (end 8.767 -18.919) (layer F.Fab) (width 0.05))
    (pad 28 thru_hole circle (at 7.779 -16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 27 thru_hole circle (at 7.779 -13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 26 thru_hole circle (at 7.779 -11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 25 thru_hole circle (at 7.779 -8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 24 thru_hole circle (at 7.779 -6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 23 thru_hole circle (at 7.779 -3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 22 thru_hole circle (at 7.779 -1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 8 //READ) (solder_mask_margin 0.1016))
    (pad 21 thru_hole circle (at 7.779 1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 20 thru_hole circle (at 7.779 3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 19 thru_hole circle (at 7.779 6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 11 /D7) (solder_mask_margin 0.1016))
    (pad 18 thru_hole circle (at 7.779 8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 12 /D6) (solder_mask_margin 0.1016))
    (pad 17 thru_hole circle (at 7.779 11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 13 /D5) (solder_mask_margin 0.1016))
    (pad 16 thru_hole circle (at 7.779 13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 14 /D4) (solder_mask_margin 0.1016))
    (pad 15 thru_hole circle (at 7.779 16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 15 /D3) (solder_mask_margin 0.1016))
    (pad 14 thru_hole circle (at -7.779 16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 13 thru_hole circle (at -7.779 13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 16 /D2) (solder_mask_margin 0.1016))
    (pad 12 thru_hole circle (at -7.779 11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 17 /D1) (solder_mask_margin 0.1016))
    (pad 11 thru_hole circle (at -7.779 8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 18 /D0) (solder_mask_margin 0.1016))
    (pad 10 thru_hole circle (at -7.779 6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 19 /A0) (solder_mask_margin 0.1016))
    (pad 9 thru_hole circle (at -7.779 3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 20 /A1) (solder_mask_margin 0.1016))
    (pad 8 thru_hole circle (at -7.779 1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 21 /A2) (solder_mask_margin 0.1016))
    (pad 7 thru_hole circle (at -7.779 -1.27 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 22 /A3) (solder_mask_margin 0.1016))
    (pad 6 thru_hole circle (at -7.779 -3.81 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 23 /A4) (solder_mask_margin 0.1016))
    (pad 5 thru_hole circle (at -7.779 -6.35 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 24 /A5) (solder_mask_margin 0.1016))
    (pad 4 thru_hole circle (at -7.779 -8.89 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 25 /A6) (solder_mask_margin 0.1016))
    (pad 3 thru_hole circle (at -7.779 -11.43 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 26 /A7) (solder_mask_margin 0.1016))
    (pad 2 thru_hole circle (at -7.779 -13.97 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 27 /A12) (solder_mask_margin 0.1016))
    (pad 1 thru_hole rect (at -7.779 -16.51 90) (size 1.159 1.159) (drill 0.759) (layers *.Cu *.Mask)
      (net 4 /A14) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:DIL14" (layer Top) (tedit 0) (tstamp 604BD5D9)
    (at 174.9551 118.3196)
    (descr "<b>Dual In Line Package</b>")
    (path /FDC91D6D)
    (fp_text reference IC4 (at -9.271 1.27 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 7400N (at -3.937 0.635) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_arc (start -8.89 0) (end -8.89 -1.016) (angle 180) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 2.921) (end -8.89 1.016) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 -2.921) (end -8.89 -1.016) (layer F.SilkS) (width 0.1524))
    (fp_line (start 8.89 -2.921) (end 8.89 2.921) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 2.921) (end 8.89 2.921) (layer F.SilkS) (width 0.1524))
    (fp_line (start 8.89 -2.921) (end -8.89 -2.921) (layer F.SilkS) (width 0.1524))
    (pad 14 thru_hole oval (at -7.62 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 13 thru_hole oval (at -5.08 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 12 thru_hole oval (at -2.54 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 11 thru_hole oval (at 0 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 39 "Net-(IC4-Pad11)") (solder_mask_margin 0.1016))
    (pad 10 thru_hole oval (at 2.54 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 40 "Net-(IC4-Pad10)") (solder_mask_margin 0.1016))
    (pad 9 thru_hole oval (at 5.08 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 41 "Net-(IC4-Pad9)") (solder_mask_margin 0.1016))
    (pad 5 thru_hole oval (at 2.54 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 42 "Net-(IC4-Pad5)") (solder_mask_margin 0.1016))
    (pad 6 thru_hole oval (at 5.08 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 43 "Net-(IC4-Pad6)") (solder_mask_margin 0.1016))
    (pad 4 thru_hole oval (at 0 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 38 //SYS_ROM_DISABLE) (solder_mask_margin 0.1016))
    (pad 3 thru_hole oval (at -2.54 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 44 "Net-(IC4-Pad3)") (solder_mask_margin 0.1016))
    (pad 8 thru_hole oval (at 7.62 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 7 thru_hole oval (at 7.62 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 2 thru_hole oval (at -5.08 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 45 "Net-(IC4-Pad2)") (solder_mask_margin 0.1016))
    (pad 1 thru_hole oval (at -7.62 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 46 "Net-(IC4-Pad1)") (solder_mask_margin 0.1016))
  )

  (module "Memory Card:DIL14" (layer Top) (tedit 0) (tstamp 604BD5F0)
    (at 147.2691 118.5736)
    (descr "<b>Dual In Line Package</b>")
    (path /B6B8F164)
    (fp_text reference IC5 (at -9.525 1.27 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value 7404N (at -4.191 0.635) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_arc (start -8.89 0) (end -8.89 -1.016) (angle 180) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 2.921) (end -8.89 1.016) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 -2.921) (end -8.89 -1.016) (layer F.SilkS) (width 0.1524))
    (fp_line (start 8.89 -2.921) (end 8.89 2.921) (layer F.SilkS) (width 0.1524))
    (fp_line (start -8.89 2.921) (end 8.89 2.921) (layer F.SilkS) (width 0.1524))
    (fp_line (start 8.89 -2.921) (end -8.89 -2.921) (layer F.SilkS) (width 0.1524))
    (pad 14 thru_hole oval (at -7.62 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 13 thru_hole oval (at -5.08 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 43 "Net-(IC4-Pad6)") (solder_mask_margin 0.1016))
    (pad 12 thru_hole oval (at -2.54 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 41 "Net-(IC4-Pad9)") (solder_mask_margin 0.1016))
    (pad 11 thru_hole oval (at 0 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 9 //CART_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 10 thru_hole oval (at 2.54 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 42 "Net-(IC4-Pad5)") (solder_mask_margin 0.1016))
    (pad 9 thru_hole oval (at 5.08 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 44 "Net-(IC4-Pad3)") (solder_mask_margin 0.1016))
    (pad 5 thru_hole oval (at 2.54 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 4 /A14) (solder_mask_margin 0.1016))
    (pad 6 thru_hole oval (at 5.08 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 45 "Net-(IC4-Pad2)") (solder_mask_margin 0.1016))
    (pad 4 thru_hole oval (at 0 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 46 "Net-(IC4-Pad1)") (solder_mask_margin 0.1016))
    (pad 3 thru_hole oval (at -2.54 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 3 "Net-(IC1-Pad11)") (solder_mask_margin 0.1016))
    (pad 8 thru_hole oval (at 7.62 -3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 40 "Net-(IC4-Pad10)") (solder_mask_margin 0.1016))
    (pad 7 thru_hole oval (at 7.62 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 2 thru_hole oval (at -5.08 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 5 "Net-(IC1-Pad5)") (solder_mask_margin 0.1016))
    (pad 1 thru_hole oval (at -7.62 3.81 90) (size 2.92608 1.46304) (drill 0.8128) (layers *.Cu *.Mask)
      (net 10 /RWB) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:61203421621" (layer Top) (tedit 0) (tstamp 604BD607)
    (at 148.0311 83.0136)
    (descr "<b>WR-BHD</B> <BR>2.54 mm Male Box Header,34 Pins")
    (path /7B4DEE6D)
    (fp_text reference J1 (at -27.018 -3.831) (layer F.SilkS)
      (effects (font (size 0.9652 0.9652) (thickness 0.077216)) (justify right bottom))
    )
    (fp_text value " 61203421621 " (at -26.988 -1.675) (layer F.Fab)
      (effects (font (size 0.9652 0.9652) (thickness 0.077216)) (justify right bottom))
    )
    (fp_poly (pts (xy -2.25 4.425) (xy 2.25 4.425) (xy 2.25 3.175) (xy -2.25 3.175)) (layer F.SilkS) (width 0))
    (fp_circle (center -21.68 1.87) (end -21.58 1.87) (layer F.SilkS) (width 0.2))
    (fp_poly (pts (xy -25.72 4.725) (xy 25.72 4.725) (xy 25.72 -4.875) (xy -25.72 -4.875)) (layer Dwgs.User) (width 0))
    (fp_line (start 2.25 3.815) (end 2.25 4.415) (layer F.Fab) (width 0.1))
    (fp_line (start 2.25 3.175) (end 2.25 3.775) (layer F.Fab) (width 0.1))
    (fp_line (start -2.25 3.795) (end -2.25 4.395) (layer F.Fab) (width 0.1))
    (fp_line (start -2.25 3.175) (end -2.25 3.775) (layer F.Fab) (width 0.1))
    (fp_line (start 24.25 -3.15) (end 24.85 -3.76) (layer F.Fab) (width 0.1))
    (fp_line (start 24.24 3.17) (end 24.85 3.77) (layer F.Fab) (width 0.1))
    (fp_line (start -24.26 3.16) (end -24.86 3.77) (layer F.Fab) (width 0.1))
    (fp_line (start -24.25 -3.17) (end -24.86 -3.77) (layer F.Fab) (width 0.1))
    (fp_line (start -24.865 3.775) (end -24.865 -3.775) (layer F.Fab) (width 0.1))
    (fp_line (start -2.25 3.775) (end -24.865 3.775) (layer F.Fab) (width 0.1))
    (fp_line (start 24.865 3.775) (end 2.25 3.775) (layer F.Fab) (width 0.1))
    (fp_line (start 24.865 -3.775) (end 24.865 3.775) (layer F.Fab) (width 0.1))
    (fp_line (start -24.865 -3.775) (end 24.865 -3.775) (layer F.Fab) (width 0.1))
    (fp_line (start -24.26 3.16) (end -24.26 -3.175) (layer F.Fab) (width 0.1))
    (fp_line (start -24.26 3.175) (end -24.26 3.16) (layer F.Fab) (width 0.1))
    (fp_line (start -2.25 3.175) (end -24.26 3.175) (layer F.Fab) (width 0.1))
    (fp_line (start 24.26 3.175) (end 2.25 3.175) (layer F.Fab) (width 0.1))
    (fp_line (start 24.26 -3.175) (end 24.26 3.175) (layer F.Fab) (width 0.1))
    (fp_line (start -24.26 -3.175) (end 24.26 -3.175) (layer F.Fab) (width 0.1))
    (fp_line (start 23.25 -4.525) (end 25.52 -4.525) (layer F.SilkS) (width 0.2))
    (fp_arc (start 22.93 -4.399999) (end 22.61 -4.525) (angle 137.326281) (layer F.SilkS) (width 0.2))
    (fp_line (start 22.61 -4.525) (end 0.31 -4.525) (layer F.SilkS) (width 0.2))
    (fp_arc (start -0.01 -4.399999) (end -0.33 -4.525) (angle 137.326281) (layer F.SilkS) (width 0.2))
    (fp_line (start -0.33 -4.525) (end -22.63 -4.525) (layer F.SilkS) (width 0.2))
    (fp_arc (start -22.95 -4.399999) (end -23.27 -4.525) (angle 137.326281) (layer F.SilkS) (width 0.2))
    (fp_line (start -23.27 -4.525) (end -25.52 -4.525) (layer F.SilkS) (width 0.2))
    (fp_line (start 25.52 4.525) (end 25.52 -4.525) (layer F.SilkS) (width 0.2))
    (fp_line (start -25.52 4.525) (end 25.52 4.525) (layer F.SilkS) (width 0.2))
    (fp_line (start -25.52 -4.525) (end -25.52 4.525) (layer F.SilkS) (width 0.2))
    (fp_arc (start 0 -4.43) (end -0.25 -4.425) (angle 182.291526) (layer F.Fab) (width 0.1))
    (fp_arc (start 22.94 -4.434996) (end 22.69 -4.425) (angle 184.579393) (layer F.Fab) (width 0.1))
    (fp_arc (start -22.94 -4.43) (end -23.19 -4.425) (angle 182.291526) (layer F.Fab) (width 0.1))
    (fp_line (start -2.25 4.425) (end -25.42 4.425) (layer F.Fab) (width 0.1))
    (fp_line (start 25.42 4.425) (end 2.25 4.425) (layer F.Fab) (width 0.1))
    (fp_line (start 25.42 -4.425) (end 25.42 4.425) (layer F.Fab) (width 0.1))
    (fp_line (start 23.19 -4.425) (end 25.42 -4.425) (layer F.Fab) (width 0.1))
    (fp_line (start -22.69 -4.425) (end 22.69 -4.425) (layer F.Fab) (width 0.1))
    (fp_line (start -25.42 -4.425) (end -23.19 -4.425) (layer F.Fab) (width 0.1))
    (fp_line (start -25.42 4.425) (end -25.42 -4.425) (layer F.Fab) (width 0.1))
    (pad 34 thru_hole circle (at 20.32 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 33 thru_hole circle (at 20.32 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 32 thru_hole circle (at 17.78 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 28 /EXP0) (solder_mask_margin 0.1016))
    (pad 31 thru_hole circle (at 17.78 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 29 /EXP1) (solder_mask_margin 0.1016))
    (pad 30 thru_hole circle (at 15.24 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 29 thru_hole circle (at 15.24 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 28 thru_hole circle (at 12.7 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 27 thru_hole circle (at 12.7 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 27 /A12) (solder_mask_margin 0.1016))
    (pad 26 thru_hole circle (at 10.16 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 25 thru_hole circle (at 10.16 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 24 thru_hole circle (at 7.62 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 26 /A7) (solder_mask_margin 0.1016))
    (pad 23 thru_hole circle (at 7.62 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 4 /A14) (solder_mask_margin 0.1016))
    (pad 22 thru_hole circle (at 5.08 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 25 /A6) (solder_mask_margin 0.1016))
    (pad 21 thru_hole circle (at 5.08 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 18 /D0) (solder_mask_margin 0.1016))
    (pad 20 thru_hole circle (at 2.54 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 24 /A5) (solder_mask_margin 0.1016))
    (pad 19 thru_hole circle (at 2.54 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 17 /D1) (solder_mask_margin 0.1016))
    (pad 18 thru_hole circle (at 0 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 23 /A4) (solder_mask_margin 0.1016))
    (pad 17 thru_hole circle (at 0 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 16 /D2) (solder_mask_margin 0.1016))
    (pad 16 thru_hole circle (at -2.54 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 22 /A3) (solder_mask_margin 0.1016))
    (pad 15 thru_hole circle (at -2.54 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 15 /D3) (solder_mask_margin 0.1016))
    (pad 14 thru_hole circle (at -5.08 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 21 /A2) (solder_mask_margin 0.1016))
    (pad 13 thru_hole circle (at -5.08 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 14 /D4) (solder_mask_margin 0.1016))
    (pad 12 thru_hole circle (at -7.62 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 20 /A1) (solder_mask_margin 0.1016))
    (pad 11 thru_hole circle (at -7.62 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 13 /D5) (solder_mask_margin 0.1016))
    (pad 10 thru_hole circle (at -10.16 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 19 /A0) (solder_mask_margin 0.1016))
    (pad 9 thru_hole circle (at -10.16 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 12 /D6) (solder_mask_margin 0.1016))
    (pad 8 thru_hole circle (at -12.7 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 8 //READ) (solder_mask_margin 0.1016))
    (pad 7 thru_hole circle (at -12.7 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 11 /D7) (solder_mask_margin 0.1016))
    (pad 5 thru_hole circle (at -15.24 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 38 //SYS_ROM_DISABLE) (solder_mask_margin 0.1016))
    (pad 6 thru_hole circle (at -15.24 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 9 //CART_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 3 thru_hole circle (at -17.78 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 28 /EXP0) (solder_mask_margin 0.1016))
    (pad 4 thru_hole circle (at -17.78 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 29 /EXP1) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -20.32 1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 2 thru_hole circle (at -20.32 -1.27) (size 1.98 1.98) (drill 1.1) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:1X02" (layer Top) (tedit 0) (tstamp 604BD656)
    (at 113.7411 85.0456 90)
    (descr "<b>PIN HEADER</b>")
    (path /A75A2B47)
    (fp_text reference JP1 (at -2.6162 -1.8288 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.12065)) (justify left bottom))
    )
    (fp_text value PINHD-1X2 (at -2.54 3.175 90) (layer F.Fab) hide
      (effects (font (size 1.2065 1.2065) (thickness 0.1016)) (justify left bottom))
    )
    (fp_poly (pts (xy 1.016 0.254) (xy 1.524 0.254) (xy 1.524 -0.254) (xy 1.016 -0.254)) (layer F.Fab) (width 0))
    (fp_poly (pts (xy -1.524 0.254) (xy -1.016 0.254) (xy -1.016 -0.254) (xy -1.524 -0.254)) (layer F.Fab) (width 0))
    (fp_line (start 0.635 1.27) (end 0 0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.905 1.27) (end 0.635 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.54 0.635) (end 1.905 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 2.54 -0.635) (end 2.54 0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.905 -1.27) (end 2.54 -0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0.635 -1.27) (end 1.905 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0 -0.635) (end 0.635 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.635 1.27) (end -1.905 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.54 0.635) (end -1.905 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.905 -1.27) (end -2.54 -0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start -2.54 -0.635) (end -2.54 0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0 0.635) (end -0.635 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 0 -0.635) (end 0 0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start -0.635 -1.27) (end 0 -0.635) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.905 -1.27) (end -0.635 -1.27) (layer F.SilkS) (width 0.1524))
    (pad 2 thru_hole oval (at 1.27 0 180) (size 3.6576 1.8288) (drill 1.016) (layers *.Cu *.Mask)
      (net 1 GND) (solder_mask_margin 0.1016))
    (pad 1 thru_hole oval (at -1.27 0 180) (size 3.6576 1.8288) (drill 1.016) (layers *.Cu *.Mask)
      (net 38 //SYS_ROM_DISABLE) (solder_mask_margin 0.1016))
  )

  (module "Memory Card:RESAD724W46L381D178B" (layer Top) (tedit 0) (tstamp 604BD66C)
    (at 188.6711 118.3196 90)
    (descr "Axial Resistor, 7.24 mm pitch, 3.81 mm body length, 1.78 mm body diameter\n<p>Axial Resistor package with 7.24 mm pitch (lead spacing), 0.46 mm lead diameter, 3.81 mm body length and 1.78 mm body diameter</p>")
    (path /9D6C0EBA)
    (fp_text reference R1 (at 0 -1.65 90) (layer F.SilkS)
      (effects (font (size 1.2065 1.2065) (thickness 0.09652)) (justify bottom))
    )
    (fp_text value 1k (at 0 1.65 90) (layer F.Fab)
      (effects (font (size 1.2065 1.2065) (thickness 0.09652)) (justify top))
    )
    (fp_line (start 2.16 -1.015) (end 2.16 1.015) (layer F.Fab) (width 0.12))
    (fp_line (start -2.16 -1.015) (end 2.16 -1.015) (layer F.Fab) (width 0.12))
    (fp_line (start -2.16 1.015) (end -2.16 -1.015) (layer F.Fab) (width 0.12))
    (fp_line (start 2.16 1.015) (end -2.16 1.015) (layer F.Fab) (width 0.12))
    (fp_line (start 2.16 0) (end 2.736 0) (layer F.SilkS) (width 0.127))
    (fp_line (start -2.16 0) (end -2.736 0) (layer F.SilkS) (width 0.127))
    (fp_line (start 2.16 -1.015) (end -2.16 -1.015) (layer F.SilkS) (width 0.127))
    (fp_line (start 2.16 1.015) (end 2.16 -1.015) (layer F.SilkS) (width 0.127))
    (fp_line (start -2.16 1.015) (end 2.16 1.015) (layer F.SilkS) (width 0.127))
    (fp_line (start -2.16 -1.015) (end -2.16 1.015) (layer F.SilkS) (width 0.127))
    (pad 2 thru_hole circle (at 3.62 0 90) (size 1.26 1.26) (drill 0.66) (layers *.Cu *.Mask)
      (net 2 //SYS_ROM_ENABLE) (solder_mask_margin 0.1016))
    (pad 1 thru_hole circle (at -3.62 0 90) (size 1.26 1.26) (drill 0.66) (layers *.Cu *.Mask)
      (net 38 //SYS_ROM_DISABLE) (solder_mask_margin 0.1016))
  )

  (gr_line (start 165.3011 126.1936) (end 193.5011 126.1936) (layer Edge.Cuts) (width 0.05) (tstamp 2142FD0))
  (gr_arc (start 193.5011 121.1936) (end 193.5011 126.1936) (angle -90) (layer Edge.Cuts) (width 0.05) (tstamp 2143060))
  (gr_line (start 198.5011 121.1936) (end 198.5011 81.1936) (layer Edge.Cuts) (width 0.05) (tstamp 21430F0))
  (gr_arc (start 193.5011 81.1936) (end 198.5011 81.1936) (angle -90) (layer Edge.Cuts) (width 0.05) (tstamp 2143180))
  (gr_line (start 193.5011 76.1936) (end 103.5011 76.1936) (layer Edge.Cuts) (width 0.05) (tstamp 2143210))
  (gr_arc (start 103.5011 81.1936) (end 103.5011 76.1936) (angle -90) (layer Edge.Cuts) (width 0.05) (tstamp 21432A0))
  (gr_line (start 98.5011 81.1936) (end 98.5011 121.1936) (layer Edge.Cuts) (width 0.05) (tstamp 2143330))
  (gr_arc (start 103.5011 121.1936) (end 98.5011 121.1936) (angle -90) (layer Edge.Cuts) (width 0.05) (tstamp 21433C0))
  (gr_line (start 103.5011 126.1936) (end 112.5011 126.1936) (layer Edge.Cuts) (width 0.05) (tstamp 2143450))
  (gr_arc (start 112.5011 127.1936) (end 113.5011 127.1936) (angle -90) (layer Edge.Cuts) (width 0.05) (tstamp 21434E0))
  (gr_line (start 113.5011 127.1936) (end 113.5011 133.8136) (layer Edge.Cuts) (width 0.05) (tstamp 2143570))
  (gr_line (start 113.5011 133.8136) (end 164.3011 133.8136) (layer Edge.Cuts) (width 0.05) (tstamp 2143600))
  (gr_line (start 164.3011 133.8136) (end 164.3011 127.1936) (layer Edge.Cuts) (width 0.05) (tstamp 2143690))
  (gr_arc (start 165.3011 127.1936) (end 165.3011 126.1936) (angle -90) (layer Edge.Cuts) (width 0.05) (tstamp 2143720))

)
