# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Tue Apr 24 08:42:12 2018 


#
# I/O constraints
#

set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io D_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io D_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io D_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io D_TXC -DIRECTION INPUT -pinname J18 -fixed no
set_io D_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io D_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io D_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io D_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io D_TXEN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io GPIO_0_BI -DIRECTION INOUT -pinname J2 -fixed no
set_io GPIO_1 -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_10_F2M -DIRECTION INPUT -pinname M4 -fixed no
set_io GPIO_11_M2F_SPI_FLASH_RSTn -DIRECTION OUTPUT -pinname J4 -fixed no
set_io GPIO_12_BI -DIRECTION INOUT -pinname G5 -fixed no
set_io GPIO_14B_GREEN_G1 -DIRECTION OUTPUT -pinname G1 -fixed no
set_io GPIO_15B_RED_F2 -DIRECTION OUTPUT -pinname F2 -fixed no
set_io GPIO_16B_BLUE_F3 -DIRECTION OUTPUT -pinname F3 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_19_F2M -DIRECTION INPUT -pinname T2 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_27_F2M -DIRECTION INPUT -pinname K5 -fixed no
set_io GPIO_28_M2F -DIRECTION OUTPUT -pinname L2 -fixed no
set_io GPIO_29_F2M -DIRECTION INPUT -pinname K2 -fixed no
set_io GPIO_2_F2M -DIRECTION INPUT -pinname V1 -fixed no
set_io GPIO_30_F2M -DIRECTION INPUT -pinname L1 -fixed no
set_io GPIO_31_BI -DIRECTION INOUT -pinname K1 -fixed no
set_io GPIO_3_BI -DIRECTION INOUT -pinname T5 -fixed no
set_io GPIO_4_BI -DIRECTION INOUT -pinname U5 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6 -DIRECTION INOUT -pinname H5 -fixed no
set_io GPIO_7 -DIRECTION INOUT -pinname H4 -fixed no
set_io GPIO_88 -DIRECTION OUTPUT -pinname N7 -fixed no
set_io GPIO_9_F2M -DIRECTION INPUT -pinname N1 -fixed no
set_io H_COL -DIRECTION OUTPUT -pinname L20 -fixed no
set_io H_MDC -DIRECTION INPUT -pinname H21 -fixed no
set_io H_MDIO -DIRECTION INOUT -pinname U4 -fixed no
set_io H_RXC -DIRECTION OUTPUT -pinname Y10 -fixed no
set_io H_RXER -DIRECTION OUTPUT -pinname U9 -fixed no
set_io H_TXC -DIRECTION OUTPUT -pinname J20 -fixed no
set_io H_TXD\[0\] -DIRECTION INPUT -pinname E21 -fixed no
set_io H_TXD\[1\] -DIRECTION INPUT -pinname E20 -fixed no
set_io H_TXD\[2\] -DIRECTION INPUT -pinname J21 -fixed no
set_io H_TXD\[3\] -DIRECTION INPUT -pinname J17 -fixed no
set_io I2C_0_SCL_F2M -DIRECTION INPUT -pinname L3 -fixed no
set_io I2C_0_SCL_M2F -DIRECTION OUTPUT -pinname L7 -fixed no
set_io I2C_0_SCL_M2F_OE -DIRECTION OUTPUT -pinname G2 -fixed no
set_io I2C_0_SDA_F2M -DIRECTION INPUT -pinname G4 -fixed no
set_io I2C_0_SDA_M2F -DIRECTION OUTPUT -pinname M5 -fixed no
set_io I2C_0_SDA_M2F_OE -DIRECTION OUTPUT -pinname L5 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname T3 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DI_F2M -DIRECTION INPUT -pinname D21 -fixed no
set_io SPI_1_DO_M2F -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_SS0 -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_FLASH_IO2 -DIRECTION OUTPUT -pinname V10 -fixed no
set_io SPI_FLASH_IO3 -DIRECTION OUTPUT -pinname R8 -fixed no
set_io nRESET_OUT -DIRECTION OUTPUT -pinname Y1 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[4\] -fixed no 610 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[12\] -fixed no 555 24
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[6\] -fixed no 447 70
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 421 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1 -fixed no 470 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 514 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2 -fixed no 527 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed no 484 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed no 539 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[158\] -fixed no 482 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[3\] -fixed no 842 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[2\] -fixed no 497 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[109\] -fixed no 519 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed no 491 189
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed no 538 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[11\] -fixed no 496 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2 -fixed no 557 126
set_location CommsFPGA_top_0/q\[10\] -fixed no 598 148
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 834 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[10\] -fixed no 496 100
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa_1 -fixed no 873 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[3\] -fixed no 433 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed no 552 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[2\] -fixed no 510 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[14\] -fixed no 458 73
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 435 115
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_N_2L1 -fixed no 866 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[3\] -fixed no 512 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2 -fixed no 622 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[75\] -fixed no 512 142
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_1 -fixed no 464 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_16 -fixed no 445 30
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 619 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 529 88
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_1 -fixed no 538 93
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[15\] -fixed no 457 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2 -fixed no 516 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[16\] -fixed no 562 24
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[12\] -fixed no 513 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0 -fixed no 577 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[18\] -fixed no 474 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed no 565 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_8 -fixed no 579 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1 -fixed no 619 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[49\] -fixed no 493 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[9\] -fixed no 469 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed no 483 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[0\] -fixed no 542 27
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 535 94
set_location ident_coreinst/IICE_INST/mdiclink_reg\[19\] -fixed no 479 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[3\] -fixed no 499 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_1_RNO -fixed no 457 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[14\] -fixed no 434 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[7\] -fixed no 474 66
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[6\] -fixed no 873 153
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d_r\[0\] -fixed no 625 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[188\] -fixed no 562 121
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 617 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[14\] -fixed no 491 30
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[12\] -fixed no 479 66
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed no 534 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[2\] -fixed no 541 24
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 870 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[12\] -fixed no 485 102
set_location ident_coreinst/IICE_INST/mdiclink_reg\[42\] -fixed no 637 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed no 627 127
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[19\] -fixed no 551 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[4\] -fixed no 466 55
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed no 491 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[26\] -fixed no 486 94
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed no 530 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[1\] -fixed no 473 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed no 489 139
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3_RNIJP733\[0\] -fixed no 558 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0 -fixed no 614 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1 -fixed no 447 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[177\] -fixed no 553 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[7\] -fixed no 481 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1 -fixed no 557 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[6\] -fixed no 480 103
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 875 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_o2 -fixed no 455 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[0\] -fixed no 464 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[220\] -fixed no 514 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[11\] -fixed no 482 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[2\] -fixed no 453 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[172\] -fixed no 445 112
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed no 875 150
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 864 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[17\] -fixed no 473 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1 -fixed no 534 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[4\] -fixed no 875 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[18\] -fixed no 479 31
set_location ident_coreinst/IICE_INST/mdiclink_reg\[52\] -fixed no 589 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed no 502 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[55\] -fixed no 591 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr -fixed no 854 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0_RNIUBFR3 -fixed no 587 117
set_location CommsFPGA_top_0/q\[14\] -fixed no 602 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_2\[0\] -fixed no 530 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_10 -fixed no 516 123
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2_0 -fixed no 865 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1_1 -fixed no 638 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[21\] -fixed no 534 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_10 -fixed no 599 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[10\] -fixed no 485 63
set_location CommsFPGA_top_0/q\[1\] -fixed no 589 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[12\] -fixed no 490 63
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[6\] -fixed no 542 97
set_location CommsFPGA_top_0/RESET_i_0 -fixed no 605 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[0\] -fixed no 522 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0 -fixed no 465 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2 -fixed no 500 123
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 875 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[2\] -fixed no 474 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0 -fixed no 567 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_313 -fixed no 434 60
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[1\] -fixed no 597 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 434 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[1\] -fixed no 488 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[54\] -fixed no 590 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 429 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1 -fixed no 621 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[7\] -fixed no 480 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[6\] -fixed no 873 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed no 523 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0 -fixed no 524 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[7\] -fixed no 472 102
set_location CommsFPGA_top_0/q\[4\] -fixed no 592 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 853 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed no 619 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[10\] -fixed no 482 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[0\] -fixed no 526 111
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 865 178
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[29\] -fixed no 559 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[23\] -fixed no 561 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[125\] -fixed no 508 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[4\] -fixed no 542 24
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[8\] -fixed no 476 64
set_location ident_coreinst/IICE_INST/mdiclink_reg\[66\] -fixed no 520 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed no 529 136
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un7_tx_enable -fixed no 603 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[15\] -fixed no 462 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[3\] -fixed no 471 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed no 513 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 546 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_22_0 -fixed no 474 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[3\] -fixed no 592 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[60\] -fixed no 497 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed no 550 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11 -fixed no 448 66
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 525 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_10 -fixed no 455 105
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 622 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0 -fixed no 568 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[1\] -fixed no 488 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[4\] -fixed no 454 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[15\] -fixed no 553 25
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[14\] -fixed no 463 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed no 538 189
set_location ident_coreinst/IICE_INST/mdiclink_reg\[26\] -fixed no 499 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed no 488 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0_0 -fixed no 591 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[15\] -fixed no 497 96
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[3\] -fixed no 475 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[4\] -fixed no 434 67
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed no 866 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1 -fixed no 644 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0_RNIRVJ83 -fixed no 641 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_11 -fixed no 439 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable_325 -fixed no 460 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse -fixed no 629 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 469 112
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed no 520 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO -fixed no 539 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[78\] -fixed no 506 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[5\] -fixed no 455 52
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout4 -fixed no 496 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[13\] -fixed no 485 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[6\] -fixed no 595 121
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect_r_RNO -fixed no 615 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[2\] -fixed no 853 147
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 874 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed no 487 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[7\] -fixed no 523 88
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 830 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[202\] -fixed no 555 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[21\] -fixed no 466 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o -fixed no 581 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 435 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1 -fixed no 556 120
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed no 856 180
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed no 521 126
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 852 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0_RNI6GTD2 -fixed no 552 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[14\] -fixed no 453 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[13\] -fixed no 459 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1 -fixed no 540 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[1\] -fixed no 595 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_rx_packet_end_all_RNO -fixed no 522 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[10\] -fixed no 507 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0 -fixed no 643 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_8 -fixed no 464 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed no 489 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[2\] -fixed no 501 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed no 488 189
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[18\] -fixed no 551 102
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[3\] -fixed no 562 97
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 865 187
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[9\] -fixed no 552 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[0\] -fixed no 490 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[15\] -fixed no 451 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1 -fixed no 562 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[5\] -fixed no 513 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[8\] -fixed no 500 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[7\] -fixed no 464 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0 -fixed no 531 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[59\] -fixed no 485 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0_RNI039A2 -fixed no 624 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[61\] -fixed no 463 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed no 610 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns -fixed no 554 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_2 -fixed no 531 99
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[23\] -fixed no 561 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[49\] -fixed no 581 118
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 623 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[204\] -fixed no 556 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 423 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0 -fixed no 458 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_RNO\[0\] -fixed no 551 87
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNI93FE\[5\] -fixed no 491 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[7\] -fixed no 470 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[59\] -fixed no 502 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7_4 -fixed no 536 93
set_location CommsFPGA_top_0/idle_line_s\[1\] -fixed no 635 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 560 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 543 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[9\] -fixed no 491 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed no 478 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[7\] -fixed no 463 31
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[29\] -fixed no 508 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[2\] -fixed no 478 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[0\] -fixed no 871 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0 -fixed no 513 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed no 504 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1 -fixed no 518 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[0\] -fixed no 456 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[159\] -fixed no 475 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2 -fixed no 860 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/i_Jabber_detect -fixed no 540 28
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1 -fixed no 468 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2_1\[0\] -fixed no 465 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[11\] -fixed no 464 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[4\] -fixed no 454 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1 -fixed no 471 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[14\] -fixed no 450 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[1\] -fixed no 551 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[10\] -fixed no 497 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[15\] -fixed no 476 66
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2 -fixed no 527 123
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 662 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[5\] -fixed no 441 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNIJ85E1 -fixed no 469 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[62\] -fixed no 491 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[198\] -fixed no 562 112
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO_0\[5\] -fixed no 868 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[14\] -fixed no 498 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[0\] -fixed no 493 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg_RNION9F -fixed no 554 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[20\] -fixed no 563 25
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 616 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[6\] -fixed no 498 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[15\] -fixed no 469 30
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s -fixed no 872 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[7\] -fixed no 499 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[5\] -fixed no 458 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req -fixed no 495 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_3 -fixed no 470 66
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[20\] -fixed no 461 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1 -fixed no 615 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[7\] -fixed no 476 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0_RNIMO123 -fixed no 578 123
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 868 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_nss_i\[0\] -fixed no 523 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[1\] -fixed no 858 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[13\] -fixed no 465 66
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[1\] -fixed no 870 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[7\] -fixed no 505 97
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_15 -fixed no 557 27
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[53\] -fixed no 494 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[25\] -fixed no 460 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed no 614 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed no 468 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_16 -fixed no 555 27
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed no 524 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[9\] -fixed no 490 67
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 859 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1 -fixed no 484 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[4\] -fixed no 437 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[62\] -fixed no 492 135
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 833 174
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[10\] -fixed no 550 102
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 832 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[5\] -fixed no 461 61
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[6\] -fixed no 530 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 522 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[206\] -fixed no 558 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[189\] -fixed no 556 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 530 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[3\] -fixed no 480 57
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[15\] -fixed no 621 112
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 867 187
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[57\] -fixed no 571 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[11\] -fixed no 458 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_9 -fixed no 559 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[1\] -fixed no 447 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[4\] -fixed no 861 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0 -fixed no 565 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[6\] -fixed no 542 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1_1 -fixed no 457 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[73\] -fixed no 517 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[7\] -fixed no 506 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[126\] -fixed no 501 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1 -fixed no 564 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 856 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed no 499 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 853 148
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 623 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0_RNI4D8F3 -fixed no 566 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed no 487 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 857 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[29\] -fixed no 537 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[10\] -fixed no 481 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[6\] -fixed no 482 103
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[1\] -fixed no 541 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[2\] -fixed no 503 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed no 504 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1_1 -fixed no 458 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[3\] -fixed no 502 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[5\] -fixed no 485 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[49\] -fixed no 580 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[1\] -fixed no 467 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_13 -fixed no 452 66
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[1\] -fixed no 551 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[210\] -fixed no 544 118
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[5\] -fixed no 537 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[5\] -fixed no 446 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed no 622 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[0\] -fixed no 869 147
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 510 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed no 486 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[12\] -fixed no 480 76
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed no 874 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[4\] -fixed no 479 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[2\] -fixed no 855 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[7\] -fixed no 483 76
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[13\] -fixed no 619 112
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0_2 -fixed no 562 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2 -fixed no 582 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[99\] -fixed no 534 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 424 115
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 -fixed no 525 96
set_location ident_coreinst/IICE_INST/mdiclink_reg\[68\] -fixed no 537 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[59\] -fixed no 575 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1_1 -fixed no 615 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[10\] -fixed no 487 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[7\] -fixed no 456 66
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[23\] -fixed no 464 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.iMII_MUX_control_en_1 -fixed no 856 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1 -fixed no 481 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[22\] -fixed no 560 24
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[7\] -fixed no 484 73
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[1\] -fixed no 539 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 425 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0_RNINTC12 -fixed no 520 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0 -fixed no 584 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[25\] -fixed no 459 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[5\] -fixed no 452 63
set_location ident_coreinst/IICE_INST/mdiclink_reg\[36\] -fixed no 633 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[4\] -fixed no 455 70
set_location CommsFPGA_top_0/long_reset_set -fixed no 845 154
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 853 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1 -fixed no 485 57
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[1\] -fixed no 607 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[28\] -fixed no 550 106
set_location CommsFPGA_top_0/un6_debounce_out1_5 -fixed no 614 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli -fixed no 534 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[66\] -fixed no 485 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[5\] -fixed no 497 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[141\] -fixed no 470 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2 -fixed no 615 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[0\] -fixed no 481 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[9\] -fixed no 502 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[131\] -fixed no 462 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[3\] -fixed no 472 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[6\] -fixed no 457 52
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[52\] -fixed no 595 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[115\] -fixed no 520 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[13\] -fixed no 505 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o3 -fixed no 598 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed no 621 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[1\] -fixed no 445 73
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 436 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed no 621 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[5\] -fixed no 548 88
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 823 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed no 622 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed no 857 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[17\] -fixed no 549 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[7\] -fixed no 870 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr4 -fixed no 491 99
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed no 526 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[1\] -fixed no 626 123
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 832 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed no 485 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[12\] -fixed no 448 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[2\] -fixed no 865 147
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 829 178
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed no 540 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0 -fixed no 631 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1 -fixed no 561 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[5\] -fixed no 464 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 872 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1_1 -fixed no 569 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[4\] -fixed no 531 93
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_0 -fixed no 848 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNITMH9\[2\] -fixed no 596 114
set_location CommsFPGA_top_0/long_reset -fixed no 612 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[167\] -fixed no 459 112
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 821 184
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_2 -fixed no 873 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr4 -fixed no 508 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[7\] -fixed no 538 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 424 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[13\] -fixed no 481 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI3KBM1\[1\] -fixed no 599 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1_1 -fixed no 556 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[83\] -fixed no 537 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed no 575 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[162\] -fixed no 456 118
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 872 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0 -fixed no 555 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[7\] -fixed no 512 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[0\] -fixed no 450 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[2\] -fixed no 509 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[1\] -fixed no 470 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_12 -fixed no 438 69
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 834 178
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed no 505 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed no 527 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0 -fixed no 475 120
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2_m1_e_0 -fixed no 523 96
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs -fixed no 841 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed no 871 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[11\] -fixed no 467 31
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 855 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[66\] -fixed no 485 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 867 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[1\] -fixed no 858 147
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed no 871 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[12\] -fixed no 495 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[10\] -fixed no 471 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[2\] -fixed no 537 111
set_location CommsFPGA_top_0/q\[16\] -fixed no 604 148
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 871 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI03QS\[2\] -fixed no 506 105
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 873 187
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed no 483 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[65\] -fixed no 522 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_edge_detect -fixed no 829 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[8\] -fixed no 540 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[71\] -fixed no 491 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[0\] -fixed no 625 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_6 -fixed no 613 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[14\] -fixed no 460 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO_0 -fixed no 538 105
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 835 183
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed no 564 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1_1 -fixed no 457 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[1\] -fixed no 497 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1 -fixed no 565 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[9\] -fixed no 547 27
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_0 -fixed no 537 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_8 -fixed no 522 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_rx_packet_end_all -fixed no 522 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1 -fixed no 542 114
set_location CommsFPGA_top_0/q\[11\] -fixed no 599 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[5\] -fixed no 448 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[5\] -fixed no 463 73
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 858 180
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[4\] -fixed no 555 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[64\] -fixed no 516 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[7\] -fixed no 477 73
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed no 864 183
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed no 527 138
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 868 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 871 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_1_1 -fixed no 490 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[107\] -fixed no 526 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[199\] -fixed no 560 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed no 484 136
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 874 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0_RNIB7AR2 -fixed no 552 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[102\] -fixed no 536 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[11\] -fixed no 484 67
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect_r -fixed no 622 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 537 94
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 835 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[0\] -fixed no 456 52
set_location CommsFPGA_top_0/un6_debounce_out1_5_RNIUKEQ1 -fixed no 618 147
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 868 178
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2_RNINEPB4 -fixed no 546 93
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed no 854 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_2_0 -fixed no 533 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0 -fixed no 513 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[6\] -fixed no 865 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 408 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9_RNIOAL31 -fixed no 432 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNIOI8C\[5\] -fixed no 520 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 426 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed no 474 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed no 538 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[10\] -fixed no 473 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[2\] -fixed no 495 76
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[9\] -fixed no 489 67
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 856 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed no 490 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[51\] -fixed no 593 118
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u -fixed no 534 99
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 543 103
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[22\] -fixed no 519 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0 -fixed no 445 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[1\] -fixed no 475 100
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 855 180
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i_1 -fixed no 855 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[69\] -fixed no 497 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 862 184
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed no 868 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[0\] -fixed no 436 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 859 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa_1_0_a3 -fixed no 502 129
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 820 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1 -fixed no 620 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed no 536 130
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 857 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0_RNIL93A3 -fixed no 617 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[62\] -fixed no 492 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[2\] -fixed no 857 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[3\] -fixed no 540 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[116\] -fixed no 545 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[2\] -fixed no 481 106
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 550 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 438 120
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed no 518 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed no 526 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed no 630 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[38\] -fixed no 649 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[7\] -fixed no 613 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0_RNI0VGG2 -fixed no 512 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[10\] -fixed no 485 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed no 478 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[15\] -fixed no 498 76
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 532 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[4\] -fixed no 440 106
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIU83S\[0\] -fixed no 434 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0 -fixed no 589 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[175\] -fixed no 448 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[8\] -fixed no 471 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed no 521 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[7\] -fixed no 472 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[0\] -fixed no 479 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[2\] -fixed no 460 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1 -fixed no 490 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed no 525 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[15\] -fixed no 463 66
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[4\] -fixed no 512 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable -fixed no 518 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[6\] -fixed no 537 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0_RNI2DFK2 -fixed no 453 114
set_location CommsFPGA_top_0/q\[5\] -fixed no 593 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 549 90
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[18\] -fixed no 479 30
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 835 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed no 537 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[0\] -fixed no 848 148
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[2\] -fixed no 608 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[15\] -fixed no 491 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 410 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[0\] -fixed no 496 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[3\] -fixed no 475 60
set_location ident_coreinst/IICE_INST/mdiclink_reg\[17\] -fixed no 462 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[0\] -fixed no 456 31
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1_r -fixed no 602 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[8\] -fixed no 543 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 435 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1_RNIE8141 -fixed no 489 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[8\] -fixed no 480 70
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 834 184
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[50\] -fixed no 458 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed no 597 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[14\] -fixed no 461 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[2\] -fixed no 536 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[4\] -fixed no 466 58
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed no 532 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed no 473 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed no 644 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 427 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1_1 -fixed no 520 120
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[11\] -fixed no 551 142
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 -fixed no 542 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[0\] -fixed no 448 63
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[19\] -fixed no 468 31
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[3\] -fixed no 470 73
set_location m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1 -fixed no 865 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT -fixed no 618 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1_1 -fixed no 571 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed no 486 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2 -fixed no 554 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[67\] -fixed no 496 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[1\] -fixed no 483 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[0\] -fixed no 484 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed no 614 127
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_1 -fixed no 865 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i\[4\] -fixed no 539 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed no 518 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[2\] -fixed no 474 61
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 443 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2 -fixed no 514 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_11 -fixed no 552 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0_RNI5KT12 -fixed no 487 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[144\] -fixed no 468 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[8\] -fixed no 488 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2 -fixed no 479 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[1\] -fixed no 459 63
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/Jabber_detect_int_clr -fixed no 852 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 867 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed no 615 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[3\] -fixed no 633 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed no 511 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[134\] -fixed no 463 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[10\] -fixed no 493 73
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 828 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed no 477 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed no 483 136
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_N_5L7 -fixed no 869 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[5\] -fixed no 510 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN10_i -fixed no 530 99
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 828 175
set_location CommsFPGA_top_0/q\[22\] -fixed no 610 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1 -fixed no 612 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_15_0 -fixed no 457 57
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO -fixed no 862 147
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_109 -fixed no 852 180
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_or\[15\] -fixed no 614 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2 -fixed no 627 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[43\] -fixed no 509 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0 -fixed no 515 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1 -fixed no 502 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[2\] -fixed no 543 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed no 500 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[67\] -fixed no 566 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0_RNI33FF2 -fixed no 469 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[4\] -fixed no 462 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[5\] -fixed no 466 30
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 429 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_a2_0\[3\] -fixed no 520 111
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 869 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_maskc -fixed no 517 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[68\] -fixed no 562 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[9\] -fixed no 548 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2 -fixed no 572 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[11\] -fixed no 459 66
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[3\] -fixed no 548 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1 -fixed no 460 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 543 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed no 472 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed no 531 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[11\] -fixed no 492 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[12\] -fixed no 493 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[1\] -fixed no 852 147
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 875 187
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[24\] -fixed no 530 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2 -fixed no 612 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[221\] -fixed no 515 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[12\] -fixed no 490 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly_RNO\[0\] -fixed no 470 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[10\] -fixed no 492 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[21\] -fixed no 474 31
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[2\] -fixed no 454 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0_RNII61F2 -fixed no 560 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[0\] -fixed no 432 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[65\] -fixed no 495 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[1\] -fixed no 438 73
set_location ident_coreinst/IICE_INST/mdiclink_reg\[43\] -fixed no 613 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[3\] -fixed no 536 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed no 522 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[5\] -fixed no 493 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[14\] -fixed no 450 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 432 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m35 -fixed no 473 66
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[17\] -fixed no 470 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1 -fixed no 581 117
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 873 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_o2 -fixed no 472 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[7\] -fixed no 864 147
set_location CommsFPGA_top_0/q\[3\] -fixed no 591 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 524 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1_1 -fixed no 477 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[26\] -fixed no 484 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[6\] -fixed no 551 24
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 428 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 529 91
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[12\] -fixed no 555 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[51\] -fixed no 476 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[3\] -fixed no 872 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[157\] -fixed no 487 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed no 525 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[53\] -fixed no 594 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[11\] -fixed no 499 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 548 90
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 872 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed no 514 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts_RNO\[0\] -fixed no 606 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed no 639 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed no 475 142
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 620 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[0\] -fixed no 874 154
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 869 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[5\] -fixed no 477 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[12\] -fixed no 487 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[12\] -fixed no 489 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[152\] -fixed no 483 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/T11.un3_fullilto5_3 -fixed no 526 90
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[1\] -fixed no 624 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0_RNII4O62 -fixed no 493 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 551 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_11 -fixed no 434 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2 -fixed no 540 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[58\] -fixed no 567 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[10\] -fixed no 494 76
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[6\] -fixed no 465 30
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed no 539 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1_1 -fixed no 614 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[176\] -fixed no 455 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 520 91
set_location CommsFPGA_top_0/q\[7\] -fixed no 595 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[13\] -fixed no 485 76
set_location ident_coreinst/IICE_INST/mdiclink_reg\[64\] -fixed no 527 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[1\] -fixed no 556 30
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 837 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[8\] -fixed no 504 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[62\] -fixed no 504 118
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_5 -fixed no 870 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[14\] -fixed no 439 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[1\] -fixed no 495 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed no 530 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[0\] -fixed no 541 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[12\] -fixed no 549 130
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_0 -fixed no 859 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[4\] -fixed no 602 115
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 827 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1_1 -fixed no 510 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[4\] -fixed no 446 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[0\] -fixed no 487 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[8\] -fixed no 481 70
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[15\] -fixed no 469 31
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[6\] -fixed no 872 153
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 428 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[24\] -fixed no 503 124
set_location CFG0_GND_INST -fixed no 829 174
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 429 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[4\] -fixed no 874 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme -fixed no 538 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[5\] -fixed no 457 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_14 -fixed no 553 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0_RNI360D2 -fixed no 461 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 536 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[12\] -fixed no 490 76
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[12\] -fixed no 520 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1_1 -fixed no 585 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed no 549 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed no 531 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[1\] -fixed no 530 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[187\] -fixed no 552 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[22\] -fixed no 532 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed no 513 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[8\] -fixed no 477 60
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[1\] -fixed no 470 106
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[3\] -fixed no 528 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[12\] -fixed no 485 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[9\] -fixed no 462 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[8\] -fixed no 486 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[0\] -fixed no 511 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[5\] -fixed no 449 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[182\] -fixed no 563 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[93\] -fixed no 565 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[56\] -fixed no 588 118
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 616 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1_1 -fixed no 464 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_1 -fixed no 607 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[121\] -fixed no 511 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0 -fixed no 587 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[79\] -fixed no 492 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[1\] -fixed no 451 64
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 520 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0_RNI3E322 -fixed no 553 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[14\] -fixed no 467 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1 -fixed no 457 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[0\] -fixed no 508 103
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 872 183
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 817 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[3\] -fixed no 480 105
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed no 522 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 857 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed no 642 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[0\] -fixed no 508 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed no 582 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 517 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[68\] -fixed no 490 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[9\] -fixed no 457 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0 -fixed no 488 117
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 432 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[15\] -fixed no 547 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed no 645 127
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 873 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 874 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[2\] -fixed no 514 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 847 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1_1 -fixed no 557 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 443 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[4\] -fixed no 454 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0 -fixed no 559 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed no 524 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask_RNI15SM4 -fixed no 507 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed no 587 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[3\] -fixed no 478 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[21\] -fixed no 459 97
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[2\] -fixed no 600 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[0\] -fixed no 555 30
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 816 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed no 471 139
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 620 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIMCCQ\[0\] -fixed no 490 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[5\] -fixed no 458 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[8\] -fixed no 486 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1_1 -fixed no 556 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 516 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1_RNO -fixed no 481 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[3\] -fixed no 465 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[21\] -fixed no 457 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed no 541 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[3\] -fixed no 513 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1 -fixed no 463 123
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[2\] -fixed no 559 97
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[0\] -fixed no 605 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[5\] -fixed no 498 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[15\] -fixed no 487 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un7_tx_enable_9 -fixed no 605 111
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 853 181
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 420 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg -fixed no 444 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 476 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[3\] -fixed no 468 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[18\] -fixed no 458 97
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 440 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_0_a2_RNI4JJV5 -fixed no 505 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[1\] -fixed no 529 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[68\] -fixed no 494 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 531 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 433 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[4\] -fixed no 500 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 410 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0_RNITUUP3 -fixed no 516 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed no 482 190
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 833 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[1\] -fixed no 468 102
set_location ident_coreinst/IICE_INST/mdiclink_reg\[45\] -fixed no 614 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed no 632 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[47\] -fixed no 552 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 854 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_RNI4JF03\[7\] -fixed no 527 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[14\] -fixed no 486 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[63\] -fixed no 489 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[4\] -fixed no 483 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un18_irx_center_sample_0_a3_0_a2 -fixed no 534 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 516 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[5\] -fixed no 530 94
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 441 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[213\] -fixed no 518 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[0\] -fixed no 449 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0_RNIITOG2 -fixed no 558 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1 -fixed no 626 129
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 617 147
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 871 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12\[0\] -fixed no 598 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed no 474 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 852 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[1\] -fixed no 436 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m21_1 -fixed no 444 66
set_location ident_coreinst/IICE_INST/mdiclink_reg\[55\] -fixed no 565 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[9\] -fixed no 546 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[57\] -fixed no 504 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[0\] -fixed no 542 28
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[56\] -fixed no 489 142
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[10\] -fixed no 550 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[11\] -fixed no 466 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed no 619 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 523 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[61\] -fixed no 495 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed no 485 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[3\] -fixed no 464 30
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[3\] -fixed no 536 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed no 542 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0_RNIGFBG2 -fixed no 556 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1 -fixed no 505 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[11\] -fixed no 447 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2 -fixed no 554 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed no 493 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[19\] -fixed no 471 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0_RNI28993 -fixed no 621 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[0\] -fixed no 472 112
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_RNO\[0\] -fixed no 522 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[1\] -fixed no 455 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4 -fixed no 452 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[5\] -fixed no 525 100
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 856 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[5\] -fixed no 864 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed no 495 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed no 576 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[9\] -fixed no 474 70
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 860 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[165\] -fixed no 457 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed no 571 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 552 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed no 545 138
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 855 181
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un7_tx_enable_10 -fixed no 604 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[11\] -fixed no 549 25
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[10\] -fixed no 547 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[4\] -fixed no 435 64
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[7\] -fixed no 547 99
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 508 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 855 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2 -fixed no 461 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[200\] -fixed no 554 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed no 538 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1_1 -fixed no 499 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[11\] -fixed no 490 70
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 548 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 532 94
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_ibScJX_ab_0_a2_0_0_0 -fixed no 533 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[0\] -fixed no 491 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[9\] -fixed no 451 115
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_3 -fixed no 532 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[7\] -fixed no 489 97
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[23\] -fixed no 509 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 -fixed no 218 192
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 615 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[211\] -fixed no 540 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed no 536 189
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_RNI8BJS1 -fixed no 556 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed no 614 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0_RNI6OIF2 -fixed no 519 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[1\] -fixed no 595 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 535 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0 -fixed no 522 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[14\] -fixed no 462 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed no 535 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme3 -fixed no 524 96
set_location CommsFPGA_top_0/idle_line_s_r\[0\] -fixed no 630 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2 -fixed no 521 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[6\] -fixed no 457 51
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3 -fixed no 494 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[74\] -fixed no 486 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[2\] -fixed no 523 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[34\] -fixed no 616 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1 -fixed no 464 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[6\] -fixed no 507 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2_0 -fixed no 451 54
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 622 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed no 585 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[6\] -fixed no 504 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 425 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_6 -fixed no 453 66
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[197\] -fixed no 555 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[3\] -fixed no 469 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[7\] -fixed no 463 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[0\] -fixed no 503 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 497 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[56\] -fixed no 503 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3 -fixed no 508 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[192\] -fixed no 555 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[5\] -fixed no 493 112
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 859 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[105\] -fixed no 522 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[4\] -fixed no 479 102
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 871 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[8\] -fixed no 540 24
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[2\] -fixed no 536 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed no 523 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 867 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[23\] -fixed no 461 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[2\] -fixed no 486 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[18\] -fixed no 559 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0_RNI3DLH2 -fixed no 546 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[217\] -fixed no 567 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[5\] -fixed no 452 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[4\] -fixed no 612 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[2\] -fixed no 486 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[9\] -fixed no 509 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[0\] -fixed no 526 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[143\] -fixed no 469 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed no 503 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2 -fixed no 517 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1_1 -fixed no 566 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[4\] -fixed no 546 99
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[7\] -fixed no 533 100
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 862 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1_1 -fixed no 517 123
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 854 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[1\] -fixed no 626 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0_RNINRK83 -fixed no 495 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[65\] -fixed no 480 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[1\] -fixed no 843 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/REN_d1 -fixed no 624 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed no 524 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[133\] -fixed no 460 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[0\] -fixed no 862 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[3\] -fixed no 451 51
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[37\] -fixed no 584 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 426 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed no 515 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 864 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o -fixed no 559 117
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[0\] -fixed no 558 97
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[0\] -fixed no 601 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[3\] -fixed no 480 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2 -fixed no 870 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2 -fixed no 555 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[9\] -fixed no 479 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0_a2 -fixed no 863 150
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_1_1 -fixed no 557 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0_RNIC7V03 -fixed no 545 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW7 -fixed no 492 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0 -fixed no 540 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed no 618 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 522 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[111\] -fixed no 515 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[8\] -fixed no 482 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[11\] -fixed no 496 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d_r\[1\] -fixed no 624 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[13\] -fixed no 470 31
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 854 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2 -fixed no 561 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[124\] -fixed no 507 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[4\] -fixed no 542 25
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 426 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[71\] -fixed no 514 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in_0_sqmuxa_0_a2 -fixed no 473 57
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\] -fixed no 437 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[6\] -fixed no 441 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1 -fixed no 646 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[70\] -fixed no 488 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[0\] -fixed no 532 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed no 484 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[0\] -fixed no 456 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1_1 -fixed no 625 129
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 835 181
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 830 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1 -fixed no 544 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[3\] -fixed no 545 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_0 -fixed no 483 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY -fixed no 501 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1 -fixed no 519 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[51\] -fixed no 464 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 440 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed no 596 118
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC -fixed no 440 108
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed no 539 139
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[9\] -fixed no 615 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[7\] -fixed no 467 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[10\] -fixed no 518 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[10\] -fixed no 510 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2 -fixed no 488 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[166\] -fixed no 462 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[52\] -fixed no 498 136
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[6\] -fixed no 612 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1_1 -fixed no 538 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[11\] -fixed no 549 24
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_4 -fixed no 866 147
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_112 -fixed no 859 180
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[3\] -fixed no 470 70
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5_2 -fixed no 503 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11_0 -fixed no 451 66
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[22\] -fixed no 466 100
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa -fixed no 541 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0_RNIJ0B32 -fixed no 459 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[65\] -fixed no 449 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[3\] -fixed no 451 52
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed no 529 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[0\] -fixed no 458 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[68\] -fixed no 569 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[5\] -fixed no 444 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed no 601 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[8\] -fixed no 513 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[18\] -fixed no 472 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[11\] -fixed no 493 76
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 431 112
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 833 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 866 181
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[11\] -fixed no 546 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[6\] -fixed no 458 67
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed no 483 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1 -fixed no 557 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[2\] -fixed no 491 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[1\] -fixed no 497 102
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[2\] -fixed no 611 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[11\] -fixed no 496 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[5\] -fixed no 444 63
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[16\] -fixed no 476 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_9 -fixed no 585 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0 -fixed no 486 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[8\] -fixed no 461 30
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[1\] -fixed no 590 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed no 508 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[5\] -fixed no 534 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[23\] -fixed no 475 30
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[10\] -fixed no 560 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[4\] -fixed no 531 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[6\] -fixed no 435 67
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_155_i -fixed no 863 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed no 535 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed no 534 189
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[10\] -fixed no 874 180
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[7\] -fixed no 477 66
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 534 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[8\] -fixed no 444 106
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 867 186
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1 -fixed no 549 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[15\] -fixed no 475 67
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed no 869 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 856 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[10\] -fixed no 515 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[13\] -fixed no 487 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[1\] -fixed no 523 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[5\] -fixed no 544 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[2\] -fixed no 536 88
set_location CommsFPGA_top_0/Phy_Mux_Inst/F_MDI -fixed no 856 177
set_location CommsFPGA_top_0/q\[17\] -fixed no 605 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[11\] -fixed no 483 112
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 620 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[2\] -fixed no 850 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[23\] -fixed no 456 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1_1 -fixed no 466 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[8\] -fixed no 474 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[6\] -fixed no 500 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[2\] -fixed no 495 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed no 499 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[11\] -fixed no 456 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_1_1\[5\] -fixed no 521 105
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[3\] -fixed no 609 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[0\] -fixed no 861 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[66\] -fixed no 553 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed no 486 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[106\] -fixed no 525 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[10\] -fixed no 502 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[2\] -fixed no 460 31
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_8 -fixed no 482 30
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 549 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[1\] -fixed no 468 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[8\] -fixed no 501 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 871 154
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 867 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_o2\[4\] -fixed no 475 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0_RNI90NH2 -fixed no 525 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0 -fixed no 514 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[3\] -fixed no 459 61
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i -fixed no 860 183
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 431 115
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 871 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 849 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[11\] -fixed no 498 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[9\] -fixed no 479 70
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[21\] -fixed no 474 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[218\] -fixed no 564 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[7\] -fixed no 540 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/full_r -fixed no 534 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[7\] -fixed no 477 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0 -fixed no 554 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1_1 -fixed no 517 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1_1 -fixed no 593 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed no 546 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[50\] -fixed no 583 118
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_o2 -fixed no 541 93
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[14\] -fixed no 465 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[15\] -fixed no 499 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a3 -fixed no 855 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 440 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 528 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_1 -fixed no 473 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed no 498 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[8\] -fixed no 473 61
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[24\] -fixed no 510 138
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2 -fixed no 521 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1 -fixed no 497 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[20\] -fixed no 547 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_8 -fixed no 558 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[13\] -fixed no 486 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1 -fixed no 602 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI2NLK1 -fixed no 470 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[85\] -fixed no 541 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNI4F951 -fixed no 430 105
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 849 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[3\] -fixed no 476 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[5\] -fixed no 482 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 519 112
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 870 184
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b13_nvmFL_fx2rbuQ_RNI56V11\[2\] -fixed no 528 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1_1 -fixed no 543 120
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed no 516 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[155\] -fixed no 484 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 542 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[84\] -fixed no 546 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[76\] -fixed no 511 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 869 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0_RNIOLUS2 -fixed no 509 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed no 536 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 524 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 430 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[171\] -fixed no 454 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 426 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[60\] -fixed no 559 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_19 -fixed no 490 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed no 516 93
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[4\] -fixed no 538 97
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed no 548 142
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 867 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0_a2\[0\] -fixed no 499 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[62\] -fixed no 458 112
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 833 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i\[5\] -fixed no 604 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[12\] -fixed no 491 63
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 874 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[10\] -fixed no 484 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1_1 -fixed no 557 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[2\] -fixed no 504 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[11\] -fixed no 496 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 525 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[73\] -fixed no 571 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_9 -fixed no 515 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[8\] -fixed no 450 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed no 498 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[2\] -fixed no 453 51
set_location ident_coreinst/IICE_INST/mdiclink_reg\[20\] -fixed no 460 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1_1 -fixed no 635 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed no 646 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed no 623 124
set_location CommsFPGA_top_0/q\[12\] -fixed no 600 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[6\] -fixed no 872 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_10 -fixed no 557 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[4\] -fixed no 515 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[9\] -fixed no 487 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1_1 -fixed no 511 129
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 436 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[3\] -fixed no 472 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed no 490 190
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 864 184
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 872 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 525 112
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 856 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[14\] -fixed no 438 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[9\] -fixed no 547 28
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[1\] -fixed no 535 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2 -fixed no 451 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[5\] -fixed no 867 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o -fixed no 523 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o4\[5\] -fixed no 873 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[13\] -fixed no 491 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[10\] -fixed no 510 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[185\] -fixed no 556 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 545 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[2\] -fixed no 474 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[1\] -fixed no 544 88
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNI930J\[3\] -fixed no 528 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2 -fixed no 461 120
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_temp -fixed no 442 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/un1_b13_PLF_2grFt_FH911_i_a2 -fixed no 529 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[10\] -fixed no 446 106
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed no 546 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout -fixed no 520 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 870 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[0\] -fixed no 469 103
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X_0_a2 -fixed no 542 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2 -fixed no 569 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[10\] -fixed no 478 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0 -fixed no 618 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 853 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed no 545 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[5\] -fixed no 492 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed no 534 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[4\] -fixed no 511 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed no 535 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 870 183
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 860 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk3.b8_vABZ3qsY -fixed no 517 97
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 875 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNIVLVH\[4\] -fixed no 609 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[5\] -fixed no 490 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[114\] -fixed no 525 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed no 636 127
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb_0_sqmuxa -fixed no 535 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4 -fixed no 467 66
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 831 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2 -fixed no 594 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[4\] -fixed no 476 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed no 538 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[23\] -fixed no 475 31
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un7_tx_enable_11 -fixed no 622 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out_RNO_0 -fixed no 458 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0\[3\] -fixed no 533 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a3 -fixed no 531 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0_RNIB5H73 -fixed no 572 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[1\] -fixed no 556 31
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[8\] -fixed no 480 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 538 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[2\] -fixed no 498 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0_RNI7JGQ1 -fixed no 515 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed no 522 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2 -fixed no 504 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[9\] -fixed no 517 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[25\] -fixed no 459 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[7\] -fixed no 538 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un9_fifo_memre -fixed no 627 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed no 572 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg -fixed no 554 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[14\] -fixed no 492 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1 -fixed no 525 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1 -fixed no 459 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[15\] -fixed no 469 67
set_location ident_coreinst/IICE_INST/mdiclink_reg\[16\] -fixed no 461 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[6\] -fixed no 456 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_a4_1\[0\] -fixed no 538 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1_1 -fixed no 576 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed no 537 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[4\] -fixed no 545 106
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[19\] -fixed no 545 102
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b13_oRB_MqCD2_EdR_0_ -fixed no 535 130
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed no 525 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[11\] -fixed no 483 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0_RNI28AR1 -fixed no 480 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 530 90
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[10\] -fixed no 529 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[12\] -fixed no 484 64
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 439 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[10\] -fixed no 492 76
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[12\] -fixed no 472 31
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed no 548 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[2\] -fixed no 493 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[11\] -fixed no 548 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_11 -fixed no 457 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[7\] -fixed no 482 76
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[1\] -fixed no 437 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[2\] -fixed no 452 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0 -fixed no 569 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed no 486 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed no 623 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[70\] -fixed no 574 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[3\] -fixed no 502 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[2\] -fixed no 438 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[54\] -fixed no 493 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[1\] -fixed no 868 147
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 868 186
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0 -fixed no 560 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_0_0\[4\] -fixed no 449 54
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed no 537 139
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b13_nvmFL_fx2rbuQ_RNIKRTG\[5\] -fixed no 534 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNIJV7V\[3\] -fixed no 494 99
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 471 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 849 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[15\] -fixed no 478 66
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o3_4 -fixed no 599 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[3\] -fixed no 546 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[48\] -fixed no 506 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[0\] -fixed no 555 31
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 866 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 854 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[5\] -fixed no 547 25
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[4\] -fixed no 440 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10 -fixed no 513 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed no 547 138
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_110 -fixed no 869 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[13\] -fixed no 449 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[5\] -fixed no 548 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[156\] -fixed no 490 118
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 869 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[1\] -fixed no 491 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_1 -fixed no 532 93
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[7\] -fixed no 483 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i_RNO\[4\] -fixed no 539 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[12\] -fixed no 504 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_RNO -fixed no 841 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[4\] -fixed no 434 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[0\] -fixed no 455 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[15\] -fixed no 502 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o -fixed no 527 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[87\] -fixed no 494 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[7\] -fixed no 467 69
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 540 103
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 439 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed no 473 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[2\] -fixed no 459 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[1\] -fixed no 494 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_5 -fixed no 524 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1_1 -fixed no 561 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_20 -fixed no 552 27
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[1\] -fixed no 514 106
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[9\] -fixed no 549 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[6\] -fixed no 441 64
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 872 184
set_location ident_coreinst/IICE_INST/mdiclink_reg\[7\] -fixed no 541 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[4\] -fixed no 446 63
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 437 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[140\] -fixed no 458 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_a3 -fixed no 603 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[0\] -fixed no 446 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[123\] -fixed no 510 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[2\] -fixed no 509 106
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[5\] -fixed no 611 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 439 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[7\] -fixed no 487 76
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 861 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i\[5\] -fixed no 523 115
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 871 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed no 869 148
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 816 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[45\] -fixed no 579 118
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed no 544 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[130\] -fixed no 457 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1 -fixed no 508 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 520 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 853 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[0\] -fixed no 625 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[2\] -fixed no 487 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[8\] -fixed no 465 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 523 90
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en4 -fixed no 503 99
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed no 516 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed no 514 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[30\] -fixed no 555 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1_1 -fixed no 523 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[186\] -fixed no 561 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_6\[0\] -fixed no 521 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[17\] -fixed no 558 24
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 413 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un6_fifo_memre -fixed no 628 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 529 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[7\] -fixed no 499 112
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 833 183
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[4\] -fixed no 466 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[21\] -fixed no 557 24
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 548 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[19\] -fixed no 456 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed no 526 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed no 537 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[44\] -fixed no 558 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[38\] -fixed no 560 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_7 -fixed no 478 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[14\] -fixed no 463 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un5_manches_in_dly_0_a3_0_a2 -fixed no 476 105
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[12\] -fixed no 542 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed no 533 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[4\] -fixed no 476 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0 -fixed no 554 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[2\] -fixed no 504 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 858 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[195\] -fixed no 553 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[11\] -fixed no 503 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[20\] -fixed no 461 96
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[22\] -fixed no 560 25
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 431 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0 -fixed no 562 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1_1 -fixed no 446 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[6\] -fixed no 545 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0_RNISUBG3 -fixed no 492 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[203\] -fixed no 559 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 427 121
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 830 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[0\] -fixed no 446 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[0\] -fixed no 479 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[174\] -fixed no 447 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[0\] -fixed no 551 88
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 868 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[1\] -fixed no 842 148
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[3\] -fixed no 532 97
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 541 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2\[0\] -fixed no 525 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 662 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0 -fixed no 541 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[1\] -fixed no 516 111
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed no 635 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[82\] -fixed no 530 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed no 528 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0_RNIH3MK2 -fixed no 558 120
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[14\] -fixed no 620 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_8 -fixed no 558 27
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[20\] -fixed no 465 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en -fixed no 503 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed no 520 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[215\] -fixed no 526 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_o4 -fixed no 471 54
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 854 183
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 830 177
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[26\] -fixed no 535 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[36\] -fixed no 577 124
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[10\] -fixed no 616 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[4\] -fixed no 433 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 438 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m4\[5\] -fixed no 867 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[15\] -fixed no 480 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1_1 -fixed no 543 114
set_location CommsFPGA_top_0/RESET -fixed no 558 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[28\] -fixed no 490 94
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 519 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[1\] -fixed no 447 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[1\] -fixed no 458 31
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[1\] -fixed no 589 114
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed no 485 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0 -fixed no 478 54
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[22\] -fixed no 553 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[6\] -fixed no 468 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[69\] -fixed no 487 129
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 857 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 864 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_phy_address -fixed no 457 58
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[7\] -fixed no 472 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[17\] -fixed no 473 30
set_location ident_coreinst/IICE_INST/mdiclink_reg\[18\] -fixed no 473 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[15\] -fixed no 462 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[12\] -fixed no 479 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[1\] -fixed no 506 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1_1 -fixed no 499 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[3\] -fixed no 470 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[201\] -fixed no 557 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 443 121
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[11\] -fixed no 504 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[2\] -fixed no 474 63
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[11\] -fixed no 545 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[9\] -fixed no 474 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[58\] -fixed no 488 118
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed no 567 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[55\] -fixed no 501 136
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[12\] -fixed no 545 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[1\] -fixed no 482 105
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 861 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[60\] -fixed no 498 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed no 532 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa -fixed no 487 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[73\] -fixed no 481 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en -fixed no 862 153
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed no 543 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1_1 -fixed no 562 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[95\] -fixed no 568 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2 -fixed no 561 105
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 436 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0 -fixed no 459 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2 -fixed no 482 117
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[9\] -fixed no 506 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[20\] -fixed no 481 30
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 840 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[161\] -fixed no 461 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[3\] -fixed no 527 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[7\] -fixed no 543 88
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 865 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0_RNI5KLF3 -fixed no 598 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[15\] -fixed no 490 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 530 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 862 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[7\] -fixed no 463 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 516 106
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line -fixed no 438 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[5\] -fixed no 539 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[94\] -fixed no 566 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[2\] -fixed no 861 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_a4_0 -fixed no 476 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[15\] -fixed no 496 73
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/un1_b13_PLF_2grFt_FH923_i_a2 -fixed no 532 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1_1 -fixed no 543 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[54\] -fixed no 490 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed no 507 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[13\] -fixed no 549 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[7\] -fixed no 489 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[9\] -fixed no 501 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2 -fixed no 564 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[207\] -fixed no 543 118
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 833 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0_RNIECIK2 -fixed no 467 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[0\] -fixed no 460 58
set_location ident_coreinst/IICE_INST/mdiclink_reg\[46\] -fixed no 553 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[21\] -fixed no 550 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[15\] -fixed no 466 70
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[4\] -fixed no 459 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1_1 -fixed no 501 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o3_3 -fixed no 597 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[22\] -fixed no 471 31
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[0\] -fixed no 625 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1_1 -fixed no 576 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[0\] -fixed no 451 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[5\] -fixed no 473 102
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy5_0_a2 -fixed no 529 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed no 537 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_13 -fixed no 563 27
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_RNIIAL6 -fixed no 614 114
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 830 178
set_location ident_coreinst/IICE_INST/mdiclink_reg\[56\] -fixed no 510 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[2\] -fixed no 541 25
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[12\] -fixed no 618 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_i_a2_0\[2\] -fixed no 519 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[3\] -fixed no 526 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[4\] -fixed no 436 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIVBP6\[2\] -fixed no 497 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[3\] -fixed no 508 91
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address -fixed no 456 58
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_set -fixed no 629 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 537 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[81\] -fixed no 535 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[101\] -fixed no 538 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[10\] -fixed no 482 61
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[3\] -fixed no 868 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[11\] -fixed no 488 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[15\] -fixed no 498 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 539 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[196\] -fixed no 556 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[74\] -fixed no 486 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[70\] -fixed no 529 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[7\] -fixed no 443 106
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 870 187
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0 -fixed no 619 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[63\] -fixed no 463 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[47\] -fixed no 580 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_12 -fixed no 550 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2 -fixed no 626 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[9\] -fixed no 462 31
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 869 186
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[11\] -fixed no 539 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s\[0\] -fixed no 617 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[14\] -fixed no 463 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[1\] -fixed no 451 63
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[7\] -fixed no 544 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[0\] -fixed no 491 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed no 612 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[23\] -fixed no 560 94
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[3\] -fixed no 485 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1 -fixed no 501 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[3\] -fixed no 865 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[2\] -fixed no 474 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[3\] -fixed no 581 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2 -fixed no 456 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[2\] -fixed no 434 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[0\] -fixed no 535 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[1\] -fixed no 546 24
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[21\] -fixed no 457 96
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 871 187
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0_RNI1K2R1 -fixed no 466 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed no 536 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed no 619 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1_1 -fixed no 470 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[6\] -fixed no 514 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[3\] -fixed no 497 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0_RNI3BLL2 -fixed no 463 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[21\] -fixed no 557 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[113\] -fixed no 519 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2 -fixed no 629 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[3\] -fixed no 473 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[3\] -fixed no 544 106
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[7\] -fixed no 563 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[6\] -fixed no 461 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[3\] -fixed no 469 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[2\] -fixed no 461 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 548 91
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 549 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed no 493 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0_RNIJ4943 -fixed no 553 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed no 502 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[5\] -fixed no 455 51
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed no 542 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse_d1 -fixed no 628 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIEP3S\[4\] -fixed no 442 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 866 183
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed no 482 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[3\] -fixed no 468 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed no 621 127
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3_0_a2 -fixed no 543 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1 -fixed no 460 111
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX_0_a2 -fixed no 560 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9 -fixed no 493 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_5 -fixed no 454 66
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 619 151
set_location ident_coreinst/IICE_INST/mdiclink_reg\[61\] -fixed no 557 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1 -fixed no 555 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed no 531 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[68\] -fixed no 490 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[2\] -fixed no 523 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 438 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[14\] -fixed no 544 102
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 870 186
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 439 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask -fixed no 517 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed no 536 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed no 481 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[11\] -fixed no 499 76
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_314 -fixed no 432 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[2\] -fixed no 456 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[2\] -fixed no 489 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[2\] -fixed no 495 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[19\] -fixed no 556 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[11\] -fixed no 503 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[57\] -fixed no 500 135
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed no 526 96
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_11 -fixed no 508 114
set_location ident_coreinst/IICE_INST/mdiclink_reg\[21\] -fixed no 468 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[10\] -fixed no 476 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[12\] -fixed no 487 61
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed no 488 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI8AD01\[8\] -fixed no 441 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 868 154
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[27\] -fixed no 507 138
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed no 511 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0_RNI74G03 -fixed no 505 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[42\] -fixed no 511 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[61\] -fixed no 488 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2\[3\] -fixed no 522 111
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3 -fixed no 535 96
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[10\] -fixed no 478 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[1\] -fixed no 465 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[53\] -fixed no 487 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[1\] -fixed no 452 51
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 528 91
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[8\] -fixed no 461 31
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[24\] -fixed no 465 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[12\] -fixed no 477 64
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 545 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[0\] -fixed no 505 91
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[22\] -fixed no 462 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[5\] -fixed no 449 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1_1 -fixed no 621 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_7_i_m4 -fixed no 482 60
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 517 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0_RNIGRM33 -fixed no 555 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[70\] -fixed no 510 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 420 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un12_clk1x_enable_0_a2 -fixed no 531 111
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 612 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[15\] -fixed no 503 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0 -fixed no 547 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[5\] -fixed no 451 73
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 835 175
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[8\] -fixed no 614 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/RS_LATCH.un2_reset_all_pkt_cntrs -fixed no 555 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[148\] -fixed no 460 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 545 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 868 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed no 472 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[1\] -fixed no 560 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[30\] -fixed no 533 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 869 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 826 184
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 873 181
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[2\] -fixed no 544 99
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[0\] -fixed no 469 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[138\] -fixed no 459 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0 -fixed no 466 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[6\] -fixed no 465 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[97\] -fixed no 555 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed no 531 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[67\] -fixed no 561 112
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2 -fixed no 543 93
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[4\] -fixed no 527 88
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[1\] -fixed no 491 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0 -fixed no 491 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[208\] -fixed no 544 115
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 523 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[0\] -fixed no 527 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[26\] -fixed no 482 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[9\] -fixed no 462 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[17\] -fixed no 469 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[12\] -fixed no 488 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[4\] -fixed no 483 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0_RNIE0SD3 -fixed no 530 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_10 -fixed no 440 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[1\] -fixed no 535 88
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[1\] -fixed no 543 99
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed no 535 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1_1 -fixed no 494 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[4\] -fixed no 443 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[2\] -fixed no 563 135
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 537 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1 -fixed no 553 117
set_location CommsFPGA_top_0/q\[23\] -fixed no 611 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1 -fixed no 464 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[12\] -fixed no 543 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIIJ8S -fixed no 511 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[3\] -fixed no 468 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 539 93
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[1\] -fixed no 873 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r -fixed no 539 106
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 546 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[45\] -fixed no 554 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[4\] -fixed no 502 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[0\] -fixed no 457 61
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed no 526 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed no 638 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_o4\[0\] -fixed no 534 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNIQKFC\[3\] -fixed no 529 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[24\] -fixed no 457 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[22\] -fixed no 471 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0 -fixed no 521 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[6\] -fixed no 482 102
set_location ident_coreinst/IICE_INST/mdiclink_reg\[48\] -fixed no 561 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m56 -fixed no 447 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset -fixed no 478 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0_o2\[3\] -fixed no 532 105
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed no 535 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_RNO\[0\] -fixed no 512 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 521 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[11\] -fixed no 486 67
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[3\] -fixed no 545 24
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed no 529 142
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 836 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[164\] -fixed no 458 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[8\] -fixed no 488 63
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed no 533 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[7\] -fixed no 479 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI770H2\[1\] -fixed no 504 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[58\] -fixed no 565 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[1\] -fixed no 863 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[10\] -fixed no 502 73
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 832 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed no 542 118
set_location ident_coreinst/IICE_INST/mdiclink_reg\[71\] -fixed no 575 121
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[0\] -fixed no 549 97
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[5\] -fixed no 536 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_clr -fixed no 864 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[2\] -fixed no 611 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[0\] -fixed no 867 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[10\] -fixed no 507 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[13\] -fixed no 481 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[88\] -fixed no 497 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[120\] -fixed no 505 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memre -fixed no 624 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[16\] -fixed no 467 97
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2 -fixed no 531 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/un1_in_en_1 -fixed no 495 99
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_N_4L5 -fixed no 864 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed no 500 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[5\] -fixed no 546 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[1\] -fixed no 514 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 518 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_2 -fixed no 537 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0_RNIRSCP2 -fixed no 457 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_mdio_rd_wr_0_sqmuxa_0 -fixed no 469 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0_RNI5OCA2 -fixed no 550 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[92\] -fixed no 573 121
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 616 114
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1 -fixed no 662 75
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[1\] -fixed no 433 61
set_location ident_coreinst/IICE_INST/mdiclink_reg\[62\] -fixed no 551 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[10\] -fixed no 472 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1 -fixed no 459 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 512 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1 -fixed no 573 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[26\] -fixed no 506 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[173\] -fixed no 450 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[4\] -fixed no 460 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[11\] -fixed no 503 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIFH0F1 -fixed no 842 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/L1.empty_r_3 -fixed no 537 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2 -fixed no 461 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 534 88
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[4\] -fixed no 436 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[151\] -fixed no 458 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[41\] -fixed no 568 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[9\] -fixed no 478 73
set_location ident_coreinst/IICE_INST/mdiclink_reg\[22\] -fixed no 461 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[1\] -fixed no 507 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed no 470 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[5\] -fixed no 462 57
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 868 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_2 -fixed no 484 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[8\] -fixed no 469 55
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[2\] -fixed no 531 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed no 496 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[3\] -fixed no 531 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0 -fixed no 465 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[4\] -fixed no 496 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[10\] -fixed no 457 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1_1 -fixed no 562 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[3\] -fixed no 502 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[2\] -fixed no 541 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0_RNI1JG82 -fixed no 463 114
set_location CommsFPGA_top_0/un6_debounce_out1_6 -fixed no 621 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[1\] -fixed no 448 61
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY_0_a2 -fixed no 544 93
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_a3\[3\] -fixed no 501 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[104\] -fixed no 529 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[86\] -fixed no 540 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1 -fixed no 537 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[6\] -fixed no 511 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[66\] -fixed no 493 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 866 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[8\] -fixed no 479 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/empty_r -fixed no 537 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[5\] -fixed no 547 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[61\] -fixed no 496 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed no 620 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1_1 -fixed no 511 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0_RNII86L3 -fixed no 614 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[51\] -fixed no 499 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[55\] -fixed no 501 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_1\[5\] -fixed no 519 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[6\] -fixed no 458 66
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[6\] -fixed no 551 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[12\] -fixed no 485 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI7ACV\[3\] -fixed no 511 105
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[11\] -fixed no 617 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2 -fixed no 552 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[12\] -fixed no 459 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0_RNIQBLS1 -fixed no 471 120
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa_0_a2 -fixed no 545 93
set_location ident_coreinst/IICE_INST/mdiclink_reg\[31\] -fixed no 547 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1 -fixed no 498 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[74\] -fixed no 509 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[12\] -fixed no 486 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0_RNIAVLE2 -fixed no 533 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[13\] -fixed no 485 67
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 818 183
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[0\] -fixed no 484 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed no 471 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_RNIHB6D1\[4\] -fixed no 504 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1 -fixed no 536 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[181\] -fixed no 557 118
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_RNI8BJS1_0 -fixed no 553 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0 -fixed no 628 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[13\] -fixed no 470 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2 -fixed no 518 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 408 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[8\] -fixed no 482 97
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 828 177
set_location ident_coreinst/IICE_INST/mdiclink_reg\[14\] -fixed no 480 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed no 548 121
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 864 187
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[9\] -fixed no 464 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 529 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2 -fixed no 570 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[8\] -fixed no 475 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 525 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/REN_d1_RNI1DJ4 -fixed no 867 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[5\] -fixed no 513 90
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 869 184
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 521 139
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 858 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed no 859 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0 -fixed no 500 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_nss_i\[0\] -fixed no 604 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2 -fixed no 502 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 622 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed no 872 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_4 -fixed no 519 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.TX_Enable_7_0_i_o3 -fixed no 513 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 533 91
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 613 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2 -fixed no 531 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[12\] -fixed no 473 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 524 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[70\] -fixed no 488 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[11\] -fixed no 496 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0_RNI0VUV2 -fixed no 578 117
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 825 184
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[4\] -fixed no 529 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1_1 -fixed no 458 123
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 872 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0_o2 -fixed no 448 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 550 91
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[55\] -fixed no 476 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed no 529 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[9\] -fixed no 461 67
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[1\] -fixed no 497 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed no 520 138
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[30\] -fixed no 562 94
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[19\] -fixed no 468 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[2\] -fixed no 474 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[5\] -fixed no 542 99
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[11\] -fixed no 467 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_9 -fixed no 507 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_sqmuxa -fixed no 480 102
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[6\] -fixed no 534 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_10 -fixed no 465 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[6\] -fixed no 442 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[1\] -fixed no 440 67
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[1\] -fixed no 493 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed no 629 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[3\] -fixed no 500 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[2\] -fixed no 505 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_edge_detect -fixed no 860 151
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 443 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2 -fixed no 460 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[1\] -fixed no 445 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_0\[0\] -fixed no 523 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[72\] -fixed no 481 121
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 867 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[149\] -fixed no 456 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[9\] -fixed no 462 70
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 544 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed no 530 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[91\] -fixed no 493 121
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[8\] -fixed no 541 99
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 831 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[139\] -fixed no 463 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[7\] -fixed no 456 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[6\] -fixed no 528 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwe -fixed no 537 90
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[1\] -fixed no 497 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0 -fixed no 467 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[23\] -fixed no 529 102
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed no 516 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[75\] -fixed no 507 136
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 862 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[7\] -fixed no 544 24
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[1\] -fixed no 442 73
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 533 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0 -fixed no 493 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[5\] -fixed no 456 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0_a4_0 -fixed no 447 54
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 621 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[7\] -fixed no 466 66
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[0\] -fixed no 866 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[1\] -fixed no 458 30
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[13\] -fixed no 494 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 865 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed no 524 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[6\] -fixed no 478 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed no 506 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[10\] -fixed no 485 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[3\] -fixed no 537 88
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[1\] -fixed no 590 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[4\] -fixed no 547 88
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed no 509 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 550 90
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[13\] -fixed no 496 67
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 838 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[74\] -fixed no 573 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0_a2 -fixed no 521 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req -fixed no 502 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2 -fixed no 492 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_get_phy_address_0_sqmuxa_0 -fixed no 458 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[6\] -fixed no 484 61
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 829 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[7\] -fixed no 476 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1 -fixed no 522 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed no 529 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed no 529 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[8\] -fixed no 501 111
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 435 108
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_o3\[3\] -fixed no 500 102
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 869 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[14\] -fixed no 492 96
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 520 94
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 868 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[4\] -fixed no 478 97
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[3\] -fixed no 470 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en -fixed no 854 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[2\] -fixed no 528 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[2\] -fixed no 502 76
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed no 491 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1_1 -fixed no 484 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[5\] -fixed no 475 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[73\] -fixed no 508 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[0\] -fixed no 532 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_edge_detect -fixed no 839 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 428 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[60\] -fixed no 497 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_0\[0\] -fixed no 462 54
set_location ident_coreinst/IICE_INST/mdiclink_reg\[32\] -fixed no 569 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden -fixed no 536 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1_1 -fixed no 575 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[48\] -fixed no 586 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed no 620 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[64\] -fixed no 445 115
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed no 532 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[7\] -fixed no 482 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[5\] -fixed no 594 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[110\] -fixed no 516 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO -fixed no 529 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[5\] -fixed no 454 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0 -fixed no 634 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[11\] -fixed no 464 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[205\] -fixed no 553 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1 -fixed no 592 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[52\] -fixed no 466 115
set_location CommsFPGA_top_0/q\[0\] -fixed no 589 154
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed no 504 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0 -fixed no 444 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0 -fixed no 462 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed no 541 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0_1 -fixed no 487 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1_1 -fixed no 570 120
set_location CommsFPGA_top_0/idle_line_s_r\[1\] -fixed no 635 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_0_x2 -fixed no 469 105
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed no 543 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[69\] -fixed no 531 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed no 634 127
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 870 181
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO_1\[5\] -fixed no 875 183
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[11\] -fixed no 497 67
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[0\] -fixed no 605 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1 -fixed no 515 135
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_RNO\[0\] -fixed no 601 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0 -fixed no 473 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[191\] -fixed no 559 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[3\] -fixed no 527 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[13\] -fixed no 496 97
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_0_sqmuxa_2 -fixed no 540 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[59\] -fixed no 573 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[71\] -fixed no 528 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[4\] -fixed no 498 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[154\] -fixed no 480 118
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNO -fixed no 552 96
set_location ident_coreinst/IICE_INST/mdiclink_reg\[29\] -fixed no 549 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[7\] -fixed no 550 88
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[12\] -fixed no 490 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_11 -fixed no 553 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[46\] -fixed no 577 118
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 549 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed no 517 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1_1 -fixed no 571 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[13\] -fixed no 493 67
set_location CommsFPGA_top_0/idle_line_s\[0\] -fixed no 630 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_a2_2 -fixed no 856 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[3\] -fixed no 475 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[20\] -fixed no 462 97
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[20\] -fixed no 478 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2 -fixed no 529 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[2\] -fixed no 529 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0_RNI720U2 -fixed no 623 129
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 830 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[10\] -fixed no 480 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[3\] -fixed no 517 106
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 872 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed no 530 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[2\] -fixed no 474 102
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 437 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[28\] -fixed no 483 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[0\] -fixed no 505 111
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 425 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[4\] -fixed no 436 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[2\] -fixed no 487 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 854 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_0_a2_RNIJ1466 -fixed no 506 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[9\] -fixed no 457 66
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 528 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[3\] -fixed no 495 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[15\] -fixed no 523 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[2\] -fixed no 479 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[4\] -fixed no 514 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[128\] -fixed no 496 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[11\] -fixed no 486 102
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[1\] -fixed no 597 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed no 520 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5_1 -fixed no 510 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 219 192
set_location ident_coreinst/IICE_INST/b5_nUTGT/un13\[2\] -fixed no 496 96
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m4 -fixed no 873 180
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_0_m1_e_2 -fixed no 539 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[184\] -fixed no 558 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[2\] -fixed no 499 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[0\] -fixed no 521 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_0\[8\] -fixed no 463 54
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[71\] -fixed no 491 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[27\] -fixed no 480 94
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[4\] -fixed no 483 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[1\] -fixed no 542 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[27\] -fixed no 487 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a2 -fixed no 445 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[15\] -fixed no 497 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 850 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0 -fixed no 541 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[3\] -fixed no 863 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address_RNO -fixed no 456 57
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[3\] -fixed no 477 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2 -fixed no 474 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa -fixed no 500 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[163\] -fixed no 460 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2 -fixed no 555 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed no 490 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[2\] -fixed no 632 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed no 538 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 874 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[98\] -fixed no 539 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2 -fixed no 498 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[16\] -fixed no 463 96
set_location ident_coreinst/IICE_INST/mdiclink_reg\[44\] -fixed no 602 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed no 482 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[9\] -fixed no 510 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[77\] -fixed no 509 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2 -fixed no 474 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 535 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2 -fixed no 456 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 522 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[0\] -fixed no 503 103
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNICEKT\[8\] -fixed no 441 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0_RNI45V92 -fixed no 460 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 440 121
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_RNIKL9U -fixed no 555 96
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 869 154
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 861 184
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 525 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[54\] -fixed no 584 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2 -fixed no 559 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[58\] -fixed no 495 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4\[1\] -fixed no 476 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[13\] -fixed no 465 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[0\] -fixed no 455 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[12\] -fixed no 483 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/N_580_i -fixed no 533 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[2\] -fixed no 481 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 532 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[52\] -fixed no 498 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 844 154
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[2\] -fixed no 852 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2\[3\] -fixed no 518 105
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 832 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_nYJ_BFM8 -fixed no 527 135
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 863 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[24\] -fixed no 457 99
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 865 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[5\] -fixed no 466 31
set_location CommsFPGA_top_0/q\[8\] -fixed no 596 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[1\] -fixed no 610 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte_valid -fixed no 515 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0_RNI506L3 -fixed no 503 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[0\] -fixed no 444 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0 -fixed no 468 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0 -fixed no 597 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0_RNIGES12 -fixed no 456 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[96\] -fixed no 561 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[18\] -fixed no 559 25
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.clk1x_enable_6_i_0_0_a2_0 -fixed no 516 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 421 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 529 94
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 858 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[14\] -fixed no 448 70
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[6\] -fixed no 457 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 427 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[66\] -fixed no 559 112
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 865 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1 -fixed no 620 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a3\[5\] -fixed no 858 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1_1 -fixed no 575 123
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed no 548 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_311 -fixed no 460 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[103\] -fixed no 533 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed no 543 130
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 438 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[1\] -fixed no 526 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[170\] -fixed no 461 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[13\] -fixed no 488 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0_RNIK7JF3 -fixed no 625 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed no 519 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed no 487 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2 -fixed no 568 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 547 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[13\] -fixed no 521 103
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 544 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[12\] -fixed no 484 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[0\] -fixed no 530 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[4\] -fixed no 509 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 416 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2 -fixed no 616 123
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 828 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[80\] -fixed no 500 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1_1 -fixed no 532 126
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[32\] -fixed no 558 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[3\] -fixed no 462 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1_1 -fixed no 476 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0_RNI7D7D2 -fixed no 519 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 531 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_RNO\[0\] -fixed no 535 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed no 576 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2 -fixed no 464 111
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed no 522 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[4\] -fixed no 602 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 537 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[72\] -fixed no 569 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_ack -fixed no 492 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[6\] -fixed no 463 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[6\] -fixed no 459 73
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[80\] -fixed no 507 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed no 618 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 430 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 852 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[2\] -fixed no 524 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 539 94
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[4\] -fixed no 539 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0 -fixed no 558 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[11\] -fixed no 502 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed no 482 189
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 531 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_RNIRG3I\[11\] -fixed no 525 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[9\] -fixed no 445 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[219\] -fixed no 515 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed no 524 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[9\] -fixed no 488 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[4\] -fixed no 432 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[56\] -fixed no 503 135
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 874 181
set_location ident_coreinst/IICE_INST/mdiclink_reg\[39\] -fixed no 648 127
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 836 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 541 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2 -fixed no 580 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[13\] -fixed no 491 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[2\] -fixed no 861 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[6\] -fixed no 443 63
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM8 -fixed no 524 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[2\] -fixed no 470 60
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_1_sqmuxa -fixed no 559 30
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_315 -fixed no 443 60
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[12\] -fixed no 544 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_0 -fixed no 538 96
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed no 554 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 840 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1 -fixed no 590 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 427 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1 -fixed no 570 126
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 837 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_8_0_iv\[1\] -fixed no 548 30
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[1\] -fixed no 459 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[15\] -fixed no 500 76
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNII1AT -fixed no 846 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[9\] -fixed no 509 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1_1 -fixed no 509 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[13\] -fixed no 491 66
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[3\] -fixed no 501 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[72\] -fixed no 484 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[4\] -fixed no 466 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 873 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[10\] -fixed no 457 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0_RNIC24B3 -fixed no 495 120
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed no 536 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[0\] -fixed no 495 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNIBC6Q\[3\] -fixed no 513 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_24_0 -fixed no 471 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_reg -fixed no 477 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_15 -fixed no 559 27
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P\[1\] -fixed no 859 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_5 -fixed no 616 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_312 -fixed no 433 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_9 -fixed no 488 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1 -fixed no 496 120
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_N_3L3 -fixed no 864 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[2\] -fixed no 521 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed no 498 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[194\] -fixed no 558 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[24\] -fixed no 463 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[5\] -fixed no 456 73
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed no 530 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_timeout_int_clr -fixed no 848 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[0\] -fixed no 456 51
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[31\] -fixed no 557 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1_1 -fixed no 483 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed no 481 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed no 620 127
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 864 186
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 866 184
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 544 103
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 540 100
set_location ident_coreinst/IICE_INST/b13_wRBtT_ME83hHx -fixed no 527 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 529 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0 -fixed no 568 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 422 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed no 481 139
set_location CommsFPGA_top_0/q\[13\] -fixed no 601 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[13\] -fixed no 476 58
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 613 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 525 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un15_imii_mux_control_en -fixed no 855 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[11\] -fixed no 481 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1_1 -fixed no 613 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed no 527 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 423 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1 -fixed no 507 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[3\] -fixed no 506 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_11 -fixed no 548 24
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[64\] -fixed no 482 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[26\] -fixed no 482 93
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed no 480 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[3\] -fixed no 532 111
set_location ident_coreinst/IICE_INST/mdiclink_reg\[10\] -fixed no 468 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[129\] -fixed no 459 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed no 484 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0 -fixed no 462 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[13\] -fixed no 485 66
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8 -fixed no 550 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[4\] -fixed no 539 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 542 91
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[9\] -fixed no 547 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[1\] -fixed no 494 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[16\] -fixed no 562 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[118\] -fixed no 543 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 530 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[60\] -fixed no 481 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed no 519 129
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 619 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[4\] -fixed no 459 30
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un11_rx_center_sample_0_a3_0_a2 -fixed no 518 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[8\] -fixed no 489 76
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 547 100
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[10\] -fixed no 508 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[8\] -fixed no 481 76
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 419 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[51\] -fixed no 499 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_RNIRG3I\[10\] -fixed no 526 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0 -fixed no 475 54
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[28\] -fixed no 536 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[2\] -fixed no 541 88
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[69\] -fixed no 487 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[3\] -fixed no 846 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1 -fixed no 627 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[6\] -fixed no 537 115
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 867 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[71\] -fixed no 568 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed no 477 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 423 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_18 -fixed no 561 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1_1 -fixed no 560 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed no 539 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[13\] -fixed no 475 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[6\] -fixed no 514 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[9\] -fixed no 487 66
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0 -fixed no 512 126
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[2\] -fixed no 466 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1 -fixed no 523 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[3\] -fixed no 532 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5\[0\] -fixed no 875 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 546 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1 -fixed no 553 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[6\] -fixed no 526 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.SUM_0_o4\[4\] -fixed no 482 57
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 829 181
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_2 -fixed no 536 96
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed no 535 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_N_2L1 -fixed no 522 96
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1 -fixed no 664 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[1\] -fixed no 459 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[19\] -fixed no 556 24
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask_RNIFERE -fixed no 510 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[47\] -fixed no 499 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[3\] -fixed no 469 63
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[15\] -fixed no 501 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1_1 -fixed no 554 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[147\] -fixed no 464 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[4\] -fixed no 540 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed no 512 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[14\] -fixed no 477 31
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0 -fixed no 560 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed no 530 136
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_1 -fixed no 554 96
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[5\] -fixed no 445 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[142\] -fixed no 469 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_ns\[1\] -fixed no 857 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_edge_detect -fixed no 850 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[2\] -fixed no 844 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0 -fixed no 592 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[9\] -fixed no 472 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[137\] -fixed no 456 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[63\] -fixed no 541 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[6\] -fixed no 480 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[69\] -fixed no 570 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_0 -fixed no 477 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[2\] -fixed no 866 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[132\] -fixed no 467 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[52\] -fixed no 485 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_13 -fixed no 560 27
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[14\] -fixed no 522 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[6\] -fixed no 500 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1 -fixed no 561 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[10\] -fixed no 543 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0_RNIEBF23 -fixed no 595 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[4\] -fixed no 481 100
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[3\] -fixed no 511 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[11\] -fixed no 486 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2 -fixed no 458 117
set_location CommsFPGA_top_0/q\[6\] -fixed no 594 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 414 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[153\] -fixed no 481 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1_1 -fixed no 645 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed no 522 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[23\] -fixed no 456 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 519 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_i_a2\[2\] -fixed no 516 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[53\] -fixed no 457 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed no 513 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIQ6T1\[0\] -fixed no 434 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0_RNITML33 -fixed no 622 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[72\] -fixed no 484 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[20\] -fixed no 542 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[0\] -fixed no 456 54
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[16\] -fixed no 541 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[5\] -fixed no 534 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[6\] -fixed no 459 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0_RNIFO402 -fixed no 507 126
set_location CommsFPGA_top_0/BIT_CLK -fixed no 616 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[4\] -fixed no 872 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[40\] -fixed no 570 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 547 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1_1 -fixed no 520 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[2\] -fixed no 492 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 563 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2 -fixed no 540 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0_RNII1C62 -fixed no 462 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed no 480 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_4\[0\] -fixed no 470 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[2\] -fixed no 476 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2 -fixed no 505 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 541 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed no 501 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[8\] -fixed no 473 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[6\] -fixed no 460 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[10\] -fixed no 489 63
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 874 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[7\] -fixed no 867 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[0\] -fixed no 605 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNIAD1M\[5\] -fixed no 606 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0 -fixed no 567 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_3_0_a2\[0\] -fixed no 479 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1_1 -fixed no 559 111
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 829 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req_d -fixed no 498 100
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[10\] -fixed no 471 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_8 -fixed no 510 114
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 873 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[183\] -fixed no 557 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[12\] -fixed no 484 76
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[12\] -fixed no 488 103
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed no 860 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[18\] -fixed no 458 96
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 864 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_a2_0_0\[5\] -fixed no 517 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[53\] -fixed no 592 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 469 106
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 550 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed no 512 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed no 507 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[15\] -fixed no 473 67
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 870 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2 -fixed no 511 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2 -fixed no 580 123
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 421 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2 -fixed no 486 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed no 469 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 430 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 431 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_13 -fixed no 478 30
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 871 186
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2 -fixed no 551 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[69\] -fixed no 560 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed no 544 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 530 87
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1_1 -fixed no 526 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[6\] -fixed no 480 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0 -fixed no 560 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[6\] -fixed no 549 88
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed no 523 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[8\] -fixed no 444 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[64\] -fixed no 492 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[0\] -fixed no 540 99
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3_3 -fixed no 492 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[28\] -fixed no 504 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_6\[0\] -fixed no 465 57
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_9 -fixed no 545 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[12\] -fixed no 472 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[178\] -fixed no 556 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[4\] -fixed no 593 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7 -fixed no 534 93
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed no 489 190
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 542 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[14\] -fixed no 449 70
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[67\] -fixed no 483 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[4\] -fixed no 515 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[160\] -fixed no 467 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[11\] -fixed no 486 66
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0_RNIHSQ73 -fixed no 544 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0_RNIEP733 -fixed no 535 126
set_location ident_coreinst/IICE_INST/mdiclink_reg\[73\] -fixed no 491 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[9\] -fixed no 485 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2 -fixed no 461 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[14\] -fixed no 506 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed no 470 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable -fixed no 514 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_12 -fixed no 452 30
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 865 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[2\] -fixed no 600 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[17\] -fixed no 460 96
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[5\] -fixed no 461 64
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[11\] -fixed no 483 67
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[2\] -fixed no 591 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed no 641 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 430 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_4 -fixed no 449 66
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 521 91
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[27\] -fixed no 528 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[8\] -fixed no 516 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[1\] -fixed no 442 67
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 829 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[57\] -fixed no 459 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed no 543 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1\[0\] -fixed no 467 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[12\] -fixed no 493 102
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un7_tx_enable_0 -fixed no 626 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[8\] -fixed no 475 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[2\] -fixed no 545 88
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[0\] -fixed no 505 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un7_tx_enable_12 -fixed no 623 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[0\] -fixed no 588 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[65\] -fixed no 518 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[6\] -fixed no 460 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[13\] -fixed no 480 67
set_location ident_coreinst/IICE_INST/mdiclink_reg\[67\] -fixed no 517 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed no 492 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0 -fixed no 524 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[90\] -fixed no 502 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[16\] -fixed no 463 97
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 866 187
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[0\] -fixed no 437 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2 -fixed no 582 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[64\] -fixed no 482 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[78\] -fixed no 496 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[119\] -fixed no 547 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1_1 -fixed no 622 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iMII_MUX_control_en -fixed no 855 154
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0 -fixed no 530 96
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in -fixed no 474 58
set_location CommsFPGA_top_0/idle_line_s_RNICHO9\[1\] -fixed no 634 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_1 -fixed no 612 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[0\] -fixed no 535 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[25\] -fixed no 514 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[27\] -fixed no 501 121
set_location CommsFPGA_top_0/q\[20\] -fixed no 608 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[8\] -fixed no 471 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout_RNO -fixed no 520 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[9\] -fixed no 481 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[3\] -fixed no 608 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2 -fixed no 642 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_9 -fixed no 462 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[14\] -fixed no 450 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[0\] -fixed no 514 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1_1 -fixed no 503 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[0\] -fixed no 461 58
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed no 534 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_1 -fixed no 512 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NoClock_Detected -fixed no 506 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1 -fixed no 553 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[14\] -fixed no 499 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 851 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[100\] -fixed no 531 127
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 828 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 858 181
set_location ident_coreinst/IICE_INST/mdiclink_reg\[40\] -fixed no 616 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed no 625 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1 -fixed no 633 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[0\] -fixed no 467 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1 -fixed no 572 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[3\] -fixed no 604 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 421 106
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed no 523 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 425 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9 -fixed no 453 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[0\] -fixed no 443 73
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[3\] -fixed no 866 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[3\] -fixed no 432 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[2\] -fixed no 487 58
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[3\] -fixed no 608 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[16\] -fixed no 541 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed no 528 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[2\] -fixed no 528 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[16\] -fixed no 476 31
set_location ident_coreinst/IICE_INST/mdiclink_reg\[33\] -fixed no 566 124
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 862 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[76\] -fixed no 505 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[50\] -fixed no 505 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[5\] -fixed no 453 73
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_1 -fixed no 455 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in -fixed no 447 55
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[13\] -fixed no 554 25
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[1\] -fixed no 462 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_11 -fixed no 524 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[6\] -fixed no 468 57
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 543 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[3\] -fixed no 604 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_11 -fixed no 583 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0 -fixed no 556 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed no 468 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 529 93
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 432 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_rd_wr -fixed no 469 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2 -fixed no 510 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed no 568 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[2\] -fixed no 492 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[0\] -fixed no 535 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o -fixed no 612 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[2\] -fixed no 528 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIQ00G -fixed no 509 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[17\] -fixed no 545 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1_1 -fixed no 463 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed no 533 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable_RNO -fixed no 514 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO_0 -fixed no 532 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m59 -fixed no 482 63
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 507 139
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[15\] -fixed no 546 94
set_location CommsFPGA_top_0/q\[2\] -fixed no 590 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNII2SS1\[1\] -fixed no 593 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 518 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[0\] -fixed no 845 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[15\] -fixed no 460 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0 -fixed no 618 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0 -fixed no 496 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[63\] -fixed no 483 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 865 154
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed no 527 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[2\] -fixed no 854 147
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed no 532 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[9\] -fixed no 476 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[4\] -fixed no 515 90
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[8\] -fixed no 484 70
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[3\] -fixed no 477 102
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 866 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[4\] -fixed no 466 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out -fixed no 464 58
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[193\] -fixed no 553 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[10\] -fixed no 543 25
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3_0 -fixed no 875 180
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[4\] -fixed no 454 70
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 831 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[28\] -fixed no 481 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0 -fixed no 619 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[12\] -fixed no 493 96
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[2\] -fixed no 533 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1_1 -fixed no 591 117
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed no 518 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0 -fixed no 459 120
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 839 178
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[26\] -fixed no 556 94
set_location CommsFPGA_top_0/q_RNO\[0\] -fixed no 589 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed no 469 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[4\] -fixed no 498 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[58\] -fixed no 495 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[2\] -fixed no 514 90
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed no 527 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[15\] -fixed no 503 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns_1 -fixed no 557 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0 -fixed no 528 123
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[1\] -fixed no 557 97
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[2\] -fixed no 504 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[59\] -fixed no 484 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932 -fixed no 450 66
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 541 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[6\] -fixed no 445 70
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 870 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1 -fixed no 561 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 506 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[44\] -fixed no 561 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[2\] -fixed no 492 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 422 106
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[27\] -fixed no 555 94
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[2\] -fixed no 524 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 841 148
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 831 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_2\[0\] -fixed no 468 54
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[25\] -fixed no 554 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1 -fixed no 565 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[9\] -fixed no 509 97
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 424 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[3\] -fixed no 511 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[3\] -fixed no 464 31
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[2\] -fixed no 590 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[10\] -fixed no 497 76
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0_o3 -fixed no 601 114
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 839 184
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[1\] -fixed no 610 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[1\] -fixed no 509 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[11\] -fixed no 456 70
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 535 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[27\] -fixed no 480 93
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[22\] -fixed no 458 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[53\] -fixed no 494 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[72\] -fixed no 515 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[8\] -fixed no 504 96
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 -fixed no 532 130
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3_18 -fixed no 563 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[6\] -fixed no 507 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0_RNI0L6K2 -fixed no 518 120
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 832 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[8\] -fixed no 471 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[5\] -fixed no 473 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[14\] -fixed no 432 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[27\] -fixed no 485 94
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_16 -fixed no 556 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2 -fixed no 448 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0 -fixed no 526 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[212\] -fixed no 525 118
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 824 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[39\] -fixed no 572 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[4\] -fixed no 535 93
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[179\] -fixed no 555 118
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed no 521 138
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 839 181
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2_0_m1_0_a2_0 -fixed no 517 96
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed no 539 130
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed no 534 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_ack -fixed no 497 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1_1 -fixed no 554 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[15\] -fixed no 507 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[6\] -fixed no 511 91
set_location ident_coreinst/IICE_INST/mdiclink_reg\[6\] -fixed no 540 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed no 533 190
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed no 563 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[0\] -fixed no 552 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[4\] -fixed no 514 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[57\] -fixed no 482 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[9\] -fixed no 495 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2 -fixed no 494 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed no 528 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[20\] -fixed no 563 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0_RNI8JTS2 -fixed no 574 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[0\] -fixed no 434 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[12\] -fixed no 493 103
set_location ident_coreinst/IICE_INST/mdiclink_reg\[35\] -fixed no 600 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[37\] -fixed no 631 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2 -fixed no 857 153
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 831 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2 -fixed no 588 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[214\] -fixed no 519 118
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 517 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_0\[7\] -fixed no 461 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_0\[8\] -fixed no 453 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 422 112
set_location CommsFPGA_top_0/q\[18\] -fixed no 606 148
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[14\] -fixed no 544 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2 -fixed no 618 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0_RNI8PLK3 -fixed no 574 123
set_location CommsFPGA_top_0/q\[19\] -fixed no 607 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[12\] -fixed no 475 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_7 -fixed no 441 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[7\] -fixed no 499 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[2\] -fixed no 501 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1_1 -fixed no 548 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed no 624 127
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2_m1_e -fixed no 516 96
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[25\] -fixed no 467 100
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6 -fixed no 543 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1_1 -fixed no 562 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[11\] -fixed no 467 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[6\] -fixed no 547 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable_RNO -fixed no 518 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 547 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[1\] -fixed no 516 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[127\] -fixed no 493 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[1\] -fixed no 527 90
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_reset -fixed no 553 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2_RNI2COS -fixed no 844 150
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 819 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed no 480 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0 -fixed no 499 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1 -fixed no 563 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[122\] -fixed no 512 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[14\] -fixed no 552 25
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[0\] -fixed no 588 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed no 508 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed no 864 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[2\] -fixed no 507 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed no 633 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[19\] -fixed no 456 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.N_73_i -fixed no 481 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_o2\[0\] -fixed no 526 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RE_d1 -fixed no 634 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 853 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 544 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2 -fixed no 574 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[16\] -fixed no 464 97
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNO -fixed no 845 150
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 822 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1_1 -fixed no 629 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[0\] -fixed no 617 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0_RNIGSTK3 -fixed no 566 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2 -fixed no 550 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[6\] -fixed no 443 67
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 524 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[209\] -fixed no 546 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[9\] -fixed no 478 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[150\] -fixed no 457 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 412 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[6\] -fixed no 542 88
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10_RNINGRL -fixed no 442 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[1\] -fixed no 462 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 437 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2 -fixed no 541 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[2\] -fixed no 521 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs13 -fixed no 523 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[7\] -fixed no 596 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[63\] -fixed no 523 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[54\] -fixed no 493 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16_RNIG4F02\[0\] -fixed no 464 63
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0_RNILNQT2 -fixed no 567 120
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_bm\[0\] -fixed no 867 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[0\] -fixed no 522 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1 -fixed no 521 120
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[24\] -fixed no 561 94
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 540 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[55\] -fixed no 486 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0 -fixed no 620 129
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 857 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[4\] -fixed no 438 67
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[12\] -fixed no 475 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[216\] -fixed no 570 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1 -fixed no 510 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[168\] -fixed no 460 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed no 518 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[7\] -fixed no 471 67
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[54\] -fixed no 473 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed no 576 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[1\] -fixed no 533 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[22\] -fixed no 458 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2 -fixed no 517 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[3\] -fixed no 484 100
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 833 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed no 494 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[46\] -fixed no 500 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1_1 -fixed no 513 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[145\] -fixed no 471 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_1 -fixed no 585 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 422 114
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 875 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[59\] -fixed no 502 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[5\] -fixed no 479 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[0\] -fixed no 469 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_end_all_clr -fixed no 874 153
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[60\] -fixed no 470 118
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 853 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[180\] -fixed no 562 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed no 506 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/T11.un3_fullilto5_2 -fixed no 531 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[135\] -fixed no 464 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[6\] -fixed no 871 147
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 834 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[13\] -fixed no 494 96
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 519 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[1\] -fixed no 460 64
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1_1 -fixed no 623 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed no 499 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[3\] -fixed no 531 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 524 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed no 515 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1 -fixed no 573 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[3\] -fixed no 480 58
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23 -fixed no 552 30
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2 -fixed no 639 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[63\] -fixed no 489 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[10\] -fixed no 482 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 436 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[4\] -fixed no 465 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIANT1\[4\] -fixed no 442 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req_RNO -fixed no 499 99
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[9\] -fixed no 509 96
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0 -fixed no 509 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[14\] -fixed no 451 70
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_3 -fixed no 874 150
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO\[5\] -fixed no 873 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[7\] -fixed no 479 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[67\] -fixed no 483 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_0 -fixed no 446 66
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 516 94
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed no 485 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[108\] -fixed no 521 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[14\] -fixed no 439 64
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[13\] -fixed no 554 24
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[5\] -fixed no 513 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 842 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[13\] -fixed no 540 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[9\] -fixed no 476 70
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[2\] -fixed no 631 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2 -fixed no 559 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable -fixed no 460 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[11\] -fixed no 503 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1 -fixed no 577 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0 -fixed no 584 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 852 151
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 861 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_control_reg_en -fixed no 853 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[0\] -fixed no 466 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[9\] -fixed no 461 66
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[15\] -fixed no 553 24
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1_1 -fixed no 538 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[12\] -fixed no 476 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0 -fixed no 530 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 540 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNI94O5\[5\] -fixed no 519 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[7\] -fixed no 860 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 536 91
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0 -fixed no 485 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0_RNIKFPL3 -fixed no 623 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[25\] -fixed no 531 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed no 540 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_8 -fixed no 433 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[13\] -fixed no 488 76
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 875 154
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO -fixed no 545 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer -fixed no 480 30
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[14\] -fixed no 466 73
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[0\] -fixed no 589 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[17\] -fixed no 460 97
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1 -fixed no 458 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden_r -fixed no 536 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1 -fixed no 579 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2\[5\] -fixed no 527 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[6\] -fixed no 442 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_9 -fixed no 445 66
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed no 862 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed no 617 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[6\] -fixed no 443 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0_RNIC0GJ3 -fixed no 564 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1 -fixed no 454 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 443 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNITOVP\[3\] -fixed no 505 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_14 -fixed no 477 30
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[9\] -fixed no 509 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[8\] -fixed no 508 97
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 866 186
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[15\] -fixed no 468 67
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed no 615 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[3\] -fixed no 608 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_1_i_m4 -fixed no 481 60
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[5\] -fixed no 485 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[58\] -fixed no 480 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_a2\[4\] -fixed no 512 105
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 852 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[6\] -fixed no 868 153
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed no 540 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0 -fixed no 594 114
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 871 178
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 546 103
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 515 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[70\] -fixed no 567 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[73\] -fixed no 481 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_3_i_m4_am\[4\] -fixed no 856 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[3\] -fixed no 627 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed no 615 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed no 501 139
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[18\] -fixed no 548 94
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[1\] -fixed no 452 52
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[1\] -fixed no 493 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed no 480 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[4\] -fixed no 483 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[11\] -fixed no 519 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[79\] -fixed no 505 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 505 106
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 618 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0 -fixed no 555 117
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 852 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0 -fixed no 636 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_r -fixed no 618 114
set_location CommsFPGA_top_0/q\[21\] -fixed no 609 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[1\] -fixed no 527 91
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[0\] -fixed no 605 115
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 620 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 534 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[8\] -fixed no 486 76
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1_1 -fixed no 462 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[56\] -fixed no 467 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[1\] -fixed no 520 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[1\] -fixed no 512 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed no 554 118
set_location CommsFPGA_top_0/q\[9\] -fixed no 597 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 531 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[3\] -fixed no 512 90
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2 -fixed no 547 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNO\[0\] -fixed no 536 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 534 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[146\] -fixed no 475 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[3\] -fixed no 476 73
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1_1 -fixed no 449 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 548 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed no 497 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0_RNIA4FR3 -fixed no 586 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_o2_0\[4\] -fixed no 522 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[117\] -fixed no 549 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 409 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0_RNINBR83 -fixed no 556 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[57\] -fixed no 500 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[72\] -fixed no 524 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o -fixed no 465 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[112\] -fixed no 518 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed no 531 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0 -fixed no 465 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[10\] -fixed no 461 70
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[136\] -fixed no 465 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_12 -fixed no 554 27
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed no 531 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_3_0_0_a3 -fixed no 862 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[0\] -fixed no 598 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIO4SI\[3\] -fixed no 489 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0_RNIROLP2 -fixed no 552 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[25\] -fixed no 505 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_17 -fixed no 449 30
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[1\] -fixed no 529 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[17\] -fixed no 558 25
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[7\] -fixed no 506 97
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[8\] -fixed no 472 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_8 -fixed no 442 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[0\] -fixed no 530 88
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0 -fixed no 497 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0 -fixed no 527 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2 -fixed no 537 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[19\] -fixed no 468 30
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[5\] -fixed no 530 93
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[9\] -fixed no 476 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o4\[7\] -fixed no 859 150
set_location ident_coreinst/IICE_INST/mdiclink_reg\[41\] -fixed no 617 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[3\] -fixed no 517 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[14\] -fixed no 552 24
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[7\] -fixed no 515 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 424 112
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[28\] -fixed no 552 94
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 542 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[190\] -fixed no 557 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[5\] -fixed no 460 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[1\] -fixed no 530 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[11\] -fixed no 496 76
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[4\] -fixed no 538 88
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr -fixed no 562 27
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed no 625 127
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed no 627 130
set_location CommsFPGA_top_0/q\[15\] -fixed no 603 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[3\] -fixed no 511 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[23\] -fixed no 456 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[1\] -fixed no 440 73
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[1\] -fixed no 482 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[3\] -fixed no 540 87
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed no 539 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0 -fixed no 444 54
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 869 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_8 -fixed no 470 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0 -fixed no 552 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_2 -fixed no 447 66
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[169\] -fixed no 465 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2 -fixed no 460 120
set_location ident_coreinst/IICE_INST/mdiclink_reg\[51\] -fixed no 513 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1 -fixed no 663 75
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[13\] -fixed no 500 97
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[77\] -fixed no 504 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed no 481 190
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 868 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[2\] -fixed no 453 61
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b8_ubTt3_YG_0_a2 -fixed no 533 99
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_TX_Disable -fixed no 548 31
set_location CommsFPGA_top_0/m2s010_som_sb_0_MAC_MII_TX_EN_i_0 -fixed no 872 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[15\] -fixed no 480 61
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed no 867 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[61\] -fixed no 496 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[65\] -fixed no 480 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0_RNITI3D3 -fixed no 637 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0_RNIBGPS2 -fixed no 624 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0_RNIPLL13 -fixed no 452 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_0_a2 -fixed no 524 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 418 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2 -fixed no 628 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1_1 -fixed no 463 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out_RNO -fixed no 459 54
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[1\] -fixed no 546 25
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2 -fixed no 553 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed no 528 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[0\] -fixed no 559 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[5\] -fixed no 471 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_0\[0\] -fixed no 533 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[1\] -fixed no 600 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[14\] -fixed no 463 64
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[28\] -fixed no 481 94
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[89\] -fixed no 497 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[6\] -fixed no 437 64
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 518 94
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[2\] -fixed no 494 115
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw -fixed no 876 8
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_35 -fixed no 300 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_32 -fixed no 444 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_23 -fixed no 300 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_10 -fixed no 588 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_26 -fixed no 408 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed no 816 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_11 -fixed no 372 194
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RW1_UI_ram_wrapper_1/U2_asyncnonpipe/CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0 -fixed no 516 83
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_14 -fixed no 552 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_33 -fixed no 708 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 -fixed no 516 134
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 18 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_15 -fixed no 744 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_19 -fixed no 624 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_36 -fixed no 336 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_9 -fixed no 516 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_18 -fixed no 780 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_20 -fixed no 852 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 -fixed no 552 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_12 -fixed no 408 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_17 -fixed no 708 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_21 -fixed no 744 134
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 0 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_24 -fixed no 336 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_8 -fixed no 264 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_30 -fixed no 228 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_25 -fixed no 264 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_29 -fixed no 480 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 -fixed no 516 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_28 -fixed no 444 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_13 -fixed no 480 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_6 -fixed no 672 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_31 -fixed no 480 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_22 -fixed no 552 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_16 -fixed no 672 194
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_34 -fixed no 588 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed no 444 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_27 -fixed no 372 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_5 -fixed no 624 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_7 -fixed no 780 134
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux -fixed no 486 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 504 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\] -fixed no 435 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\] -fixed no 492 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rdiff_bus_cry_0 -fixed no 540 90
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 423 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\] -fixed no 480 72
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_378 -fixed no 606 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\] -fixed no 468 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\] -fixed no 441 63
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\] -fixed no 420 120
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux -fixed no 537 99
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_384 -fixed no 612 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\] -fixed no 483 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux -fixed no 489 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\] -fixed no 489 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\] -fixed no 450 72
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_s_376 -fixed no 534 87
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\] -fixed no 480 63
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNII74I\[2\] -fixed no 471 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_s_373 -fixed no 537 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\] -fixed no 498 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\] -fixed no 432 72
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_375 -fixed no 492 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\] -fixed no 480 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\] -fixed no 471 60
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r_cry_cy\[0\] -fixed no 540 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\] -fixed no 588 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\] -fixed no 444 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\] -fixed no 438 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\] -fixed no 453 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\] -fixed no 450 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\] -fixed no 471 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\] -fixed no 453 63
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_381 -fixed no 540 21
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_s_377 -fixed no 543 87
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\] -fixed no 492 72
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_379 -fixed no 819 183
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\] -fixed no 444 69
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_382 -fixed no 456 27
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\] -fixed no 483 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\] -fixed no 498 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\] -fixed no 420 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\] -fixed no 507 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_383 -fixed no 444 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\] -fixed no 468 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\] -fixed no 468 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\] -fixed no 438 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux -fixed no 483 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\] -fixed no 468 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\] -fixed no 480 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\] -fixed no 474 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\] -fixed no 486 72
set_location CommsFPGA_top_0/q_s_374 -fixed no 588 147
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_372 -fixed no 528 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_380 -fixed no 492 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 411 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\] -fixed no 447 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\] -fixed no 432 69
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wdiff_bus_cry_0 -fixed no 516 90
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\] -fixed no 435 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\] -fixed no 486 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\] -fixed no 450 60
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 192
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 664 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 663 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 218 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 665 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 218 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 665 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 218 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 663 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 663 102
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 663 99
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 663 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 662 90
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB21 -fixed no 662 87
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB22 -fixed no 662 81
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB23 -fixed no 663 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 664 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 663 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 663 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 663 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 218 120
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB0 -fixed no 662 111
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 662 150
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 662 147
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 663 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 663 120
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 664 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 664 111
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 662 30
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 662 27
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 662 24
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB0 -fixed no 664 123
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB1 -fixed no 666 114
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB2 -fixed no 666 111
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB3 -fixed no 664 105
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB4 -fixed no 663 93
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB5 -fixed no 663 90
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB6 -fixed no 663 87
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB7 -fixed no 663 81
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB0 -fixed no 219 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB1 -fixed no 663 72
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB10 -fixed no 663 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB11 -fixed no 663 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB12 -fixed no 663 51
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB2 -fixed no 219 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB3 -fixed no 663 69
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB4 -fixed no 219 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB5 -fixed no 663 66
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB6 -fixed no 219 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB7 -fixed no 663 63
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB8 -fixed no 219 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB9 -fixed no 663 60
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 -fixed no 662 192
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB1 -fixed no 662 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10 -fixed no 662 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11 -fixed no 662 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB12 -fixed no 663 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13 -fixed no 663 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14 -fixed no 662 105
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB15 -fixed no 662 102
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB16 -fixed no 662 99
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB17 -fixed no 662 96
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB18 -fixed no 662 93
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB19 -fixed no 662 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2 -fixed no 662 141
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB3 -fixed no 662 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB4 -fixed no 662 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB5 -fixed no 218 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6 -fixed no 662 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7 -fixed no 662 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8 -fixed no 662 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9 -fixed no 662 123
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 183
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 180
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 663 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 663 174
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 663 153
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 663 147
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 186
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 183
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 -fixed no 662 180
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB3 -fixed no 662 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB4 -fixed no 662 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB0 -fixed no 218 72
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB1 -fixed no 662 72
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB10 -fixed no 662 57
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB11 -fixed no 662 54
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB12 -fixed no 662 51
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB2 -fixed no 218 69
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB3 -fixed no 662 69
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB4 -fixed no 218 66
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB5 -fixed no 662 66
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB6 -fixed no 218 63
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB7 -fixed no 662 63
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB8 -fixed no 218 60
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB9 -fixed no 662 60
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_378_CC_0 -fixed no 606 113
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_378_CC_1 -fixed no 612 113
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_0 -fixed no 420 122
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_1 -fixed no 432 122
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 423 116
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 432 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memraddr_r_cry_cy\[0\]_CC_0 -fixed no 540 107
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memwaddr_r_s_376_CC_0 -fixed no 534 89
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 540 92
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rptr_s_377_CC_0 -fixed no 543 89
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 516 92
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 504 92
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_0 -fixed no 435 107
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_1 -fixed no 444 107
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_0 -fixed no 420 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_1 -fixed no 432 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 411 107
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 420 107
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_0 -fixed no 507 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_1 -fixed no 516 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNII74I\[2\]_CC_0 -fixed no 471 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNII74I\[2\]_CC_1 -fixed no 480 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_375_CC_0 -fixed no 492 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_375_CC_1 -fixed no 504 116
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_381_CC_0 -fixed no 540 23
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_381_CC_1 -fixed no 552 23
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_382_CC_0 -fixed no 456 29
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_382_CC_1 -fixed no 468 29
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_380_CC_0 -fixed no 492 107
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\]_CC_0 -fixed no 588 122
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux_CC_0 -fixed no 483 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux_CC_0 -fixed no 489 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux_CC_0 -fixed no 486 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\]_CC_0 -fixed no 432 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\]_CC_0 -fixed no 492 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\]_CC_0 -fixed no 498 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\]_CC_0 -fixed no 486 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\]_CC_0 -fixed no 486 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\]_CC_0 -fixed no 450 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\]_CC_0 -fixed no 498 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\]_CC_0 -fixed no 438 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\]_CC_0 -fixed no 492 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\]_CC_0 -fixed no 468 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\]_CC_0 -fixed no 432 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\]_CC_0 -fixed no 450 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\]_CC_0 -fixed no 444 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\]_CC_0 -fixed no 480 74
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\]_CC_0 -fixed no 480 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\]_CC_0 -fixed no 474 71
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\]_CC_0 -fixed no 453 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\]_CC_0 -fixed no 450 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\]_CC_0 -fixed no 480 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\]_CC_0 -fixed no 483 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\]_CC_0 -fixed no 483 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\]_CC_0 -fixed no 480 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\]_CC_0 -fixed no 438 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\]_CC_0 -fixed no 468 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\]_CC_0 -fixed no 447 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\]_CC_0 -fixed no 453 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\]_CC_0 -fixed no 468 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\]_CC_0 -fixed no 435 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\]_CC_0 -fixed no 444 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\]_CC_0 -fixed no 441 65
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\]_CC_0 -fixed no 471 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\]_CC_0 -fixed no 471 62
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\]_CC_0 -fixed no 489 68
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_383_CC_0 -fixed no 444 53
set_location CommsFPGA_top_0/q_s_374_CC_0 -fixed no 588 149
set_location CommsFPGA_top_0/q_s_374_CC_1 -fixed no 600 149
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_384_CC_0 -fixed no 612 152
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_372_CC_0 -fixed no 528 143
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_372_CC_1 -fixed no 540 143
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_373_CC_0 -fixed no 537 131
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_373_CC_1 -fixed no 540 131
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_0 -fixed no 468 101
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_1 -fixed no 480 101
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux_CC_0 -fixed no 537 101
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_379_CC_0 -fixed no 819 185
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_379_CC_1 -fixed no 828 185
