Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'inter_ref_block_fifo'...
Applying external generics to 'inter_ref_block_fifo'...
Delivering associated files for 'inter_ref_block_fifo'...
Delivering EJava files for 'inter_ref_block_fifo'...
Generating implementation netlist for 'inter_ref_block_fifo'...
INFO:sim - Pre-processing HDL files for 'inter_ref_block_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'inter_ref_block_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'inter_ref_block_fifo'...
Writing Verilog behavioral simulation model for 'inter_ref_block_fifo'...
WARNING:sim - Overwriting existing file
   /afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/fir
   mware/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo/doc/fifo_generato
   r_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo
Delivered 1 file into directory
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'inter_ref_block_fifo'...
Generating ISE project...
XCO file found: inter_ref_block_fifo.xco
XMDF file found: inter_ref_block_fifo_xmdf.tcl
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.asy -view all
-origin_type imported
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.ngc -view all
-origin_type created
Checking file
"/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmw
are/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.ngc" for project
device match ...
File
"/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmw
are/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.ngc" device
information matches project device.
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/fi
   rmware/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/cs.stanford.edu/group/evodevo/u/albertng/SmithWaterman/SmithWaterman/firmwa
re/ISE_m505lx325/ipcore_dir/tmp/_cg/inter_ref_block_fifo.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/inter_ref_block_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
