<stg><name>subconv_1x1_16p_p</name>


<trans_list>

<trans id="1278" from="1" to="2">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="2" to="5">
<condition id="842">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="2" to="3">
<condition id="845">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="3" to="4">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="4" to="2">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="5" to="6">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="6" to="7">
<condition id="757">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="6" to="15">
<condition id="774">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="7" to="8">
<condition id="759">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="7" to="6">
<condition id="772">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="8" to="9">
<condition id="761">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="8" to="7">
<condition id="770">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="9" to="10">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="10" to="11">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="11" to="12">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="12" to="13">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="13" to="14">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="14" to="8">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="15" to="16">
<condition id="776">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="15" to="24">
<condition id="793">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="16" to="17">
<condition id="778">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="16" to="15">
<condition id="791">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="17" to="18">
<condition id="780">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="17" to="16">
<condition id="789">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="18" to="19">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="19" to="20">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="20" to="21">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="21" to="22">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="22" to="23">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="23" to="17">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="24" to="25">
<condition id="795">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="24" to="33">
<condition id="812">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="25" to="26">
<condition id="797">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="25" to="24">
<condition id="810">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="26" to="27">
<condition id="799">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="26" to="25">
<condition id="808">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="27" to="28">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="28" to="29">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="29" to="30">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="30" to="31">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="31" to="32">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="32" to="26">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="33" to="34">
<condition id="814">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="33" to="42">
<condition id="831">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="34" to="35">
<condition id="816">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="34" to="33">
<condition id="829">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="35" to="36">
<condition id="818">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="35" to="34">
<condition id="827">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="36" to="37">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="37" to="38">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="38" to="39">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="39" to="40">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="40" to="41">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="41" to="35">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="42" to="46">
<condition id="846">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="42" to="43">
<condition id="850">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="43" to="44">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="44" to="45">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="45" to="42">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader82.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader80:0  %indvar_flatten4 = phi i14 [ 0, %.preheader82.preheader ], [ %indvar_flatten_next1, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader80:1  %co = phi i6 [ 0, %.preheader82.preheader ], [ %co_cast_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader80:2  %indvar_flatten = phi i10 [ 0, %.preheader82.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader80:3  %h = phi i5 [ 1, %.preheader82.preheader ], [ %h_cast_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader80:4  %w = phi i5 [ 1, %.preheader82.preheader ], [ %w_25, %0 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader80:5  %exitcond_flatten = icmp eq i14 %indvar_flatten4, -4096

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader80:6  %indvar_flatten_next1 = add i14 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:7  br i1 %exitcond_flatten, label %.preheader79.preheader, label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader82:2  %exitcond_flatten8 = icmp eq i10 %indvar_flatten, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten_op = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten8, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader82:0  %co_20 = add i6 %co, 1

]]></Node>
<StgValue><ssdm name="co_20"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader82:3  %h_mid = select i1 %exitcond_flatten8, i5 1, i5 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader82:4  %co_cast_mid2_v = select i1 %exitcond_flatten8, i6 %co_20, i6 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
.preheader82:5  %co_cast_mid2 = zext i6 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82:6  %not_exitcond_flatten = xor i1 %exitcond_flatten8, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader82:7  %exitcond = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82:8  %exitcond54_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond54_mid"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader82:9  %h_21 = add i5 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_21"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader82:10  %tmp_s = or i1 %exitcond54_mid, %exitcond_flatten8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader82:11  %w_mid2 = select i1 %tmp_s, i5 1, i5 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader82:12  %h_cast_mid2 = select i1 %exitcond54_mid, i5 %h_21, i5 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:71  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="6">
<![CDATA[
.preheader82:72  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0">
<![CDATA[
.preheader82:73  switch i6 %co_cast_mid2_v, label %branch95 [
    i6 0, label %branch48
    i6 1, label %branch49
    i6 2, label %branch50
    i6 3, label %branch51
    i6 4, label %branch52
    i6 5, label %branch53
    i6 6, label %branch54
    i6 7, label %branch55
    i6 8, label %branch56
    i6 9, label %branch57
    i6 10, label %branch58
    i6 11, label %branch59
    i6 12, label %branch60
    i6 13, label %branch61
    i6 14, label %branch62
    i6 15, label %branch63
    i6 16, label %branch64
    i6 17, label %branch65
    i6 18, label %branch66
    i6 19, label %branch67
    i6 20, label %branch68
    i6 21, label %branch69
    i6 22, label %branch70
    i6 23, label %branch71
    i6 24, label %branch72
    i6 25, label %branch73
    i6 26, label %branch74
    i6 27, label %branch75
    i6 28, label %branch76
    i6 29, label %branch77
    i6 30, label %branch78
    i6 31, label %branch79
    i6 -32, label %branch80
    i6 -31, label %branch81
    i6 -30, label %branch82
    i6 -29, label %branch83
    i6 -28, label %branch84
    i6 -27, label %branch85
    i6 -26, label %branch86
    i6 -25, label %branch87
    i6 -24, label %branch88
    i6 -23, label %branch89
    i6 -22, label %branch90
    i6 -21, label %branch91
    i6 -20, label %branch92
    i6 -19, label %branch93
    i6 -18, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader82:1  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader82:13  %tmp_406 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h_cast_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="9">
<![CDATA[
.preheader82:14  %p_shl_cast = zext i9 %tmp_406 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader82:15  %tmp_407 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="6">
<![CDATA[
.preheader82:16  %p_shl1_cast = zext i6 %tmp_407 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader82:17  %tmp_262 = add i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="5">
<![CDATA[
.preheader82:18  %w_cast_cast = zext i5 %w_mid2 to i10

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader82:19  %tmp_263 = add i10 %w_cast_cast, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
.preheader82:20  %tmp_331_cast = zext i10 %tmp_263 to i32

]]></Node>
<StgValue><ssdm name="tmp_331_cast"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:21  %ShuffleConvs_1_Downs = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_45, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:22  %ShuffleConvs_1_Downs_144 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_47, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_144"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:23  %ShuffleConvs_1_Downs_145 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_44, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_145"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:24  %ShuffleConvs_1_Downs_146 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_46, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_146"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:25  %ShuffleConvs_1_Downs_147 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_31, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_147"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:26  %ShuffleConvs_1_Downs_148 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_148"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:27  %ShuffleConvs_1_Downs_149 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_41, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_149"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:28  %ShuffleConvs_1_Downs_150 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_34, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_150"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:29  %ShuffleConvs_1_Downs_151 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_35, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_151"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:30  %ShuffleConvs_1_Downs_152 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_37, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_152"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:31  %ShuffleConvs_1_Downs_153 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_39, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_153"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:32  %ShuffleConvs_1_Downs_154 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_154"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:33  %ShuffleConvs_1_Downs_155 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_155"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:34  %ShuffleConvs_1_Downs_156 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_156"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:35  %ShuffleConvs_1_Downs_157 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_157"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:36  %ShuffleConvs_1_Downs_158 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_158"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:37  %ShuffleConvs_1_Downs_159 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_159"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:38  %ShuffleConvs_1_Downs_160 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_36, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_160"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:39  %ShuffleConvs_1_Downs_161 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_30, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_161"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:40  %ShuffleConvs_1_Downs_162 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_29, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_162"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:41  %ShuffleConvs_1_Downs_163 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_28, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_163"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:42  %ShuffleConvs_1_Downs_164 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_43, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_164"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:43  %ShuffleConvs_1_Downs_165 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_32, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_165"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:44  %ShuffleConvs_1_Downs_166 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_33, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_166"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:45  %ShuffleConvs_1_Downs_167 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_40, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_167"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:46  %ShuffleConvs_1_Downs_168 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_42, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_168"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:47  %ShuffleConvs_1_Downs_169 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_38, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_169"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:48  %ShuffleConvs_1_Downs_170 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_170"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:49  %ShuffleConvs_1_Downs_171 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_171"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:50  %ShuffleConvs_1_Downs_172 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_172"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:51  %ShuffleConvs_1_Downs_173 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_173"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:52  %ShuffleConvs_1_Downs_174 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_24, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_174"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:53  %ShuffleConvs_1_Downs_175 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_175"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:54  %ShuffleConvs_1_Downs_176 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_176"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:55  %ShuffleConvs_1_Downs_177 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_177"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:56  %ShuffleConvs_1_Downs_178 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_26, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_178"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:57  %ShuffleConvs_1_Downs_179 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_25, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_179"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:58  %ShuffleConvs_1_Downs_180 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_27, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_180"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:59  %ShuffleConvs_1_Downs_181 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_181"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:60  %ShuffleConvs_1_Downs_182 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_182"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:61  %ShuffleConvs_1_Downs_183 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_183"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:62  %ShuffleConvs_1_Downs_184 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_184"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:63  %ShuffleConvs_1_Downs_185 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_185"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:64  %ShuffleConvs_1_Downs_186 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_186"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:65  %ShuffleConvs_1_Downs_187 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_187"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:66  %ShuffleConvs_1_Downs_188 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_188"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:67  %ShuffleConvs_1_Downs_189 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_189"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader82:68  %ShuffleConvs_1_Downs_190 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_190"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:69  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader82:70  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="6">
<![CDATA[
.preheader82:72  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch94:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch93:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch92:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch91:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch90:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch89:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch88:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch87:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch86:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch85:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch84:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch83:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch82:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch81:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch80:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch79:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch78:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch77:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch76:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch75:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch74:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch73:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch72:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch71:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch70:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch69:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch68:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch67:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch66:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch65:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch64:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch63:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch62:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch61:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch60:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch59:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch58:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch57:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch56:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch55:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch54:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch53:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch52:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch51:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch50:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch49:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch48:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
<literal name="co_cast_mid2_v" val="!23"/>
<literal name="co_cast_mid2_v" val="!24"/>
<literal name="co_cast_mid2_v" val="!25"/>
<literal name="co_cast_mid2_v" val="!26"/>
<literal name="co_cast_mid2_v" val="!27"/>
<literal name="co_cast_mid2_v" val="!28"/>
<literal name="co_cast_mid2_v" val="!29"/>
<literal name="co_cast_mid2_v" val="!30"/>
<literal name="co_cast_mid2_v" val="!31"/>
<literal name="co_cast_mid2_v" val="!32"/>
<literal name="co_cast_mid2_v" val="!33"/>
<literal name="co_cast_mid2_v" val="!34"/>
<literal name="co_cast_mid2_v" val="!35"/>
<literal name="co_cast_mid2_v" val="!36"/>
<literal name="co_cast_mid2_v" val="!37"/>
<literal name="co_cast_mid2_v" val="!38"/>
<literal name="co_cast_mid2_v" val="!39"/>
<literal name="co_cast_mid2_v" val="!40"/>
<literal name="co_cast_mid2_v" val="!41"/>
<literal name="co_cast_mid2_v" val="!42"/>
<literal name="co_cast_mid2_v" val="!43"/>
<literal name="co_cast_mid2_v" val="!44"/>
<literal name="co_cast_mid2_v" val="!45"/>
<literal name="co_cast_mid2_v" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch95:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="co_cast_mid2_v" val="!0"/>
<literal name="co_cast_mid2_v" val="!1"/>
<literal name="co_cast_mid2_v" val="!2"/>
<literal name="co_cast_mid2_v" val="!3"/>
<literal name="co_cast_mid2_v" val="!4"/>
<literal name="co_cast_mid2_v" val="!5"/>
<literal name="co_cast_mid2_v" val="!6"/>
<literal name="co_cast_mid2_v" val="!7"/>
<literal name="co_cast_mid2_v" val="!8"/>
<literal name="co_cast_mid2_v" val="!9"/>
<literal name="co_cast_mid2_v" val="!10"/>
<literal name="co_cast_mid2_v" val="!11"/>
<literal name="co_cast_mid2_v" val="!12"/>
<literal name="co_cast_mid2_v" val="!13"/>
<literal name="co_cast_mid2_v" val="!14"/>
<literal name="co_cast_mid2_v" val="!15"/>
<literal name="co_cast_mid2_v" val="!16"/>
<literal name="co_cast_mid2_v" val="!17"/>
<literal name="co_cast_mid2_v" val="!18"/>
<literal name="co_cast_mid2_v" val="!19"/>
<literal name="co_cast_mid2_v" val="!20"/>
<literal name="co_cast_mid2_v" val="!21"/>
<literal name="co_cast_mid2_v" val="!22"/>
<literal name="co_cast_mid2_v" val="!23"/>
<literal name="co_cast_mid2_v" val="!24"/>
<literal name="co_cast_mid2_v" val="!25"/>
<literal name="co_cast_mid2_v" val="!26"/>
<literal name="co_cast_mid2_v" val="!27"/>
<literal name="co_cast_mid2_v" val="!28"/>
<literal name="co_cast_mid2_v" val="!29"/>
<literal name="co_cast_mid2_v" val="!30"/>
<literal name="co_cast_mid2_v" val="!31"/>
<literal name="co_cast_mid2_v" val="!32"/>
<literal name="co_cast_mid2_v" val="!33"/>
<literal name="co_cast_mid2_v" val="!34"/>
<literal name="co_cast_mid2_v" val="!35"/>
<literal name="co_cast_mid2_v" val="!36"/>
<literal name="co_cast_mid2_v" val="!37"/>
<literal name="co_cast_mid2_v" val="!38"/>
<literal name="co_cast_mid2_v" val="!39"/>
<literal name="co_cast_mid2_v" val="!40"/>
<literal name="co_cast_mid2_v" val="!41"/>
<literal name="co_cast_mid2_v" val="!42"/>
<literal name="co_cast_mid2_v" val="!43"/>
<literal name="co_cast_mid2_v" val="!44"/>
<literal name="co_cast_mid2_v" val="!45"/>
<literal name="co_cast_mid2_v" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %w_25 = add i5 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_25"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader:0  br label %.preheader79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader79:0  %h1 = phi i5 [ %h_9, %2 ], [ 1, %.preheader79.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="5">
<![CDATA[
.preheader79:1  %h1_cast_cast = zext i5 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader79:2  %tmp_264 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="9">
<![CDATA[
.preheader79:3  %p_shl2_cast = zext i9 %tmp_264 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader79:4  %tmp_265 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="6">
<![CDATA[
.preheader79:5  %p_shl3_cast = zext i6 %tmp_265 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79:6  %tmp_266 = add i10 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader79:7  %exitcond29 = icmp eq i5 %h1, -15

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79:8  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79:9  br i1 %exitcond29, label %.preheader75.preheader, label %.preheader78.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:0  br label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader78:0  %w2 = phi i5 [ %w_26, %1 ], [ 1, %.preheader78.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="5">
<![CDATA[
.preheader78:1  %w2_cast_cast3 = zext i5 %w2 to i15

]]></Node>
<StgValue><ssdm name="w2_cast_cast3"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="5">
<![CDATA[
.preheader78:2  %w2_cast_cast = zext i5 %w2 to i10

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader78:3  %tmp_270 = add i10 %tmp_266, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10">
<![CDATA[
.preheader78:4  %tmp_338_cast = zext i10 %tmp_270 to i32

]]></Node>
<StgValue><ssdm name="tmp_338_cast"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:5  %ShuffleConvs_1_Downs_191 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_47, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_191"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:6  %ShuffleConvs_1_Downs_192 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_46, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_192"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:7  %ShuffleConvs_1_Downs_193 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_35, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_193"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:8  %ShuffleConvs_1_Downs_194 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_30, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_194"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:9  %ShuffleConvs_1_Downs_195 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_29, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_195"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:10  %ShuffleConvs_1_Downs_196 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_28, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_196"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:11  %ShuffleConvs_1_Downs_197 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_24, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_197"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:12  %ShuffleConvs_1_Downs_198 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_26, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_198"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:13  %ShuffleConvs_1_Downs_199 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_25, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_199"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:14  %ShuffleConvs_1_Downs_200 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_27, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_200"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:15  %ShuffleConvs_1_Downs_201 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_201"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader78:16  %ShuffleConvs_1_Downs_202 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_202"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader78:17  %exitcond31 = icmp eq i5 %w2, -15

]]></Node>
<StgValue><ssdm name="exitcond31"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:18  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:19  br i1 %exitcond31, label %2, label %.preheader77.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="exitcond31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
.preheader77.preheader:0  br label %.preheader77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_9 = add i5 %h1, 1

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader77:0  %ci = phi i6 [ %ci_9, %.preheader76.preheader ], [ 0, %.preheader77.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
.preheader77:1  %ci_cast = zext i6 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader77:2  %tmp_275 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="10">
<![CDATA[
.preheader77:3  %p_shl6_cast = zext i10 %tmp_275 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader77:4  %tmp_276 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="7">
<![CDATA[
.preheader77:5  %p_shl7_cast = zext i7 %tmp_276 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader77:6  %tmp_277 = add i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader77:7  %tmp_278 = add i11 %h1_cast_cast, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader77:8  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_278, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader77:9  %tmp_408 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_278, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="12">
<![CDATA[
.preheader77:10  %p_shl5_cast = zext i12 %tmp_408 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader77:11  %tmp_279 = add i15 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader77:12  %tmp_280 = add i15 %w2_cast_cast3, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="15">
<![CDATA[
.preheader77:13  %tmp_350_cast = zext i15 %tmp_280 to i32

]]></Node>
<StgValue><ssdm name="tmp_350_cast"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:14  %input_V_addr = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_350_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:15  %weight_0_V_addr = getelementptr [48 x i8]* %weight_0_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:16  %weight_1_V_addr = getelementptr [48 x i8]* %weight_1_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:17  %weight_2_V_addr = getelementptr [48 x i8]* %weight_2_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:18  %weight_3_V_addr = getelementptr [48 x i8]* %weight_3_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:19  %weight_4_V_addr = getelementptr [48 x i8]* %weight_4_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:20  %weight_5_V_addr = getelementptr [48 x i8]* %weight_5_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:21  %weight_24_V_addr = getelementptr [48 x i8]* %weight_24_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_24_V_addr"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:22  %weight_25_V_addr = getelementptr [48 x i8]* %weight_25_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_25_V_addr"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:23  %weight_26_V_addr = getelementptr [48 x i8]* %weight_26_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_26_V_addr"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:24  %weight_27_V_addr = getelementptr [48 x i8]* %weight_27_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_27_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:25  %weight_28_V_addr = getelementptr [48 x i8]* %weight_28_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_28_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader77:26  %weight_29_V_addr = getelementptr [48 x i8]* %weight_29_V, i32 0, i32 %ci_cast

]]></Node>
<StgValue><ssdm name="weight_29_V_addr"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader77:27  %exitcond34 = icmp eq i6 %ci, -16

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader77:28  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader77:29  %ci_9 = add i6 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_9"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader77:30  br i1 %exitcond34, label %1, label %.preheader76.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_26 = add i5 %w2, 1

]]></Node>
<StgValue><ssdm name="w_26"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="301" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="14">
<![CDATA[
.preheader76.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:1  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="14">
<![CDATA[
.preheader76.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:15  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:28  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:41  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:54  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:67  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="315" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:1  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:15  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:16  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:28  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:29  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:41  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:42  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:54  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:55  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="6">
<![CDATA[
.preheader76.preheader:67  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:68  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="333" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:7  %ShuffleConvs_1_Downs_203 = load i8* %ShuffleConvs_1_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_203"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:11  %ShuffleConvs_1_Downs_204 = load i8* %ShuffleConvs_1_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_204"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:16  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:20  %ShuffleConvs_1_Downs_205 = load i8* %ShuffleConvs_1_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_205"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:24  %ShuffleConvs_1_Downs_206 = load i8* %ShuffleConvs_1_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_206"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:29  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:33  %ShuffleConvs_1_Downs_207 = load i8* %ShuffleConvs_1_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_207"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:37  %ShuffleConvs_1_Downs_208 = load i8* %ShuffleConvs_1_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_208"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:42  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:46  %ShuffleConvs_1_Downs_209 = load i8* %ShuffleConvs_1_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_209"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:50  %ShuffleConvs_1_Downs_210 = load i8* %ShuffleConvs_1_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_210"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:55  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:59  %ShuffleConvs_1_Downs_211 = load i8* %ShuffleConvs_1_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_211"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:63  %ShuffleConvs_1_Downs_212 = load i8* %ShuffleConvs_1_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_212"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:68  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:72  %ShuffleConvs_1_Downs_213 = load i8* %ShuffleConvs_1_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_213"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:76  %ShuffleConvs_1_Downs_214 = load i8* %ShuffleConvs_1_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_214"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="351" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:7  %ShuffleConvs_1_Downs_203 = load i8* %ShuffleConvs_1_Downs_191, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_203"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:11  %ShuffleConvs_1_Downs_204 = load i8* %ShuffleConvs_1_Downs_194, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_204"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:16  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:20  %ShuffleConvs_1_Downs_205 = load i8* %ShuffleConvs_1_Downs_192, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_205"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:24  %ShuffleConvs_1_Downs_206 = load i8* %ShuffleConvs_1_Downs_195, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_206"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:29  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:33  %ShuffleConvs_1_Downs_207 = load i8* %ShuffleConvs_1_Downs_193, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_207"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:37  %ShuffleConvs_1_Downs_208 = load i8* %ShuffleConvs_1_Downs_196, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_208"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:42  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:46  %ShuffleConvs_1_Downs_209 = load i8* %ShuffleConvs_1_Downs_197, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_209"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:50  %ShuffleConvs_1_Downs_210 = load i8* %ShuffleConvs_1_Downs_200, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_210"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:55  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:59  %ShuffleConvs_1_Downs_211 = load i8* %ShuffleConvs_1_Downs_201, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_211"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:63  %ShuffleConvs_1_Downs_212 = load i8* %ShuffleConvs_1_Downs_198, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_212"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:68  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:72  %ShuffleConvs_1_Downs_213 = load i8* %ShuffleConvs_1_Downs_202, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_213"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="9">
<![CDATA[
.preheader76.preheader:76  %ShuffleConvs_1_Downs_214 = load i8* %ShuffleConvs_1_Downs_199, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_214"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="369" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret118"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret118, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret118, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:6  %tmp_409 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:8  %tmp_33 = add i8 %ShuffleConvs_1_Downs_203, %tmp_409

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:9  store i8 %tmp_33, i8* %ShuffleConvs_1_Downs_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:10  %tmp_410 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:12  %tmp_35 = add i8 %ShuffleConvs_1_Downs_204, %tmp_410

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:13  store i8 %tmp_35, i8* %ShuffleConvs_1_Downs_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:16  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret119"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:17  %rr_0_V_129 = extractvalue { i16, i16 } %MUL_DP_ret119, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_129"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:18  %rr_1_V_129 = extractvalue { i16, i16 } %MUL_DP_ret119, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_129"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:19  %tmp_411 = trunc i16 %rr_0_V_129 to i8

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:21  %tmp_56_1 = add i8 %ShuffleConvs_1_Downs_205, %tmp_411

]]></Node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:22  store i8 %tmp_56_1, i8* %ShuffleConvs_1_Downs_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:23  %tmp_412 = trunc i16 %rr_1_V_129 to i8

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:25  %tmp_58_1 = add i8 %ShuffleConvs_1_Downs_206, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:26  store i8 %tmp_58_1, i8* %ShuffleConvs_1_Downs_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:29  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret120"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:30  %rr_0_V_130 = extractvalue { i16, i16 } %MUL_DP_ret120, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_130"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:31  %rr_1_V_130 = extractvalue { i16, i16 } %MUL_DP_ret120, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_130"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:32  %tmp_413 = trunc i16 %rr_0_V_130 to i8

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:34  %tmp_56_2 = add i8 %ShuffleConvs_1_Downs_207, %tmp_413

]]></Node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:35  store i8 %tmp_56_2, i8* %ShuffleConvs_1_Downs_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:36  %tmp_414 = trunc i16 %rr_1_V_130 to i8

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:38  %tmp_58_2 = add i8 %ShuffleConvs_1_Downs_208, %tmp_414

]]></Node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:39  store i8 %tmp_58_2, i8* %ShuffleConvs_1_Downs_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:42  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret121"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:43  %rr_0_V_131 = extractvalue { i16, i16 } %MUL_DP_ret121, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_131"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:44  %rr_1_V_131 = extractvalue { i16, i16 } %MUL_DP_ret121, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_131"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:45  %tmp_415 = trunc i16 %rr_0_V_131 to i8

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:47  %tmp_56_3 = add i8 %ShuffleConvs_1_Downs_209, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:48  store i8 %tmp_56_3, i8* %ShuffleConvs_1_Downs_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:49  %tmp_416 = trunc i16 %rr_1_V_131 to i8

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:51  %tmp_58_3 = add i8 %ShuffleConvs_1_Downs_210, %tmp_416

]]></Node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:52  store i8 %tmp_58_3, i8* %ShuffleConvs_1_Downs_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:55  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret122"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:56  %rr_0_V_132 = extractvalue { i16, i16 } %MUL_DP_ret122, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_132"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:57  %rr_1_V_132 = extractvalue { i16, i16 } %MUL_DP_ret122, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_132"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:58  %tmp_417 = trunc i16 %rr_0_V_132 to i8

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:60  %tmp_56_4 = add i8 %ShuffleConvs_1_Downs_211, %tmp_417

]]></Node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:61  store i8 %tmp_56_4, i8* %ShuffleConvs_1_Downs_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:62  %tmp_418 = trunc i16 %rr_1_V_132 to i8

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:64  %tmp_58_4 = add i8 %ShuffleConvs_1_Downs_212, %tmp_418

]]></Node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:65  store i8 %tmp_58_4, i8* %ShuffleConvs_1_Downs_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader76.preheader:68  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret123"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:69  %rr_0_V_133 = extractvalue { i16, i16 } %MUL_DP_ret123, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_133"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="32">
<![CDATA[
.preheader76.preheader:70  %rr_1_V_133 = extractvalue { i16, i16 } %MUL_DP_ret123, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_133"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:71  %tmp_419 = trunc i16 %rr_0_V_133 to i8

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:73  %tmp_56_5 = add i8 %ShuffleConvs_1_Downs_213, %tmp_419

]]></Node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:74  store i8 %tmp_56_5, i8* %ShuffleConvs_1_Downs_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="16">
<![CDATA[
.preheader76.preheader:75  %tmp_420 = trunc i16 %rr_1_V_133 to i8

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader76.preheader:77  %tmp_58_5 = add i8 %ShuffleConvs_1_Downs_214, %tmp_420

]]></Node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader76.preheader:78  store i8 %tmp_58_5, i8* %ShuffleConvs_1_Downs_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:79  br label %.preheader77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader75:0  %h4 = phi i5 [ %h_1, %4 ], [ 1, %.preheader75.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="5">
<![CDATA[
.preheader75:1  %h4_cast_cast = zext i5 %h4 to i11

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader75:2  %tmp_267 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="9">
<![CDATA[
.preheader75:3  %p_shl8_cast = zext i9 %tmp_267 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader75:4  %tmp_268 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="6">
<![CDATA[
.preheader75:5  %p_shl9_cast = zext i6 %tmp_268 to i10

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader75:6  %tmp_269 = add i10 %p_shl9_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader75:7  %exitcond30 = icmp eq i5 %h4, -15

]]></Node>
<StgValue><ssdm name="exitcond30"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:8  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:9  br i1 %exitcond30, label %.preheader71.preheader, label %.preheader74.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="exitcond30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="exitcond30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader74:0  %w5 = phi i5 [ %w_27, %3 ], [ 1, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="5">
<![CDATA[
.preheader74:1  %w5_cast_cast3 = zext i5 %w5 to i15

]]></Node>
<StgValue><ssdm name="w5_cast_cast3"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="5">
<![CDATA[
.preheader74:2  %w5_cast_cast = zext i5 %w5 to i10

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader74:3  %tmp_274 = add i10 %tmp_269, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="10">
<![CDATA[
.preheader74:4  %tmp_342_cast = zext i10 %tmp_274 to i32

]]></Node>
<StgValue><ssdm name="tmp_342_cast"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:5  %ShuffleConvs_1_Downs_215 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_45, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_215"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:6  %ShuffleConvs_1_Downs_216 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_44, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_216"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:7  %ShuffleConvs_1_Downs_217 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_217"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:8  %ShuffleConvs_1_Downs_218 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_218"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:9  %ShuffleConvs_1_Downs_219 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_219"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:10  %ShuffleConvs_1_Downs_220 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_220"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:11  %ShuffleConvs_1_Downs_221 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_221"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:12  %ShuffleConvs_1_Downs_222 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_222"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:13  %ShuffleConvs_1_Downs_223 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_223"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:14  %ShuffleConvs_1_Downs_224 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_224"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:15  %ShuffleConvs_1_Downs_225 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_225"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader74:16  %ShuffleConvs_1_Downs_226 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_226"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader74:17  %exitcond33 = icmp eq i5 %w5, -15

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:18  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:19  br i1 %exitcond33, label %4, label %.preheader73.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.preheader:0  br label %.preheader73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_1 = add i5 %h4, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader73:0  %ci6 = phi i6 [ %ci_10, %.preheader72.preheader ], [ 0, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="6">
<![CDATA[
.preheader73:1  %ci6_cast = zext i6 %ci6 to i32

]]></Node>
<StgValue><ssdm name="ci6_cast"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader73:2  %tmp_285 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="10">
<![CDATA[
.preheader73:3  %p_shl12_cast = zext i10 %tmp_285 to i11

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader73:4  %tmp_286 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="7">
<![CDATA[
.preheader73:5  %p_shl13_cast = zext i7 %tmp_286 to i11

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader73:6  %tmp_287 = add i11 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader73:7  %tmp_288 = add i11 %h4_cast_cast, %tmp_287

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader73:8  %p_shl10_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_288, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader73:9  %tmp_421 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_288, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="12">
<![CDATA[
.preheader73:10  %p_shl11_cast = zext i12 %tmp_421 to i15

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader73:11  %tmp_289 = add i15 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader73:12  %tmp_290 = add i15 %w5_cast_cast3, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="15">
<![CDATA[
.preheader73:13  %tmp_362_cast = zext i15 %tmp_290 to i32

]]></Node>
<StgValue><ssdm name="tmp_362_cast"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:14  %input_V_addr_5 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_5"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:15  %weight_6_V_addr = getelementptr [48 x i8]* %weight_6_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:16  %weight_7_V_addr = getelementptr [48 x i8]* %weight_7_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:17  %weight_8_V_addr = getelementptr [48 x i8]* %weight_8_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:18  %weight_9_V_addr = getelementptr [48 x i8]* %weight_9_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:19  %weight_10_V_addr = getelementptr [48 x i8]* %weight_10_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:20  %weight_11_V_addr = getelementptr [48 x i8]* %weight_11_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:21  %weight_30_V_addr = getelementptr [48 x i8]* %weight_30_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_30_V_addr"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:22  %weight_31_V_addr = getelementptr [48 x i8]* %weight_31_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_31_V_addr"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:23  %weight_32_V_addr = getelementptr [48 x i8]* %weight_32_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_32_V_addr"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:24  %weight_33_V_addr = getelementptr [48 x i8]* %weight_33_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_33_V_addr"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:25  %weight_34_V_addr = getelementptr [48 x i8]* %weight_34_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_34_V_addr"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader73:26  %weight_35_V_addr = getelementptr [48 x i8]* %weight_35_V, i32 0, i32 %ci6_cast

]]></Node>
<StgValue><ssdm name="weight_35_V_addr"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader73:27  %exitcond37 = icmp eq i6 %ci6, -16

]]></Node>
<StgValue><ssdm name="exitcond37"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader73:28  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader73:29  %ci_10 = add i6 %ci6, 1

]]></Node>
<StgValue><ssdm name="ci_10"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader73:30  br i1 %exitcond37, label %3, label %.preheader72.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_27 = add i5 %w5, 1

]]></Node>
<StgValue><ssdm name="w_27"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="492" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="14">
<![CDATA[
.preheader72.preheader:2  %input_V_load_5 = load i8* %input_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="493" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:0  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:1  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="14">
<![CDATA[
.preheader72.preheader:2  %input_V_load_5 = load i8* %input_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:14  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:15  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:27  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:28  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:40  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:41  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:53  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:54  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:66  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:67  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="506" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:0  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:1  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:3  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:14  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:15  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:16  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:27  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:28  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:29  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:40  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:41  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:42  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:53  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:54  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:55  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:66  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="6">
<![CDATA[
.preheader72.preheader:67  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:68  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="524" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:3  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:7  %ShuffleConvs_1_Downs_227 = load i8* %ShuffleConvs_1_Downs_222, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_227"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:11  %ShuffleConvs_1_Downs_228 = load i8* %ShuffleConvs_1_Downs_219, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_228"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:16  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:20  %ShuffleConvs_1_Downs_229 = load i8* %ShuffleConvs_1_Downs_217, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_229"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:24  %ShuffleConvs_1_Downs_230 = load i8* %ShuffleConvs_1_Downs_224, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_230"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:29  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:33  %ShuffleConvs_1_Downs_231 = load i8* %ShuffleConvs_1_Downs_218, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_231"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:37  %ShuffleConvs_1_Downs_232 = load i8* %ShuffleConvs_1_Downs_225, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_232"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:42  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:46  %ShuffleConvs_1_Downs_233 = load i8* %ShuffleConvs_1_Downs_223, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_233"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:50  %ShuffleConvs_1_Downs_234 = load i8* %ShuffleConvs_1_Downs_220, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_234"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:55  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:59  %ShuffleConvs_1_Downs_235 = load i8* %ShuffleConvs_1_Downs_215, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_235"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:63  %ShuffleConvs_1_Downs_236 = load i8* %ShuffleConvs_1_Downs_221, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_236"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:68  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:72  %ShuffleConvs_1_Downs_237 = load i8* %ShuffleConvs_1_Downs_216, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_237"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:76  %ShuffleConvs_1_Downs_238 = load i8* %ShuffleConvs_1_Downs_226, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_238"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="542" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:3  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:7  %ShuffleConvs_1_Downs_227 = load i8* %ShuffleConvs_1_Downs_222, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_227"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:11  %ShuffleConvs_1_Downs_228 = load i8* %ShuffleConvs_1_Downs_219, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_228"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:16  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:20  %ShuffleConvs_1_Downs_229 = load i8* %ShuffleConvs_1_Downs_217, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_229"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:24  %ShuffleConvs_1_Downs_230 = load i8* %ShuffleConvs_1_Downs_224, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_230"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:29  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:33  %ShuffleConvs_1_Downs_231 = load i8* %ShuffleConvs_1_Downs_218, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_231"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:37  %ShuffleConvs_1_Downs_232 = load i8* %ShuffleConvs_1_Downs_225, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_232"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:42  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:46  %ShuffleConvs_1_Downs_233 = load i8* %ShuffleConvs_1_Downs_223, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_233"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:50  %ShuffleConvs_1_Downs_234 = load i8* %ShuffleConvs_1_Downs_220, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_234"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:55  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:59  %ShuffleConvs_1_Downs_235 = load i8* %ShuffleConvs_1_Downs_215, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_235"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:63  %ShuffleConvs_1_Downs_236 = load i8* %ShuffleConvs_1_Downs_221, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_236"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:68  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:72  %ShuffleConvs_1_Downs_237 = load i8* %ShuffleConvs_1_Downs_216, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_237"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="9">
<![CDATA[
.preheader72.preheader:76  %ShuffleConvs_1_Downs_238 = load i8* %ShuffleConvs_1_Downs_226, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_238"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="560" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:3  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret124"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:4  %rr_0_V_134 = extractvalue { i16, i16 } %MUL_DP_ret124, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_134"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:5  %rr_1_V_134 = extractvalue { i16, i16 } %MUL_DP_ret124, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_134"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:6  %tmp_422 = trunc i16 %rr_0_V_134 to i8

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:8  %tmp_37 = add i8 %ShuffleConvs_1_Downs_227, %tmp_422

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:9  store i8 %tmp_37, i8* %ShuffleConvs_1_Downs_222, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:10  %tmp_423 = trunc i16 %rr_1_V_134 to i8

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:12  %tmp_39 = add i8 %ShuffleConvs_1_Downs_228, %tmp_423

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:13  store i8 %tmp_39, i8* %ShuffleConvs_1_Downs_219, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:16  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret125"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:17  %rr_0_V_135 = extractvalue { i16, i16 } %MUL_DP_ret125, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_135"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:18  %rr_1_V_135 = extractvalue { i16, i16 } %MUL_DP_ret125, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_135"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:19  %tmp_424 = trunc i16 %rr_0_V_135 to i8

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:21  %tmp_61_1 = add i8 %ShuffleConvs_1_Downs_229, %tmp_424

]]></Node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:22  store i8 %tmp_61_1, i8* %ShuffleConvs_1_Downs_217, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:23  %tmp_425 = trunc i16 %rr_1_V_135 to i8

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:25  %tmp_63_1 = add i8 %ShuffleConvs_1_Downs_230, %tmp_425

]]></Node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:26  store i8 %tmp_63_1, i8* %ShuffleConvs_1_Downs_224, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:29  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret126"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:30  %rr_0_V_136 = extractvalue { i16, i16 } %MUL_DP_ret126, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_136"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:31  %rr_1_V_136 = extractvalue { i16, i16 } %MUL_DP_ret126, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_136"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:32  %tmp_426 = trunc i16 %rr_0_V_136 to i8

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:34  %tmp_61_2 = add i8 %ShuffleConvs_1_Downs_231, %tmp_426

]]></Node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:35  store i8 %tmp_61_2, i8* %ShuffleConvs_1_Downs_218, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:36  %tmp_427 = trunc i16 %rr_1_V_136 to i8

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:38  %tmp_63_2 = add i8 %ShuffleConvs_1_Downs_232, %tmp_427

]]></Node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:39  store i8 %tmp_63_2, i8* %ShuffleConvs_1_Downs_225, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:42  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret127"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:43  %rr_0_V_137 = extractvalue { i16, i16 } %MUL_DP_ret127, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_137"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:44  %rr_1_V_137 = extractvalue { i16, i16 } %MUL_DP_ret127, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_137"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:45  %tmp_428 = trunc i16 %rr_0_V_137 to i8

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:47  %tmp_61_3 = add i8 %ShuffleConvs_1_Downs_233, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:48  store i8 %tmp_61_3, i8* %ShuffleConvs_1_Downs_223, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:49  %tmp_429 = trunc i16 %rr_1_V_137 to i8

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:51  %tmp_63_3 = add i8 %ShuffleConvs_1_Downs_234, %tmp_429

]]></Node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:52  store i8 %tmp_63_3, i8* %ShuffleConvs_1_Downs_220, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:55  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret128"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:56  %rr_0_V_138 = extractvalue { i16, i16 } %MUL_DP_ret128, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_138"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:57  %rr_1_V_138 = extractvalue { i16, i16 } %MUL_DP_ret128, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_138"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:58  %tmp_430 = trunc i16 %rr_0_V_138 to i8

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:60  %tmp_61_4 = add i8 %ShuffleConvs_1_Downs_235, %tmp_430

]]></Node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:61  store i8 %tmp_61_4, i8* %ShuffleConvs_1_Downs_215, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:62  %tmp_431 = trunc i16 %rr_1_V_138 to i8

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:64  %tmp_63_4 = add i8 %ShuffleConvs_1_Downs_236, %tmp_431

]]></Node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:65  store i8 %tmp_63_4, i8* %ShuffleConvs_1_Downs_221, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader72.preheader:68  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load_5)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret129"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:69  %rr_0_V_139 = extractvalue { i16, i16 } %MUL_DP_ret129, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_139"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="32">
<![CDATA[
.preheader72.preheader:70  %rr_1_V_139 = extractvalue { i16, i16 } %MUL_DP_ret129, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_139"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:71  %tmp_432 = trunc i16 %rr_0_V_139 to i8

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:73  %tmp_61_5 = add i8 %ShuffleConvs_1_Downs_237, %tmp_432

]]></Node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:74  store i8 %tmp_61_5, i8* %ShuffleConvs_1_Downs_216, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="16">
<![CDATA[
.preheader72.preheader:75  %tmp_433 = trunc i16 %rr_1_V_139 to i8

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader72.preheader:77  %tmp_63_5 = add i8 %ShuffleConvs_1_Downs_238, %tmp_433

]]></Node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader72.preheader:78  store i8 %tmp_63_5, i8* %ShuffleConvs_1_Downs_226, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.preheader:79  br label %.preheader73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader71:0  %h8 = phi i5 [ %h_2, %6 ], [ 1, %.preheader71.preheader ]

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="5">
<![CDATA[
.preheader71:1  %h8_cast9_cast = zext i5 %h8 to i11

]]></Node>
<StgValue><ssdm name="h8_cast9_cast"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader71:2  %tmp_271 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h8, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="9">
<![CDATA[
.preheader71:3  %p_shl14_cast = zext i9 %tmp_271 to i10

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader71:4  %tmp_272 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="6">
<![CDATA[
.preheader71:5  %p_shl15_cast = zext i6 %tmp_272 to i10

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader71:6  %tmp_273 = add i10 %p_shl15_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader71:7  %exitcond32 = icmp eq i5 %h8, -15

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:8  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71:9  br i1 %exitcond32, label %.preheader67.preheader, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:0  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader:0  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="627" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader70:0  %w9 = phi i5 [ %w_28, %5 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="w9"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="15" op_0_bw="5">
<![CDATA[
.preheader70:1  %w9_cast8_cast3 = zext i5 %w9 to i15

]]></Node>
<StgValue><ssdm name="w9_cast8_cast3"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="5">
<![CDATA[
.preheader70:2  %w9_cast8_cast = zext i5 %w9 to i10

]]></Node>
<StgValue><ssdm name="w9_cast8_cast"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70:3  %tmp_284 = add i10 %tmp_273, %w9_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="10">
<![CDATA[
.preheader70:4  %tmp_354_cast = zext i10 %tmp_284 to i32

]]></Node>
<StgValue><ssdm name="tmp_354_cast"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:5  %ShuffleConvs_1_Downs_239 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_239"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:6  %ShuffleConvs_1_Downs_240 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_41, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_240"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:7  %ShuffleConvs_1_Downs_241 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_39, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_241"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:8  %ShuffleConvs_1_Downs_242 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_242"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:9  %ShuffleConvs_1_Downs_243 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_243"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:10  %ShuffleConvs_1_Downs_244 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_244"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:11  %ShuffleConvs_1_Downs_245 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_43, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_245"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:12  %ShuffleConvs_1_Downs_246 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_40, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_246"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:13  %ShuffleConvs_1_Downs_247 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_42, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_247"/></StgValue>
</operation>

<operation id="641" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:14  %ShuffleConvs_1_Downs_248 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_38, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_248"/></StgValue>
</operation>

<operation id="642" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:15  %ShuffleConvs_1_Downs_249 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_249"/></StgValue>
</operation>

<operation id="643" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70:16  %ShuffleConvs_1_Downs_250 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_354_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_250"/></StgValue>
</operation>

<operation id="644" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader70:17  %exitcond36 = icmp eq i5 %w9, -15

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="645" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:18  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="646" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:19  br i1 %exitcond36, label %6, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_2 = add i5 %h8, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="649" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader69:0  %ci10 = phi i6 [ %ci_11, %.preheader68.preheader ], [ 0, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="ci10"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="6">
<![CDATA[
.preheader69:1  %ci10_cast7 = zext i6 %ci10 to i32

]]></Node>
<StgValue><ssdm name="ci10_cast7"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader69:2  %tmp_292 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="10">
<![CDATA[
.preheader69:3  %p_shl18_cast = zext i10 %tmp_292 to i11

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader69:4  %tmp_293 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="7">
<![CDATA[
.preheader69:5  %p_shl19_cast = zext i7 %tmp_293 to i11

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader69:6  %tmp_294 = add i11 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader69:7  %tmp_295 = add i11 %h8_cast9_cast, %tmp_294

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader69:8  %p_shl16_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_295, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader69:9  %tmp_434 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_295, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="15" op_0_bw="12">
<![CDATA[
.preheader69:10  %p_shl17_cast = zext i12 %tmp_434 to i15

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader69:11  %tmp_296 = add i15 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader69:12  %tmp_297 = add i15 %w9_cast8_cast3, %tmp_296

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="15">
<![CDATA[
.preheader69:13  %tmp_371_cast = zext i15 %tmp_297 to i32

]]></Node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:14  %input_V_addr_6 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_6"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:15  %weight_12_V_addr = getelementptr [48 x i8]* %weight_12_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:16  %weight_13_V_addr = getelementptr [48 x i8]* %weight_13_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:17  %weight_14_V_addr = getelementptr [48 x i8]* %weight_14_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:18  %weight_15_V_addr = getelementptr [48 x i8]* %weight_15_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:19  %weight_16_V_addr = getelementptr [48 x i8]* %weight_16_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:20  %weight_17_V_addr = getelementptr [48 x i8]* %weight_17_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:21  %weight_36_V_addr = getelementptr [48 x i8]* %weight_36_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_36_V_addr"/></StgValue>
</operation>

<operation id="672" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:22  %weight_37_V_addr = getelementptr [48 x i8]* %weight_37_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_37_V_addr"/></StgValue>
</operation>

<operation id="673" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:23  %weight_38_V_addr = getelementptr [48 x i8]* %weight_38_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_38_V_addr"/></StgValue>
</operation>

<operation id="674" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:24  %weight_39_V_addr = getelementptr [48 x i8]* %weight_39_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_39_V_addr"/></StgValue>
</operation>

<operation id="675" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:25  %weight_40_V_addr = getelementptr [48 x i8]* %weight_40_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_40_V_addr"/></StgValue>
</operation>

<operation id="676" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:26  %weight_41_V_addr = getelementptr [48 x i8]* %weight_41_V, i32 0, i32 %ci10_cast7

]]></Node>
<StgValue><ssdm name="weight_41_V_addr"/></StgValue>
</operation>

<operation id="677" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader69:27  %exitcond39 = icmp eq i6 %ci10, -16

]]></Node>
<StgValue><ssdm name="exitcond39"/></StgValue>
</operation>

<operation id="678" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:28  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader69:29  %ci_11 = add i6 %ci10, 1

]]></Node>
<StgValue><ssdm name="ci_11"/></StgValue>
</operation>

<operation id="680" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:30  br i1 %exitcond39, label %5, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_28 = add i5 %w9, 1

]]></Node>
<StgValue><ssdm name="w_28"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="683" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="14">
<![CDATA[
.preheader68.preheader:2  %input_V_load_6 = load i8* %input_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="684" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:1  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="14">
<![CDATA[
.preheader68.preheader:2  %input_V_load_6 = load i8* %input_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:14  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:15  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:27  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:28  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:40  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:41  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:53  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:54  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:66  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:67  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="697" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:1  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:3  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:14  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:15  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:16  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:27  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:28  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:29  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:40  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:41  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:42  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:53  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="710" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:54  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="711" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:55  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="712" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:66  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="713" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="6">
<![CDATA[
.preheader68.preheader:67  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="714" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:68  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="715" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:3  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:7  %ShuffleConvs_1_Downs_251 = load i8* %ShuffleConvs_1_Downs_245, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_251"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:11  %ShuffleConvs_1_Downs_252 = load i8* %ShuffleConvs_1_Downs_250, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_252"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:16  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:20  %ShuffleConvs_1_Downs_253 = load i8* %ShuffleConvs_1_Downs_247, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_253"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:24  %ShuffleConvs_1_Downs_254 = load i8* %ShuffleConvs_1_Downs_242, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_254"/></StgValue>
</operation>

<operation id="721" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:29  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="722" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:33  %ShuffleConvs_1_Downs_255 = load i8* %ShuffleConvs_1_Downs_240, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_255"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:37  %ShuffleConvs_1_Downs_256 = load i8* %ShuffleConvs_1_Downs_239, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_256"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:42  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:46  %ShuffleConvs_1_Downs_257 = load i8* %ShuffleConvs_1_Downs_246, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_257"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:50  %ShuffleConvs_1_Downs_258 = load i8* %ShuffleConvs_1_Downs_249, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_258"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:55  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:59  %ShuffleConvs_1_Downs_259 = load i8* %ShuffleConvs_1_Downs_241, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_259"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:63  %ShuffleConvs_1_Downs_260 = load i8* %ShuffleConvs_1_Downs_243, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_260"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:68  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:72  %ShuffleConvs_1_Downs_261 = load i8* %ShuffleConvs_1_Downs_248, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_261"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:76  %ShuffleConvs_1_Downs_262 = load i8* %ShuffleConvs_1_Downs_244, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_262"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="733" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:3  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:7  %ShuffleConvs_1_Downs_251 = load i8* %ShuffleConvs_1_Downs_245, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_251"/></StgValue>
</operation>

<operation id="735" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:11  %ShuffleConvs_1_Downs_252 = load i8* %ShuffleConvs_1_Downs_250, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_252"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:16  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:20  %ShuffleConvs_1_Downs_253 = load i8* %ShuffleConvs_1_Downs_247, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_253"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:24  %ShuffleConvs_1_Downs_254 = load i8* %ShuffleConvs_1_Downs_242, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_254"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:29  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="740" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:33  %ShuffleConvs_1_Downs_255 = load i8* %ShuffleConvs_1_Downs_240, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_255"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:37  %ShuffleConvs_1_Downs_256 = load i8* %ShuffleConvs_1_Downs_239, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_256"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:42  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:46  %ShuffleConvs_1_Downs_257 = load i8* %ShuffleConvs_1_Downs_246, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_257"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:50  %ShuffleConvs_1_Downs_258 = load i8* %ShuffleConvs_1_Downs_249, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_258"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:55  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:59  %ShuffleConvs_1_Downs_259 = load i8* %ShuffleConvs_1_Downs_241, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_259"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:63  %ShuffleConvs_1_Downs_260 = load i8* %ShuffleConvs_1_Downs_243, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_260"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:68  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:72  %ShuffleConvs_1_Downs_261 = load i8* %ShuffleConvs_1_Downs_248, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_261"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="9">
<![CDATA[
.preheader68.preheader:76  %ShuffleConvs_1_Downs_262 = load i8* %ShuffleConvs_1_Downs_244, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_262"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="751" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:3  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret130"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:4  %rr_0_V_140 = extractvalue { i16, i16 } %MUL_DP_ret130, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_140"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:5  %rr_1_V_140 = extractvalue { i16, i16 } %MUL_DP_ret130, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_140"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:6  %tmp_438 = trunc i16 %rr_0_V_140 to i8

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:8  %tmp_41 = add i8 %ShuffleConvs_1_Downs_251, %tmp_438

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:9  store i8 %tmp_41, i8* %ShuffleConvs_1_Downs_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:10  %tmp_439 = trunc i16 %rr_1_V_140 to i8

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:12  %tmp_43 = add i8 %ShuffleConvs_1_Downs_252, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:13  store i8 %tmp_43, i8* %ShuffleConvs_1_Downs_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:16  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret131"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:17  %rr_0_V_141 = extractvalue { i16, i16 } %MUL_DP_ret131, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_141"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:18  %rr_1_V_141 = extractvalue { i16, i16 } %MUL_DP_ret131, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_141"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:19  %tmp_440 = trunc i16 %rr_0_V_141 to i8

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:21  %tmp_66_1 = add i8 %ShuffleConvs_1_Downs_253, %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_66_1"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:22  store i8 %tmp_66_1, i8* %ShuffleConvs_1_Downs_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:23  %tmp_441 = trunc i16 %rr_1_V_141 to i8

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:25  %tmp_68_1 = add i8 %ShuffleConvs_1_Downs_254, %tmp_441

]]></Node>
<StgValue><ssdm name="tmp_68_1"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:26  store i8 %tmp_68_1, i8* %ShuffleConvs_1_Downs_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:29  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret132"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:30  %rr_0_V_142 = extractvalue { i16, i16 } %MUL_DP_ret132, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_142"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:31  %rr_1_V_142 = extractvalue { i16, i16 } %MUL_DP_ret132, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_142"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:32  %tmp_442 = trunc i16 %rr_0_V_142 to i8

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:34  %tmp_66_2 = add i8 %ShuffleConvs_1_Downs_255, %tmp_442

]]></Node>
<StgValue><ssdm name="tmp_66_2"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:35  store i8 %tmp_66_2, i8* %ShuffleConvs_1_Downs_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:36  %tmp_443 = trunc i16 %rr_1_V_142 to i8

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:38  %tmp_68_2 = add i8 %ShuffleConvs_1_Downs_256, %tmp_443

]]></Node>
<StgValue><ssdm name="tmp_68_2"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:39  store i8 %tmp_68_2, i8* %ShuffleConvs_1_Downs_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:42  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret133"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:43  %rr_0_V_143 = extractvalue { i16, i16 } %MUL_DP_ret133, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_143"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:44  %rr_1_V_143 = extractvalue { i16, i16 } %MUL_DP_ret133, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_143"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:45  %tmp_444 = trunc i16 %rr_0_V_143 to i8

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:47  %tmp_66_3 = add i8 %ShuffleConvs_1_Downs_257, %tmp_444

]]></Node>
<StgValue><ssdm name="tmp_66_3"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:48  store i8 %tmp_66_3, i8* %ShuffleConvs_1_Downs_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:49  %tmp_445 = trunc i16 %rr_1_V_143 to i8

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:51  %tmp_68_3 = add i8 %ShuffleConvs_1_Downs_258, %tmp_445

]]></Node>
<StgValue><ssdm name="tmp_68_3"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:52  store i8 %tmp_68_3, i8* %ShuffleConvs_1_Downs_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:55  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret134"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:56  %rr_0_V_144 = extractvalue { i16, i16 } %MUL_DP_ret134, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_144"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:57  %rr_1_V_144 = extractvalue { i16, i16 } %MUL_DP_ret134, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_144"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:58  %tmp_446 = trunc i16 %rr_0_V_144 to i8

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:60  %tmp_66_4 = add i8 %ShuffleConvs_1_Downs_259, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_66_4"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:61  store i8 %tmp_66_4, i8* %ShuffleConvs_1_Downs_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:62  %tmp_447 = trunc i16 %rr_1_V_144 to i8

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:64  %tmp_68_4 = add i8 %ShuffleConvs_1_Downs_260, %tmp_447

]]></Node>
<StgValue><ssdm name="tmp_68_4"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:65  store i8 %tmp_68_4, i8* %ShuffleConvs_1_Downs_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader68.preheader:68  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load_6)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret135"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:69  %rr_0_V_145 = extractvalue { i16, i16 } %MUL_DP_ret135, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_145"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="32">
<![CDATA[
.preheader68.preheader:70  %rr_1_V_145 = extractvalue { i16, i16 } %MUL_DP_ret135, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_145"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:71  %tmp_448 = trunc i16 %rr_0_V_145 to i8

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:73  %tmp_66_5 = add i8 %ShuffleConvs_1_Downs_261, %tmp_448

]]></Node>
<StgValue><ssdm name="tmp_66_5"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:74  store i8 %tmp_66_5, i8* %ShuffleConvs_1_Downs_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="16">
<![CDATA[
.preheader68.preheader:75  %tmp_449 = trunc i16 %rr_1_V_145 to i8

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader68.preheader:77  %tmp_68_5 = add i8 %ShuffleConvs_1_Downs_262, %tmp_449

]]></Node>
<StgValue><ssdm name="tmp_68_5"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader68.preheader:78  store i8 %tmp_68_5, i8* %ShuffleConvs_1_Downs_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:79  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="806" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader67:0  %h12 = phi i5 [ %h_4, %8 ], [ 1, %.preheader67.preheader ]

]]></Node>
<StgValue><ssdm name="h12"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="5">
<![CDATA[
.preheader67:1  %h12_cast6_cast = zext i5 %h12 to i11

]]></Node>
<StgValue><ssdm name="h12_cast6_cast"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader67:2  %tmp_281 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="9">
<![CDATA[
.preheader67:3  %p_shl20_cast = zext i9 %tmp_281 to i10

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader67:4  %tmp_282 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h12, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="10" op_0_bw="6">
<![CDATA[
.preheader67:5  %p_shl21_cast = zext i6 %tmp_282 to i10

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader67:6  %tmp_283 = add i10 %p_shl21_cast, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader67:7  %exitcond35 = icmp eq i5 %h12, -15

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="814" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:8  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="815" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67:9  br i1 %exitcond35, label %.preheader.preheader, label %.preheader66.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
.preheader66.preheader:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader66:0  %w13 = phi i5 [ %w_29, %7 ], [ 1, %.preheader66.preheader ]

]]></Node>
<StgValue><ssdm name="w13"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="15" op_0_bw="5">
<![CDATA[
.preheader66:1  %w13_cast5_cast1 = zext i5 %w13 to i15

]]></Node>
<StgValue><ssdm name="w13_cast5_cast1"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="5">
<![CDATA[
.preheader66:2  %w13_cast5_cast = zext i5 %w13 to i10

]]></Node>
<StgValue><ssdm name="w13_cast5_cast"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader66:3  %tmp_291 = add i10 %tmp_283, %w13_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="10">
<![CDATA[
.preheader66:4  %tmp_363_cast = zext i10 %tmp_291 to i32

]]></Node>
<StgValue><ssdm name="tmp_363_cast"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:5  %ShuffleConvs_1_Downs_263 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_31, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_263"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:6  %ShuffleConvs_1_Downs_264 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_34, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_264"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:7  %ShuffleConvs_1_Downs_265 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_37, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_265"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:8  %ShuffleConvs_1_Downs_266 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_266"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:9  %ShuffleConvs_1_Downs_267 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_267"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:10  %ShuffleConvs_1_Downs_268 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_268"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:11  %ShuffleConvs_1_Downs_269 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_36, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_269"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:12  %ShuffleConvs_1_Downs_270 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_32, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_270"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:13  %ShuffleConvs_1_Downs_271 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_33, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_271"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:14  %ShuffleConvs_1_Downs_272 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_272"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:15  %ShuffleConvs_1_Downs_273 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_273"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader66:16  %ShuffleConvs_1_Downs_274 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_274"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader66:17  %exitcond38 = icmp eq i5 %w13, -15

]]></Node>
<StgValue><ssdm name="exitcond38"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader66:18  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:19  br i1 %exitcond38, label %8, label %.preheader65.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="exitcond38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_4 = add i5 %h12, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="exitcond38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="841" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader65:0  %ci12 = phi i6 [ %ci_13, %.preheader64.preheader ], [ 0, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="ci12"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="6">
<![CDATA[
.preheader65:1  %ci12_cast4 = zext i6 %ci12 to i32

]]></Node>
<StgValue><ssdm name="ci12_cast4"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader65:2  %tmp_301 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="10">
<![CDATA[
.preheader65:3  %p_shl24_cast = zext i10 %tmp_301 to i11

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader65:4  %tmp_302 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci12, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="11" op_0_bw="7">
<![CDATA[
.preheader65:5  %p_shl25_cast = zext i7 %tmp_302 to i11

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader65:6  %tmp_303 = add i11 %p_shl24_cast, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader65:7  %tmp_304 = add i11 %h12_cast6_cast, %tmp_303

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader65:8  %p_shl22_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_304, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader65:9  %tmp_450 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_304, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="15" op_0_bw="12">
<![CDATA[
.preheader65:10  %p_shl23_cast = zext i12 %tmp_450 to i15

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader65:11  %tmp_305 = add i15 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader65:12  %tmp_306 = add i15 %w13_cast5_cast1, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="15">
<![CDATA[
.preheader65:13  %tmp_384_cast = zext i15 %tmp_306 to i32

]]></Node>
<StgValue><ssdm name="tmp_384_cast"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:14  %input_V_addr_7 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_7"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:15  %weight_18_V_addr = getelementptr [48 x i8]* %weight_18_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:16  %weight_19_V_addr = getelementptr [48 x i8]* %weight_19_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:17  %weight_20_V_addr = getelementptr [48 x i8]* %weight_20_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:18  %weight_21_V_addr = getelementptr [48 x i8]* %weight_21_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:19  %weight_22_V_addr = getelementptr [48 x i8]* %weight_22_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:20  %weight_23_V_addr = getelementptr [48 x i8]* %weight_23_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:21  %weight_42_V_addr = getelementptr [48 x i8]* %weight_42_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_42_V_addr"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:22  %weight_43_V_addr = getelementptr [48 x i8]* %weight_43_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_43_V_addr"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:23  %weight_44_V_addr = getelementptr [48 x i8]* %weight_44_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_44_V_addr"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:24  %weight_45_V_addr = getelementptr [48 x i8]* %weight_45_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_45_V_addr"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:25  %weight_46_V_addr = getelementptr [48 x i8]* %weight_46_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_46_V_addr"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader65:26  %weight_47_V_addr = getelementptr [48 x i8]* %weight_47_V, i32 0, i32 %ci12_cast4

]]></Node>
<StgValue><ssdm name="weight_47_V_addr"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader65:27  %exitcond41 = icmp eq i6 %ci12, -16

]]></Node>
<StgValue><ssdm name="exitcond41"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:28  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader65:29  %ci_13 = add i6 %ci12, 1

]]></Node>
<StgValue><ssdm name="ci_13"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:30  br i1 %exitcond41, label %7, label %.preheader64.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_29 = add i5 %w13, 1

]]></Node>
<StgValue><ssdm name="w_29"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="874" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="14">
<![CDATA[
.preheader64.preheader:2  %input_V_load_7 = load i8* %input_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="875" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:0  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="876" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:1  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="877" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="14">
<![CDATA[
.preheader64.preheader:2  %input_V_load_7 = load i8* %input_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="878" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:14  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="879" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:15  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="880" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:27  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="881" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:28  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="882" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:40  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="883" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:41  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="884" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:53  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="885" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:54  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="886" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:66  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="887" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:67  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="888" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:0  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="889" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:1  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="890" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:3  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="891" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:14  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="892" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:15  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="893" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:16  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="894" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:27  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="895" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:28  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="896" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:29  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>

<operation id="897" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:40  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="898" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:41  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="899" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:42  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>

<operation id="900" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:53  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="901" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:54  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="902" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:55  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>

<operation id="903" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:66  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="904" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="6">
<![CDATA[
.preheader64.preheader:67  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>

<operation id="905" st_id="38" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:68  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="906" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:3  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="907" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:7  %ShuffleConvs_1_Downs_275 = load i8* %ShuffleConvs_1_Downs_265, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_275"/></StgValue>
</operation>

<operation id="908" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:11  %ShuffleConvs_1_Downs_276 = load i8* %ShuffleConvs_1_Downs_266, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_276"/></StgValue>
</operation>

<operation id="909" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:16  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="910" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:20  %ShuffleConvs_1_Downs_277 = load i8* %ShuffleConvs_1_Downs_269, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_277"/></StgValue>
</operation>

<operation id="911" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:24  %ShuffleConvs_1_Downs_278 = load i8* %ShuffleConvs_1_Downs_268, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_278"/></StgValue>
</operation>

<operation id="912" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:29  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:33  %ShuffleConvs_1_Downs_279 = load i8* %ShuffleConvs_1_Downs_264, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_279"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:37  %ShuffleConvs_1_Downs_280 = load i8* %ShuffleConvs_1_Downs_267, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_280"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:42  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:46  %ShuffleConvs_1_Downs_281 = load i8* %ShuffleConvs_1_Downs_271, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_281"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:50  %ShuffleConvs_1_Downs_282 = load i8* %ShuffleConvs_1_Downs_273, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_282"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:55  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:59  %ShuffleConvs_1_Downs_283 = load i8* %ShuffleConvs_1_Downs_270, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_283"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:63  %ShuffleConvs_1_Downs_284 = load i8* %ShuffleConvs_1_Downs_272, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_284"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:68  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:72  %ShuffleConvs_1_Downs_285 = load i8* %ShuffleConvs_1_Downs_263, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_285"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:76  %ShuffleConvs_1_Downs_286 = load i8* %ShuffleConvs_1_Downs_274, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_286"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="924" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:3  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="925" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:7  %ShuffleConvs_1_Downs_275 = load i8* %ShuffleConvs_1_Downs_265, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_275"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:11  %ShuffleConvs_1_Downs_276 = load i8* %ShuffleConvs_1_Downs_266, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_276"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:16  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:20  %ShuffleConvs_1_Downs_277 = load i8* %ShuffleConvs_1_Downs_269, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_277"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:24  %ShuffleConvs_1_Downs_278 = load i8* %ShuffleConvs_1_Downs_268, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_278"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:29  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:33  %ShuffleConvs_1_Downs_279 = load i8* %ShuffleConvs_1_Downs_264, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_279"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:37  %ShuffleConvs_1_Downs_280 = load i8* %ShuffleConvs_1_Downs_267, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_280"/></StgValue>
</operation>

<operation id="933" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:42  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:46  %ShuffleConvs_1_Downs_281 = load i8* %ShuffleConvs_1_Downs_271, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_281"/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:50  %ShuffleConvs_1_Downs_282 = load i8* %ShuffleConvs_1_Downs_273, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_282"/></StgValue>
</operation>

<operation id="936" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:55  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:59  %ShuffleConvs_1_Downs_283 = load i8* %ShuffleConvs_1_Downs_270, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_283"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:63  %ShuffleConvs_1_Downs_284 = load i8* %ShuffleConvs_1_Downs_272, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_284"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:68  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:72  %ShuffleConvs_1_Downs_285 = load i8* %ShuffleConvs_1_Downs_263, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_285"/></StgValue>
</operation>

<operation id="941" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="9">
<![CDATA[
.preheader64.preheader:76  %ShuffleConvs_1_Downs_286 = load i8* %ShuffleConvs_1_Downs_274, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_286"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="942" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:3  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret136"/></StgValue>
</operation>

<operation id="943" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:4  %rr_0_V_146 = extractvalue { i16, i16 } %MUL_DP_ret136, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_146"/></StgValue>
</operation>

<operation id="944" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:5  %rr_1_V_146 = extractvalue { i16, i16 } %MUL_DP_ret136, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_146"/></StgValue>
</operation>

<operation id="945" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:6  %tmp_451 = trunc i16 %rr_0_V_146 to i8

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="946" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:8  %tmp_45 = add i8 %ShuffleConvs_1_Downs_275, %tmp_451

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="947" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:9  store i8 %tmp_45, i8* %ShuffleConvs_1_Downs_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:10  %tmp_452 = trunc i16 %rr_1_V_146 to i8

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="949" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:12  %tmp_47 = add i8 %ShuffleConvs_1_Downs_276, %tmp_452

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="950" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:13  store i8 %tmp_47, i8* %ShuffleConvs_1_Downs_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:16  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret137"/></StgValue>
</operation>

<operation id="952" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:17  %rr_0_V_147 = extractvalue { i16, i16 } %MUL_DP_ret137, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_147"/></StgValue>
</operation>

<operation id="953" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:18  %rr_1_V_147 = extractvalue { i16, i16 } %MUL_DP_ret137, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_147"/></StgValue>
</operation>

<operation id="954" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:19  %tmp_453 = trunc i16 %rr_0_V_147 to i8

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="955" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:21  %tmp_72_1 = add i8 %ShuffleConvs_1_Downs_277, %tmp_453

]]></Node>
<StgValue><ssdm name="tmp_72_1"/></StgValue>
</operation>

<operation id="956" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:22  store i8 %tmp_72_1, i8* %ShuffleConvs_1_Downs_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:23  %tmp_454 = trunc i16 %rr_1_V_147 to i8

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="958" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:25  %tmp_74_1 = add i8 %ShuffleConvs_1_Downs_278, %tmp_454

]]></Node>
<StgValue><ssdm name="tmp_74_1"/></StgValue>
</operation>

<operation id="959" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:26  store i8 %tmp_74_1, i8* %ShuffleConvs_1_Downs_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:29  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret138"/></StgValue>
</operation>

<operation id="961" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:30  %rr_0_V_148 = extractvalue { i16, i16 } %MUL_DP_ret138, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_148"/></StgValue>
</operation>

<operation id="962" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:31  %rr_1_V_148 = extractvalue { i16, i16 } %MUL_DP_ret138, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_148"/></StgValue>
</operation>

<operation id="963" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:32  %tmp_455 = trunc i16 %rr_0_V_148 to i8

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="964" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:34  %tmp_72_2 = add i8 %ShuffleConvs_1_Downs_279, %tmp_455

]]></Node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>

<operation id="965" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:35  store i8 %tmp_72_2, i8* %ShuffleConvs_1_Downs_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:36  %tmp_456 = trunc i16 %rr_1_V_148 to i8

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="967" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:38  %tmp_74_2 = add i8 %ShuffleConvs_1_Downs_280, %tmp_456

]]></Node>
<StgValue><ssdm name="tmp_74_2"/></StgValue>
</operation>

<operation id="968" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:39  store i8 %tmp_74_2, i8* %ShuffleConvs_1_Downs_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:42  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret139"/></StgValue>
</operation>

<operation id="970" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:43  %rr_0_V_149 = extractvalue { i16, i16 } %MUL_DP_ret139, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_149"/></StgValue>
</operation>

<operation id="971" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:44  %rr_1_V_149 = extractvalue { i16, i16 } %MUL_DP_ret139, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_149"/></StgValue>
</operation>

<operation id="972" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:45  %tmp_457 = trunc i16 %rr_0_V_149 to i8

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="973" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:47  %tmp_72_3 = add i8 %ShuffleConvs_1_Downs_281, %tmp_457

]]></Node>
<StgValue><ssdm name="tmp_72_3"/></StgValue>
</operation>

<operation id="974" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:48  store i8 %tmp_72_3, i8* %ShuffleConvs_1_Downs_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:49  %tmp_458 = trunc i16 %rr_1_V_149 to i8

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="976" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:51  %tmp_74_3 = add i8 %ShuffleConvs_1_Downs_282, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_74_3"/></StgValue>
</operation>

<operation id="977" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:52  store i8 %tmp_74_3, i8* %ShuffleConvs_1_Downs_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:55  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret140"/></StgValue>
</operation>

<operation id="979" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:56  %rr_0_V_150 = extractvalue { i16, i16 } %MUL_DP_ret140, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_150"/></StgValue>
</operation>

<operation id="980" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:57  %rr_1_V_150 = extractvalue { i16, i16 } %MUL_DP_ret140, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_150"/></StgValue>
</operation>

<operation id="981" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:58  %tmp_459 = trunc i16 %rr_0_V_150 to i8

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="982" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:60  %tmp_72_4 = add i8 %ShuffleConvs_1_Downs_283, %tmp_459

]]></Node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>

<operation id="983" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:61  store i8 %tmp_72_4, i8* %ShuffleConvs_1_Downs_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:62  %tmp_460 = trunc i16 %rr_1_V_150 to i8

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="985" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:64  %tmp_74_4 = add i8 %ShuffleConvs_1_Downs_284, %tmp_460

]]></Node>
<StgValue><ssdm name="tmp_74_4"/></StgValue>
</operation>

<operation id="986" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:65  store i8 %tmp_74_4, i8* %ShuffleConvs_1_Downs_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="41" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader64.preheader:68  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load_7)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="988" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:69  %rr_0_V_151 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_151"/></StgValue>
</operation>

<operation id="989" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="32">
<![CDATA[
.preheader64.preheader:70  %rr_1_V_151 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_151"/></StgValue>
</operation>

<operation id="990" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:71  %tmp_461 = trunc i16 %rr_0_V_151 to i8

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="991" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:73  %tmp_72_5 = add i8 %ShuffleConvs_1_Downs_285, %tmp_461

]]></Node>
<StgValue><ssdm name="tmp_72_5"/></StgValue>
</operation>

<operation id="992" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:74  store i8 %tmp_72_5, i8* %ShuffleConvs_1_Downs_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="16">
<![CDATA[
.preheader64.preheader:75  %tmp_462 = trunc i16 %rr_1_V_151 to i8

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="994" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader64.preheader:77  %tmp_74_5 = add i8 %ShuffleConvs_1_Downs_286, %tmp_462

]]></Node>
<StgValue><ssdm name="tmp_74_5"/></StgValue>
</operation>

<operation id="995" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader64.preheader:78  store i8 %tmp_74_5, i8* %ShuffleConvs_1_Downs_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:79  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="997" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten5 = phi i14 [ %indvar_flatten_next1_4, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="998" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %co16 = phi i6 [ %co16_mid2, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co16"/></StgValue>
</operation>

<operation id="999" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten6 = phi i10 [ %indvar_flatten_next1_3, %._crit_edge83 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="1000" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %h17 = phi i5 [ %h17_cast2_mid2, %._crit_edge83 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h17"/></StgValue>
</operation>

<operation id="1001" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %w18 = phi i5 [ %w_30, %._crit_edge83 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w18"/></StgValue>
</operation>

<operation id="1002" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:5  %exitcond_flatten9 = icmp eq i14 %indvar_flatten5, -4096

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="1003" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:6  %indvar_flatten_next1_4 = add i14 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_4"/></StgValue>
</operation>

<operation id="1004" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten9, label %11, label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:2  %exitcond_flatten10 = icmp eq i10 %indvar_flatten6, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten10"/></StgValue>
</operation>

<operation id="1006" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge83:2  %indvar_flatten21_op = add i10 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1007" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge83:3  %indvar_flatten_next1_3 = select i1 %exitcond_flatten10, i10 1, i10 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1008" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
<literal name="exitcond_flatten10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader63:0  %co_21 = add i6 %co16, 1

]]></Node>
<StgValue><ssdm name="co_21"/></StgValue>
</operation>

<operation id="1009" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader63:3  %h17_mid = select i1 %exitcond_flatten10, i5 1, i5 %h17

]]></Node>
<StgValue><ssdm name="h17_mid"/></StgValue>
</operation>

<operation id="1010" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader63:4  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten10, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="1011" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader63:5  %exitcond40 = icmp eq i5 %w18, -15

]]></Node>
<StgValue><ssdm name="exitcond40"/></StgValue>
</operation>

<operation id="1012" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader63:6  %exitcond_mid = and i1 %exitcond40, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1013" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader63:7  %co16_mid2 = select i1 %exitcond_flatten10, i6 %co_21, i6 %co16

]]></Node>
<StgValue><ssdm name="co16_mid2"/></StgValue>
</operation>

<operation id="1014" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader63:8  %h_3 = add i5 %h17_mid, 1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="1015" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader63:9  %tmp_298 = or i1 %exitcond_mid, %exitcond_flatten10

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1016" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader63:10  %w18_mid2 = select i1 %tmp_298, i5 1, i5 %w18

]]></Node>
<StgValue><ssdm name="w18_mid2"/></StgValue>
</operation>

<operation id="1017" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader63:11  %h17_cast2_mid2 = select i1 %exitcond_mid, i5 %h_3, i5 %h17_mid

]]></Node>
<StgValue><ssdm name="h17_cast2_mid2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1018" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader63:12  %tmp_435 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h17_cast2_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1019" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="9">
<![CDATA[
.preheader63:13  %p_shl26_cast = zext i9 %tmp_435 to i10

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="1020" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader63:14  %tmp_436 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h17_cast2_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1021" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="10" op_0_bw="6">
<![CDATA[
.preheader63:15  %p_shl27_cast = zext i6 %tmp_436 to i10

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="1022" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:16  %tmp_299 = add i10 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1023" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="5">
<![CDATA[
.preheader63:17  %w18_cast1_cast = zext i5 %w18_mid2 to i10

]]></Node>
<StgValue><ssdm name="w18_cast1_cast"/></StgValue>
</operation>

<operation id="1024" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:18  %tmp_300 = add i10 %w18_cast1_cast, %tmp_299

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1025" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="10">
<![CDATA[
.preheader63:19  %tmp_376_cast = zext i10 %tmp_300 to i32

]]></Node>
<StgValue><ssdm name="tmp_376_cast"/></StgValue>
</operation>

<operation id="1026" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:20  %ShuffleConvs_1_Downs_287 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_45, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_287"/></StgValue>
</operation>

<operation id="1027" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:21  %ShuffleConvs_1_Downs_288 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_47, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_288"/></StgValue>
</operation>

<operation id="1028" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:22  %ShuffleConvs_1_Downs_289 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_44, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_289"/></StgValue>
</operation>

<operation id="1029" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:23  %ShuffleConvs_1_Downs_290 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_46, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_290"/></StgValue>
</operation>

<operation id="1030" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:24  %ShuffleConvs_1_Downs_291 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_31, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_291"/></StgValue>
</operation>

<operation id="1031" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:25  %ShuffleConvs_1_Downs_292 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_292"/></StgValue>
</operation>

<operation id="1032" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:26  %ShuffleConvs_1_Downs_293 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_41, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_293"/></StgValue>
</operation>

<operation id="1033" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:27  %ShuffleConvs_1_Downs_294 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_34, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_294"/></StgValue>
</operation>

<operation id="1034" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:28  %ShuffleConvs_1_Downs_295 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_35, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_295"/></StgValue>
</operation>

<operation id="1035" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:29  %ShuffleConvs_1_Downs_296 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_37, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_296"/></StgValue>
</operation>

<operation id="1036" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:30  %ShuffleConvs_1_Downs_297 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_39, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_297"/></StgValue>
</operation>

<operation id="1037" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:31  %ShuffleConvs_1_Downs_298 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_298"/></StgValue>
</operation>

<operation id="1038" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:32  %ShuffleConvs_1_Downs_299 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_299"/></StgValue>
</operation>

<operation id="1039" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:33  %ShuffleConvs_1_Downs_300 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_300"/></StgValue>
</operation>

<operation id="1040" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:34  %ShuffleConvs_1_Downs_301 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_301"/></StgValue>
</operation>

<operation id="1041" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:35  %ShuffleConvs_1_Downs_302 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_302"/></StgValue>
</operation>

<operation id="1042" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:36  %ShuffleConvs_1_Downs_303 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_303"/></StgValue>
</operation>

<operation id="1043" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:37  %ShuffleConvs_1_Downs_304 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_36, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_304"/></StgValue>
</operation>

<operation id="1044" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:38  %ShuffleConvs_1_Downs_305 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_30, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_305"/></StgValue>
</operation>

<operation id="1045" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:39  %ShuffleConvs_1_Downs_306 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_29, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_306"/></StgValue>
</operation>

<operation id="1046" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:40  %ShuffleConvs_1_Downs_307 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_28, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_307"/></StgValue>
</operation>

<operation id="1047" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:41  %ShuffleConvs_1_Downs_308 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_43, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_308"/></StgValue>
</operation>

<operation id="1048" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:42  %ShuffleConvs_1_Downs_309 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_32, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_309"/></StgValue>
</operation>

<operation id="1049" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:43  %ShuffleConvs_1_Downs_310 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_33, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_310"/></StgValue>
</operation>

<operation id="1050" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:44  %ShuffleConvs_1_Downs_311 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_40, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_311"/></StgValue>
</operation>

<operation id="1051" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:45  %ShuffleConvs_1_Downs_312 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_42, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_312"/></StgValue>
</operation>

<operation id="1052" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:46  %ShuffleConvs_1_Downs_313 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_38, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_313"/></StgValue>
</operation>

<operation id="1053" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:47  %ShuffleConvs_1_Downs_314 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_314"/></StgValue>
</operation>

<operation id="1054" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:48  %ShuffleConvs_1_Downs_315 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_315"/></StgValue>
</operation>

<operation id="1055" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:49  %ShuffleConvs_1_Downs_316 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_316"/></StgValue>
</operation>

<operation id="1056" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:50  %ShuffleConvs_1_Downs_317 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_317"/></StgValue>
</operation>

<operation id="1057" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:51  %ShuffleConvs_1_Downs_318 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_24, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_318"/></StgValue>
</operation>

<operation id="1058" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:52  %ShuffleConvs_1_Downs_319 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_319"/></StgValue>
</operation>

<operation id="1059" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:53  %ShuffleConvs_1_Downs_320 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_320"/></StgValue>
</operation>

<operation id="1060" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:54  %ShuffleConvs_1_Downs_321 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_321"/></StgValue>
</operation>

<operation id="1061" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:55  %ShuffleConvs_1_Downs_322 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_26, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_322"/></StgValue>
</operation>

<operation id="1062" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:56  %ShuffleConvs_1_Downs_323 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_25, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_323"/></StgValue>
</operation>

<operation id="1063" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:57  %ShuffleConvs_1_Downs_324 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_27, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_324"/></StgValue>
</operation>

<operation id="1064" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:58  %ShuffleConvs_1_Downs_325 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_325"/></StgValue>
</operation>

<operation id="1065" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:59  %ShuffleConvs_1_Downs_326 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_326"/></StgValue>
</operation>

<operation id="1066" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:60  %ShuffleConvs_1_Downs_327 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_327"/></StgValue>
</operation>

<operation id="1067" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:61  %ShuffleConvs_1_Downs_328 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_328"/></StgValue>
</operation>

<operation id="1068" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:62  %ShuffleConvs_1_Downs_329 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_329"/></StgValue>
</operation>

<operation id="1069" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:63  %ShuffleConvs_1_Downs_330 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_330"/></StgValue>
</operation>

<operation id="1070" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:64  %ShuffleConvs_1_Downs_331 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_331"/></StgValue>
</operation>

<operation id="1071" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:65  %ShuffleConvs_1_Downs_332 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_332"/></StgValue>
</operation>

<operation id="1072" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:66  %ShuffleConvs_1_Downs_333 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_333"/></StgValue>
</operation>

<operation id="1073" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:67  %ShuffleConvs_1_Downs_334 = getelementptr [324 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_334"/></StgValue>
</operation>

<operation id="1074" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader63:68  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1075" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:70  %ShuffleConvs_1_Downs_335 = load i8* %ShuffleConvs_1_Downs_288, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_335"/></StgValue>
</operation>

<operation id="1076" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:71  %ShuffleConvs_1_Downs_336 = load i8* %ShuffleConvs_1_Downs_290, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_336"/></StgValue>
</operation>

<operation id="1077" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:72  %ShuffleConvs_1_Downs_337 = load i8* %ShuffleConvs_1_Downs_295, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_337"/></StgValue>
</operation>

<operation id="1078" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:73  %ShuffleConvs_1_Downs_338 = load i8* %ShuffleConvs_1_Downs_318, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_338"/></StgValue>
</operation>

<operation id="1079" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:74  %ShuffleConvs_1_Downs_339 = load i8* %ShuffleConvs_1_Downs_326, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_339"/></StgValue>
</operation>

<operation id="1080" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:75  %ShuffleConvs_1_Downs_340 = load i8* %ShuffleConvs_1_Downs_330, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_340"/></StgValue>
</operation>

<operation id="1081" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:76  %ShuffleConvs_1_Downs_341 = load i8* %ShuffleConvs_1_Downs_327, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_341"/></StgValue>
</operation>

<operation id="1082" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:77  %ShuffleConvs_1_Downs_342 = load i8* %ShuffleConvs_1_Downs_316, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_342"/></StgValue>
</operation>

<operation id="1083" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:78  %ShuffleConvs_1_Downs_343 = load i8* %ShuffleConvs_1_Downs_317, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_343"/></StgValue>
</operation>

<operation id="1084" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:79  %ShuffleConvs_1_Downs_344 = load i8* %ShuffleConvs_1_Downs_328, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_344"/></StgValue>
</operation>

<operation id="1085" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:80  %ShuffleConvs_1_Downs_345 = load i8* %ShuffleConvs_1_Downs_287, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_345"/></StgValue>
</operation>

<operation id="1086" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:81  %ShuffleConvs_1_Downs_346 = load i8* %ShuffleConvs_1_Downs_289, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_346"/></StgValue>
</operation>

<operation id="1087" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:82  %ShuffleConvs_1_Downs_347 = load i8* %ShuffleConvs_1_Downs_308, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_347"/></StgValue>
</operation>

<operation id="1088" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:83  %ShuffleConvs_1_Downs_348 = load i8* %ShuffleConvs_1_Downs_312, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_348"/></StgValue>
</operation>

<operation id="1089" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:84  %ShuffleConvs_1_Downs_349 = load i8* %ShuffleConvs_1_Downs_293, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_349"/></StgValue>
</operation>

<operation id="1090" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:85  %ShuffleConvs_1_Downs_350 = load i8* %ShuffleConvs_1_Downs_311, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_350"/></StgValue>
</operation>

<operation id="1091" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:86  %ShuffleConvs_1_Downs_351 = load i8* %ShuffleConvs_1_Downs_297, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_351"/></StgValue>
</operation>

<operation id="1092" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:87  %ShuffleConvs_1_Downs_352 = load i8* %ShuffleConvs_1_Downs_313, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_352"/></StgValue>
</operation>

<operation id="1093" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:88  %ShuffleConvs_1_Downs_353 = load i8* %ShuffleConvs_1_Downs_296, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_353"/></StgValue>
</operation>

<operation id="1094" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:89  %ShuffleConvs_1_Downs_354 = load i8* %ShuffleConvs_1_Downs_304, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_354"/></StgValue>
</operation>

<operation id="1095" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:90  %ShuffleConvs_1_Downs_355 = load i8* %ShuffleConvs_1_Downs_294, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_355"/></StgValue>
</operation>

<operation id="1096" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:91  %ShuffleConvs_1_Downs_356 = load i8* %ShuffleConvs_1_Downs_310, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_356"/></StgValue>
</operation>

<operation id="1097" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:92  %ShuffleConvs_1_Downs_357 = load i8* %ShuffleConvs_1_Downs_309, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_357"/></StgValue>
</operation>

<operation id="1098" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:93  %ShuffleConvs_1_Downs_358 = load i8* %ShuffleConvs_1_Downs_291, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_358"/></StgValue>
</operation>

<operation id="1099" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:94  %ShuffleConvs_1_Downs_359 = load i8* %ShuffleConvs_1_Downs_305, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_359"/></StgValue>
</operation>

<operation id="1100" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:95  %ShuffleConvs_1_Downs_360 = load i8* %ShuffleConvs_1_Downs_306, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_360"/></StgValue>
</operation>

<operation id="1101" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:96  %ShuffleConvs_1_Downs_361 = load i8* %ShuffleConvs_1_Downs_307, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_361"/></StgValue>
</operation>

<operation id="1102" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:97  %ShuffleConvs_1_Downs_362 = load i8* %ShuffleConvs_1_Downs_324, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_362"/></StgValue>
</operation>

<operation id="1103" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:98  %ShuffleConvs_1_Downs_363 = load i8* %ShuffleConvs_1_Downs_322, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_363"/></StgValue>
</operation>

<operation id="1104" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:99  %ShuffleConvs_1_Downs_364 = load i8* %ShuffleConvs_1_Downs_323, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_364"/></StgValue>
</operation>

<operation id="1105" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:100  %ShuffleConvs_1_Downs_365 = load i8* %ShuffleConvs_1_Downs_319, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_365"/></StgValue>
</operation>

<operation id="1106" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:101  %ShuffleConvs_1_Downs_366 = load i8* %ShuffleConvs_1_Downs_331, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_366"/></StgValue>
</operation>

<operation id="1107" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:102  %ShuffleConvs_1_Downs_367 = load i8* %ShuffleConvs_1_Downs_333, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_367"/></StgValue>
</operation>

<operation id="1108" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:103  %ShuffleConvs_1_Downs_368 = load i8* %ShuffleConvs_1_Downs_320, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_368"/></StgValue>
</operation>

<operation id="1109" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:104  %ShuffleConvs_1_Downs_369 = load i8* %ShuffleConvs_1_Downs_321, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_369"/></StgValue>
</operation>

<operation id="1110" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:105  %ShuffleConvs_1_Downs_370 = load i8* %ShuffleConvs_1_Downs_334, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_370"/></StgValue>
</operation>

<operation id="1111" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:106  %ShuffleConvs_1_Downs_371 = load i8* %ShuffleConvs_1_Downs_332, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_371"/></StgValue>
</operation>

<operation id="1112" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:107  %ShuffleConvs_1_Downs_372 = load i8* %ShuffleConvs_1_Downs_298, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_372"/></StgValue>
</operation>

<operation id="1113" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:108  %ShuffleConvs_1_Downs_373 = load i8* %ShuffleConvs_1_Downs_292, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_373"/></StgValue>
</operation>

<operation id="1114" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:109  %ShuffleConvs_1_Downs_374 = load i8* %ShuffleConvs_1_Downs_325, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_374"/></StgValue>
</operation>

<operation id="1115" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:110  %ShuffleConvs_1_Downs_375 = load i8* %ShuffleConvs_1_Downs_300, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_375"/></StgValue>
</operation>

<operation id="1116" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:111  %ShuffleConvs_1_Downs_376 = load i8* %ShuffleConvs_1_Downs_301, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_376"/></StgValue>
</operation>

<operation id="1117" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:112  %ShuffleConvs_1_Downs_377 = load i8* %ShuffleConvs_1_Downs_299, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_377"/></StgValue>
</operation>

<operation id="1118" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:113  %ShuffleConvs_1_Downs_378 = load i8* %ShuffleConvs_1_Downs_303, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_378"/></StgValue>
</operation>

<operation id="1119" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:114  %ShuffleConvs_1_Downs_379 = load i8* %ShuffleConvs_1_Downs_302, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_379"/></StgValue>
</operation>

<operation id="1120" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:115  %ShuffleConvs_1_Downs_380 = load i8* %ShuffleConvs_1_Downs_315, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_380"/></StgValue>
</operation>

<operation id="1121" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:116  %ShuffleConvs_1_Downs_381 = load i8* %ShuffleConvs_1_Downs_314, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_381"/></StgValue>
</operation>

<operation id="1122" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:117  %ShuffleConvs_1_Downs_382 = load i8* %ShuffleConvs_1_Downs_329, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_382"/></StgValue>
</operation>

<operation id="1123" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge83:0  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1124" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge83:1  %w_30 = add i5 %w18_mid2, 1

]]></Node>
<StgValue><ssdm name="w_30"/></StgValue>
</operation>

<operation id="1125" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1126" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:1  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1127" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader63:69  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:70  %ShuffleConvs_1_Downs_335 = load i8* %ShuffleConvs_1_Downs_288, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_335"/></StgValue>
</operation>

<operation id="1129" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:71  %ShuffleConvs_1_Downs_336 = load i8* %ShuffleConvs_1_Downs_290, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_336"/></StgValue>
</operation>

<operation id="1130" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:72  %ShuffleConvs_1_Downs_337 = load i8* %ShuffleConvs_1_Downs_295, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_337"/></StgValue>
</operation>

<operation id="1131" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:73  %ShuffleConvs_1_Downs_338 = load i8* %ShuffleConvs_1_Downs_318, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_338"/></StgValue>
</operation>

<operation id="1132" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:74  %ShuffleConvs_1_Downs_339 = load i8* %ShuffleConvs_1_Downs_326, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_339"/></StgValue>
</operation>

<operation id="1133" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:75  %ShuffleConvs_1_Downs_340 = load i8* %ShuffleConvs_1_Downs_330, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_340"/></StgValue>
</operation>

<operation id="1134" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:76  %ShuffleConvs_1_Downs_341 = load i8* %ShuffleConvs_1_Downs_327, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_341"/></StgValue>
</operation>

<operation id="1135" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:77  %ShuffleConvs_1_Downs_342 = load i8* %ShuffleConvs_1_Downs_316, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_342"/></StgValue>
</operation>

<operation id="1136" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:78  %ShuffleConvs_1_Downs_343 = load i8* %ShuffleConvs_1_Downs_317, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_343"/></StgValue>
</operation>

<operation id="1137" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:79  %ShuffleConvs_1_Downs_344 = load i8* %ShuffleConvs_1_Downs_328, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_344"/></StgValue>
</operation>

<operation id="1138" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:80  %ShuffleConvs_1_Downs_345 = load i8* %ShuffleConvs_1_Downs_287, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_345"/></StgValue>
</operation>

<operation id="1139" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:81  %ShuffleConvs_1_Downs_346 = load i8* %ShuffleConvs_1_Downs_289, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_346"/></StgValue>
</operation>

<operation id="1140" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:82  %ShuffleConvs_1_Downs_347 = load i8* %ShuffleConvs_1_Downs_308, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_347"/></StgValue>
</operation>

<operation id="1141" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:83  %ShuffleConvs_1_Downs_348 = load i8* %ShuffleConvs_1_Downs_312, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_348"/></StgValue>
</operation>

<operation id="1142" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:84  %ShuffleConvs_1_Downs_349 = load i8* %ShuffleConvs_1_Downs_293, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_349"/></StgValue>
</operation>

<operation id="1143" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:85  %ShuffleConvs_1_Downs_350 = load i8* %ShuffleConvs_1_Downs_311, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_350"/></StgValue>
</operation>

<operation id="1144" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:86  %ShuffleConvs_1_Downs_351 = load i8* %ShuffleConvs_1_Downs_297, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_351"/></StgValue>
</operation>

<operation id="1145" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:87  %ShuffleConvs_1_Downs_352 = load i8* %ShuffleConvs_1_Downs_313, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_352"/></StgValue>
</operation>

<operation id="1146" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:88  %ShuffleConvs_1_Downs_353 = load i8* %ShuffleConvs_1_Downs_296, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_353"/></StgValue>
</operation>

<operation id="1147" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:89  %ShuffleConvs_1_Downs_354 = load i8* %ShuffleConvs_1_Downs_304, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_354"/></StgValue>
</operation>

<operation id="1148" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:90  %ShuffleConvs_1_Downs_355 = load i8* %ShuffleConvs_1_Downs_294, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_355"/></StgValue>
</operation>

<operation id="1149" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:91  %ShuffleConvs_1_Downs_356 = load i8* %ShuffleConvs_1_Downs_310, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_356"/></StgValue>
</operation>

<operation id="1150" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:92  %ShuffleConvs_1_Downs_357 = load i8* %ShuffleConvs_1_Downs_309, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_357"/></StgValue>
</operation>

<operation id="1151" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:93  %ShuffleConvs_1_Downs_358 = load i8* %ShuffleConvs_1_Downs_291, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_358"/></StgValue>
</operation>

<operation id="1152" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:94  %ShuffleConvs_1_Downs_359 = load i8* %ShuffleConvs_1_Downs_305, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_359"/></StgValue>
</operation>

<operation id="1153" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:95  %ShuffleConvs_1_Downs_360 = load i8* %ShuffleConvs_1_Downs_306, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_360"/></StgValue>
</operation>

<operation id="1154" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:96  %ShuffleConvs_1_Downs_361 = load i8* %ShuffleConvs_1_Downs_307, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_361"/></StgValue>
</operation>

<operation id="1155" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:97  %ShuffleConvs_1_Downs_362 = load i8* %ShuffleConvs_1_Downs_324, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_362"/></StgValue>
</operation>

<operation id="1156" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:98  %ShuffleConvs_1_Downs_363 = load i8* %ShuffleConvs_1_Downs_322, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_363"/></StgValue>
</operation>

<operation id="1157" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:99  %ShuffleConvs_1_Downs_364 = load i8* %ShuffleConvs_1_Downs_323, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_364"/></StgValue>
</operation>

<operation id="1158" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:100  %ShuffleConvs_1_Downs_365 = load i8* %ShuffleConvs_1_Downs_319, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_365"/></StgValue>
</operation>

<operation id="1159" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:101  %ShuffleConvs_1_Downs_366 = load i8* %ShuffleConvs_1_Downs_331, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_366"/></StgValue>
</operation>

<operation id="1160" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:102  %ShuffleConvs_1_Downs_367 = load i8* %ShuffleConvs_1_Downs_333, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_367"/></StgValue>
</operation>

<operation id="1161" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:103  %ShuffleConvs_1_Downs_368 = load i8* %ShuffleConvs_1_Downs_320, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_368"/></StgValue>
</operation>

<operation id="1162" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:104  %ShuffleConvs_1_Downs_369 = load i8* %ShuffleConvs_1_Downs_321, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_369"/></StgValue>
</operation>

<operation id="1163" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:105  %ShuffleConvs_1_Downs_370 = load i8* %ShuffleConvs_1_Downs_334, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_370"/></StgValue>
</operation>

<operation id="1164" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:106  %ShuffleConvs_1_Downs_371 = load i8* %ShuffleConvs_1_Downs_332, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_371"/></StgValue>
</operation>

<operation id="1165" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:107  %ShuffleConvs_1_Downs_372 = load i8* %ShuffleConvs_1_Downs_298, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_372"/></StgValue>
</operation>

<operation id="1166" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:108  %ShuffleConvs_1_Downs_373 = load i8* %ShuffleConvs_1_Downs_292, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_373"/></StgValue>
</operation>

<operation id="1167" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:109  %ShuffleConvs_1_Downs_374 = load i8* %ShuffleConvs_1_Downs_325, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_374"/></StgValue>
</operation>

<operation id="1168" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:110  %ShuffleConvs_1_Downs_375 = load i8* %ShuffleConvs_1_Downs_300, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_375"/></StgValue>
</operation>

<operation id="1169" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:111  %ShuffleConvs_1_Downs_376 = load i8* %ShuffleConvs_1_Downs_301, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_376"/></StgValue>
</operation>

<operation id="1170" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:112  %ShuffleConvs_1_Downs_377 = load i8* %ShuffleConvs_1_Downs_299, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_377"/></StgValue>
</operation>

<operation id="1171" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:113  %ShuffleConvs_1_Downs_378 = load i8* %ShuffleConvs_1_Downs_303, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_378"/></StgValue>
</operation>

<operation id="1172" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:114  %ShuffleConvs_1_Downs_379 = load i8* %ShuffleConvs_1_Downs_302, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_379"/></StgValue>
</operation>

<operation id="1173" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:115  %ShuffleConvs_1_Downs_380 = load i8* %ShuffleConvs_1_Downs_315, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_380"/></StgValue>
</operation>

<operation id="1174" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:116  %ShuffleConvs_1_Downs_381 = load i8* %ShuffleConvs_1_Downs_314, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_381"/></StgValue>
</operation>

<operation id="1175" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="9">
<![CDATA[
.preheader63:117  %ShuffleConvs_1_Downs_382 = load i8* %ShuffleConvs_1_Downs_329, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_382"/></StgValue>
</operation>

<operation id="1176" st_id="45" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="6">
<![CDATA[
.preheader63:118  %tmp_48 = call i8 @_ssdm_op_Mux.ap_auto.48i8.i6(i8 %ShuffleConvs_1_Downs_335, i8 %ShuffleConvs_1_Downs_336, i8 %ShuffleConvs_1_Downs_337, i8 %ShuffleConvs_1_Downs_338, i8 %ShuffleConvs_1_Downs_339, i8 %ShuffleConvs_1_Downs_340, i8 %ShuffleConvs_1_Downs_341, i8 %ShuffleConvs_1_Downs_342, i8 %ShuffleConvs_1_Downs_343, i8 %ShuffleConvs_1_Downs_344, i8 %ShuffleConvs_1_Downs_345, i8 %ShuffleConvs_1_Downs_346, i8 %ShuffleConvs_1_Downs_347, i8 %ShuffleConvs_1_Downs_348, i8 %ShuffleConvs_1_Downs_349, i8 %ShuffleConvs_1_Downs_350, i8 %ShuffleConvs_1_Downs_351, i8 %ShuffleConvs_1_Downs_352, i8 %ShuffleConvs_1_Downs_353, i8 %ShuffleConvs_1_Downs_354, i8 %ShuffleConvs_1_Downs_355, i8 %ShuffleConvs_1_Downs_356, i8 %ShuffleConvs_1_Downs_357, i8 %ShuffleConvs_1_Downs_358, i8 %ShuffleConvs_1_Downs_359, i8 %ShuffleConvs_1_Downs_360, i8 %ShuffleConvs_1_Downs_361, i8 %ShuffleConvs_1_Downs_362, i8 %ShuffleConvs_1_Downs_363, i8 %ShuffleConvs_1_Downs_364, i8 %ShuffleConvs_1_Downs_365, i8 %ShuffleConvs_1_Downs_366, i8 %ShuffleConvs_1_Downs_367, i8 %ShuffleConvs_1_Downs_368, i8 %ShuffleConvs_1_Downs_369, i8 %ShuffleConvs_1_Downs_370, i8 %ShuffleConvs_1_Downs_371, i8 %ShuffleConvs_1_Downs_372, i8 %ShuffleConvs_1_Downs_373, i8 %ShuffleConvs_1_Downs_374, i8 %ShuffleConvs_1_Downs_375, i8 %ShuffleConvs_1_Downs_376, i8 %ShuffleConvs_1_Downs_377, i8 %ShuffleConvs_1_Downs_378, i8 %ShuffleConvs_1_Downs_379, i8 %ShuffleConvs_1_Downs_380, i8 %ShuffleConvs_1_Downs_381, i8 %ShuffleConvs_1_Downs_382, i6 %co16_mid2)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1177" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader63:119  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_48, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1178" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:120  br i1 %tmp_437, label %9, label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0">
<![CDATA[
:0  switch i6 %co16_mid2, label %branch47 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch46:0  store i8 0, i8* %ShuffleConvs_1_Downs_314, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch45:0  store i8 0, i8* %ShuffleConvs_1_Downs_315, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch44:0  store i8 0, i8* %ShuffleConvs_1_Downs_302, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch43:0  store i8 0, i8* %ShuffleConvs_1_Downs_303, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch42:0  store i8 0, i8* %ShuffleConvs_1_Downs_299, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch41:0  store i8 0, i8* %ShuffleConvs_1_Downs_301, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch40:0  store i8 0, i8* %ShuffleConvs_1_Downs_300, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch39:0  store i8 0, i8* %ShuffleConvs_1_Downs_325, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch38:0  store i8 0, i8* %ShuffleConvs_1_Downs_292, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1197" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch37:0  store i8 0, i8* %ShuffleConvs_1_Downs_298, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch36:0  store i8 0, i8* %ShuffleConvs_1_Downs_332, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch35:0  store i8 0, i8* %ShuffleConvs_1_Downs_334, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch34:0  store i8 0, i8* %ShuffleConvs_1_Downs_321, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch33:0  store i8 0, i8* %ShuffleConvs_1_Downs_320, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch32:0  store i8 0, i8* %ShuffleConvs_1_Downs_333, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch31:0  store i8 0, i8* %ShuffleConvs_1_Downs_331, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch30:0  store i8 0, i8* %ShuffleConvs_1_Downs_319, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch29:0  store i8 0, i8* %ShuffleConvs_1_Downs_323, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch28:0  store i8 0, i8* %ShuffleConvs_1_Downs_322, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch27:0  store i8 0, i8* %ShuffleConvs_1_Downs_324, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch26:0  store i8 0, i8* %ShuffleConvs_1_Downs_307, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch25:0  store i8 0, i8* %ShuffleConvs_1_Downs_306, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch24:0  store i8 0, i8* %ShuffleConvs_1_Downs_305, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 0, i8* %ShuffleConvs_1_Downs_291, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 0, i8* %ShuffleConvs_1_Downs_309, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 0, i8* %ShuffleConvs_1_Downs_310, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 0, i8* %ShuffleConvs_1_Downs_294, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0  store i8 0, i8* %ShuffleConvs_1_Downs_304, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0  store i8 0, i8* %ShuffleConvs_1_Downs_296, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0  store i8 0, i8* %ShuffleConvs_1_Downs_313, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0  store i8 0, i8* %ShuffleConvs_1_Downs_297, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch15:0  store i8 0, i8* %ShuffleConvs_1_Downs_311, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1243" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch14:0  store i8 0, i8* %ShuffleConvs_1_Downs_293, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch13:0  store i8 0, i8* %ShuffleConvs_1_Downs_312, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch12:0  store i8 0, i8* %ShuffleConvs_1_Downs_308, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_1_Downs_289, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_1_Downs_287, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_1_Downs_328, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_1_Downs_317, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_1_Downs_316, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_1_Downs_327, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_1_Downs_330, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_1_Downs_326, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_1_Downs_318, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_1_Downs_295, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1270" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_1_Downs_290, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_1_Downs_288, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="!0"/>
<literal name="co16_mid2" val="!1"/>
<literal name="co16_mid2" val="!2"/>
<literal name="co16_mid2" val="!3"/>
<literal name="co16_mid2" val="!4"/>
<literal name="co16_mid2" val="!5"/>
<literal name="co16_mid2" val="!6"/>
<literal name="co16_mid2" val="!7"/>
<literal name="co16_mid2" val="!8"/>
<literal name="co16_mid2" val="!9"/>
<literal name="co16_mid2" val="!10"/>
<literal name="co16_mid2" val="!11"/>
<literal name="co16_mid2" val="!12"/>
<literal name="co16_mid2" val="!13"/>
<literal name="co16_mid2" val="!14"/>
<literal name="co16_mid2" val="!15"/>
<literal name="co16_mid2" val="!16"/>
<literal name="co16_mid2" val="!17"/>
<literal name="co16_mid2" val="!18"/>
<literal name="co16_mid2" val="!19"/>
<literal name="co16_mid2" val="!20"/>
<literal name="co16_mid2" val="!21"/>
<literal name="co16_mid2" val="!22"/>
<literal name="co16_mid2" val="!23"/>
<literal name="co16_mid2" val="!24"/>
<literal name="co16_mid2" val="!25"/>
<literal name="co16_mid2" val="!26"/>
<literal name="co16_mid2" val="!27"/>
<literal name="co16_mid2" val="!28"/>
<literal name="co16_mid2" val="!29"/>
<literal name="co16_mid2" val="!30"/>
<literal name="co16_mid2" val="!31"/>
<literal name="co16_mid2" val="!32"/>
<literal name="co16_mid2" val="!33"/>
<literal name="co16_mid2" val="!34"/>
<literal name="co16_mid2" val="!35"/>
<literal name="co16_mid2" val="!36"/>
<literal name="co16_mid2" val="!37"/>
<literal name="co16_mid2" val="!38"/>
<literal name="co16_mid2" val="!39"/>
<literal name="co16_mid2" val="!40"/>
<literal name="co16_mid2" val="!41"/>
<literal name="co16_mid2" val="!42"/>
<literal name="co16_mid2" val="!43"/>
<literal name="co16_mid2" val="!44"/>
<literal name="co16_mid2" val="!45"/>
<literal name="co16_mid2" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch47:0  store i8 0, i8* %ShuffleConvs_1_Downs_329, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
<literal name="co16_mid2" val="!0"/>
<literal name="co16_mid2" val="!1"/>
<literal name="co16_mid2" val="!2"/>
<literal name="co16_mid2" val="!3"/>
<literal name="co16_mid2" val="!4"/>
<literal name="co16_mid2" val="!5"/>
<literal name="co16_mid2" val="!6"/>
<literal name="co16_mid2" val="!7"/>
<literal name="co16_mid2" val="!8"/>
<literal name="co16_mid2" val="!9"/>
<literal name="co16_mid2" val="!10"/>
<literal name="co16_mid2" val="!11"/>
<literal name="co16_mid2" val="!12"/>
<literal name="co16_mid2" val="!13"/>
<literal name="co16_mid2" val="!14"/>
<literal name="co16_mid2" val="!15"/>
<literal name="co16_mid2" val="!16"/>
<literal name="co16_mid2" val="!17"/>
<literal name="co16_mid2" val="!18"/>
<literal name="co16_mid2" val="!19"/>
<literal name="co16_mid2" val="!20"/>
<literal name="co16_mid2" val="!21"/>
<literal name="co16_mid2" val="!22"/>
<literal name="co16_mid2" val="!23"/>
<literal name="co16_mid2" val="!24"/>
<literal name="co16_mid2" val="!25"/>
<literal name="co16_mid2" val="!26"/>
<literal name="co16_mid2" val="!27"/>
<literal name="co16_mid2" val="!28"/>
<literal name="co16_mid2" val="!29"/>
<literal name="co16_mid2" val="!30"/>
<literal name="co16_mid2" val="!31"/>
<literal name="co16_mid2" val="!32"/>
<literal name="co16_mid2" val="!33"/>
<literal name="co16_mid2" val="!34"/>
<literal name="co16_mid2" val="!35"/>
<literal name="co16_mid2" val="!36"/>
<literal name="co16_mid2" val="!37"/>
<literal name="co16_mid2" val="!38"/>
<literal name="co16_mid2" val="!39"/>
<literal name="co16_mid2" val="!40"/>
<literal name="co16_mid2" val="!41"/>
<literal name="co16_mid2" val="!42"/>
<literal name="co16_mid2" val="!43"/>
<literal name="co16_mid2" val="!44"/>
<literal name="co16_mid2" val="!45"/>
<literal name="co16_mid2" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
