// Seed: 2888553927
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign id_1 = id_1;
  assign module_1.type_7 = 0;
  assign id_2 = 1'b0;
endmodule
module module_1;
  wire id_1;
  reg  id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always @({
    id_2
  })
    if (id_2) begin : LABEL_0
      @(posedge "") id_2 = 1'b0;
      id_2 <= id_2;
      id_2 = id_2;
    end
  tri1 id_3, id_4;
  assign id_2 = 1 * 1;
  assign id_4 = 1;
  supply0 id_5;
  assign id_5 = id_4;
endmodule
