//
// Module mopshub_lib.elink_side_core.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 15:56:28 04/15/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_side_core( 
   // Port Declarations
   input   wire            clk_160,                    // - 160Mhz e-link clock
   input   wire            clk_40,                     // -- 40Mhz e-link clock
   input   wire            clk_80,                     // - 80Mhz e-link clock
   input   wire            clk_usr,                    // -- User clock rd/wr fifo domain 
   input   wire            rst,                        // reset the modules (not needed for initialization)
   input   wire            rx_elink,                   // 1-bit elink rx, must be connected to the input differential pin pair of FPGA
   input   wire            rx_fifo_read_enable,        // rx fifo read enable
   input   wire            tx_fifo_data_in,            // tx fifo write enable
   input   wire    [17:0]  tx_fifo_write_enable,       // tx fifo data in
   output  wire    [9:0]   rx_fifo_data_out,           // rx fifo 8b10b decoded data
   output  wire            rx_fifo_empty,              // rx fifo empty
   output  wire            rx_fifo_full,               // rx fifo full
   output  wire            tx_elink,                   //  1-bit elink tx, must be connected to the output differential pin pair of FPGA
   output  wire            tx_fifo_programmable_full   // tx fifo prog full
);


// Internal Declarations


// Local declarations

// Internal signal declarations


// Instances 

endmodule // elink_side_core

