patent_id,patent_date,patent_title,patent_num_times_cited_by_us_patents,cpc_subclass_ids
12432899,2025-09-30,Method of preparing semiconductor structure having low dielectric constant layer,0,H01L|H10B
12431427,2025-09-30,Semiconductor device structure with liner layer having tapered sidewall and method for preparing the same,0,H01L
12431425,2025-09-30,Conductive structure and capacitor structure and method for manufacturing the same,0,H01L|H10D
12431410,2025-09-30,Semiconductor device with polymer liner and method for fabricating the same,0,H01L
12431393,2025-09-30,Manufacturing method for semiconductor structures,0,H01L
12431353,2025-09-30,Hardmask structure and method of forming semiconductor structure,0,G03F|H01L
12431185,2025-09-30,Memory devices including mechanism of protecting a vulnerable word line based on the previous refreshed word lines and relevant methods,0,G06F|G11C
12424564,2025-09-23,Semiconductor device having a shielding line for signal crosstalk suppression,0,G11C|H01L|H10B
12424556,2025-09-23,Semiconductor device with adjustment layers and method for fabricating the same,0,H01L|H10B
12424552,2025-09-23,Semiconductor structure and method of manufacturing thereof,0,H01L
12421595,2025-09-23,Deposition system for fabricating semiconductor device structure,0,C23C|G06N|H01L
12417982,2025-09-16,Semiconductor device with contact structure,0,H01L
12417157,2025-09-16,System and method for testing memory device,0,G06F
12416856,2025-09-16,Method of manufacturing semiconductor device structure,0,G03F|H01L
12412785,2025-09-09,Semiconductor structure having contact plug and method of manufacturing the same,0,H01L|H10B
12412755,2025-09-09,Etching system for fabricating semiconductor device structure,0,G06N|H01L
12408444,2025-09-02,Semiconductor device structure with fuse and resistor and method for preparing the same,0,H01L|H10D
12406933,2025-09-02,Semiconductor device including through-insulator via structure,0,H01L
12406860,2025-09-02,Method of forming conductive layer of semiconductor device,0,H01L
12406855,2025-09-02,Method for preparing semiconductor device structure with energy removable spacers,0,H01L
12400992,2025-08-26,Semiconductor device with supporter against which bonding wire is disposed and method for preparing the same,0,H01L
12400955,2025-08-26,Semiconductor device with porous dielectric layers and method for fabricating the same,0,H01L
12400951,2025-08-26,Semiconductor device and method of manufacturing the same,0,H01L
12396206,2025-08-19,Semiconductor device with shallow contacts and method for fabricating the same,0,H01L|H10B|H10D
12394721,2025-08-19,Package structure including at least two electronic components,0,H01L
12394710,2025-08-19,Semiconductor device having fuse component,0,G11C|H01L|H10B
12394709,2025-08-19,Method for fabricating semiconductor device with fuse structure,0,H01H|H01L
12394677,2025-08-19,Semiconductor structure with overlay mark and system for manufacturing the same,0,G03F|H01L
12394664,2025-08-19,Method of manufacturing semiconductor structure having fins,0,H01L|H10D
12394662,2025-08-19,Method for patterning active areas comprising different operations in semiconductor structure,0,H01L
12389592,2025-08-12,Memory device and method of forming the same,0,G11C|H01L|H10B
12381167,2025-08-05,Semiconductor structure having vias with different dimensions,0,H01L
12381157,2025-08-05,Semiconductor device with an insulative decoupling unit positioned between two of a plurality of conductive features,0,H01L
12381137,2025-08-05,Semiconductor device with composite middle interconnectors,0,H01L
12374618,2025-07-29,Device and method of manufacturing the same,0,H01L
12374609,2025-07-29,Integrated circuit package structure with conductive stair structure,0,H01L
12372396,2025-07-29,Test system and method,0,G01H|G06F|G11C
12369298,2025-07-22,Semiconductor device with etched landing pad surface and manufacturing method thereof,0,H01L|H10B
12363986,2025-07-15,Semiconductor device with contact structure and method for fabricating the same,0,H01L|H10D
12363886,2025-07-15,Semiconductor device structure having a channel layer with different roughness,0,H01L|H10B|H10D
12362290,2025-07-15,Semiconductor structure with a porous structure,0,H01L
12354970,2025-07-08,Semiconductor device structure with overlay mark,0,G03F|H01L|H10H
12354965,2025-07-08,Semiconductor device with redistribution structure and method for fabricating the same,1,H01L
12354949,2025-07-08,Method of forming electrical fuse matrix,0,H01L|H10D
12354909,2025-07-08,Semiconductor device with porous spacer made of low-K material and manufacturing method thereof,0,G11C|H01L|H10B
12353728,2025-07-08,Memory devices having protection circuit for protecting word line,0,G06F
12353129,2025-07-08,Method for preparing semiconductor device structure including bevel etching process,0,G03F|H01L
12349396,2025-07-01,Semiconductor device with shallow contacts and method for fabricating the same,0,H01L|H10B|H10D
12347730,2025-07-01,Method of manufacturing semiconductor structure having vias with different dimensions,0,H01L
12347686,2025-07-01,Semiconductor device structure and method for preparing the same,0,H01L
12347680,2025-07-01,Method for preparing semiconductor device structure having features of different depths,0,H01L
12342571,2025-06-24,Method for manufacturing semiconductor device with passing gate,1,H01L|H10B|H10D
12342552,2025-06-24,Method of forming semiconductor structure,0,H01L|H10B|H10D
12342526,2025-06-24,Semiconductor device and method for fabricating the same,0,H01L|H10B|H10D
12341123,2025-06-24,Semiconductor device having a bonding wire in a hole in the substrate,0,H01L
12341090,2025-06-24,Window ball grid array (WBGA) package and method for manufacturing the same,0,H01L
12341062,2025-06-24,Method for fabricating semiconductor device with liner structure,0,H01L|H10D
12341059,2025-06-24,Semiconductor device having air cavity,0,H01L
12341054,2025-06-24,Method for fabricating semiconductor device with chelating agent,0,G03F|H01L
12339732,2025-06-24,Fault analysis device and fault analysis method thereof,0,G06F|H04L
12338528,2025-06-24,Method for fabricating semiconductor device with deposition cycles of chemical vapor deposition process to form composite contact structure,0,C23C|H01L
12336262,2025-06-17,Semiconductor device with contact structure and method for fabricating the same,0,H01L|H10D
12334463,2025-06-17,Semiconductor structure having copper pillar within solder bump and manufacturing method thereof,0,H01L
12334400,2025-06-17,Semiconductor structure and method of forming thereof,0,H01L
12332279,2025-06-17,"Preheating control system, preheating control method and non-transient computer readable storage medium",0,G01R|H01L
12328868,2025-06-10,Memory structure including low dielectric constant capping layer,0,H01L|H10B
12327793,2025-06-10,Semiconductor device with adjustment layers and method for fabricating the same,0,H01L|H10B
12326714,2025-06-10,Method for controlling etching tool,0,G05B|G06N|H01L
12321677,2025-06-03,Noise simulation system,0,G06F
12317579,2025-05-27,Method for manufacturing semiconductor device structure,0,H01L|H10D
12315808,2025-05-27,Semiconductor device with liner structure,0,H01L
12315796,2025-05-27,Method for preparing semiconductor device with composite passivation structure,0,H01L
12315793,2025-05-27,Semiconductor device with redistribution plugs,0,H01L
12315789,2025-05-27,Window ball grid array (WBGA) package and method for manufacturing the same,0,H01L
12315774,2025-05-27,Semiconductor structure having heat dissipation structure,0,H01L
12315734,2025-05-27,Method for manufacturing semiconductor device,0,H01L|H10B
12315725,2025-05-27,Method for preparing semiconductor device structure having features of different depths,0,H01L
12315578,2025-05-27,Semiconductor device with programmable feature,0,G11C|H01L|H10B
12314032,2025-05-27,Method for controlling deposition tool,0,G05B|H01L
12310002,2025-05-20,Semiconductor device,0,H01L|H10B|H10D
12309996,2025-05-20,Semiconductor device with etched landing pad surface,0,H01L|H10B
12308319,2025-05-20,Semiconductor device structure with fluorine-catching layer,0,H01L
12308318,2025-05-20,Semiconductor device structure with barrier portion,0,H01L
12308315,2025-05-20,Fuse component and semiconductor device,0,H01L|H10B|H10D
12308310,2025-05-20,Method for forming semiconductor interconnection structure against stress migration,0,H01L
12308291,2025-05-20,Method for preparing semiconductor device structure with barrier portion,0,H01L
12308290,2025-05-20,Method for preparing semiconductor device structure with fluorine-catching layer,0,H01L
12308288,2025-05-20,Semiconductor device with composite conductive features and method for preparing the same,0,H01L|H10B
12308285,2025-05-20,Method for preparing fine metal lines with high aspect ratio,0,H01L
12308280,2025-05-20,Method of manufacturing semiconductor structure having fins,0,H01L|H10D
12295137,2025-05-06,Method of manufacturing tsemiconductor device having bonding structure,0,H01L|H10B
12293982,2025-05-06,Semiconductor structure having hybrid bonding pad,0,H01L
12293922,2025-05-06,Reworking process of a failed hard mask for fabricating a semiconductor device,0,H01L
12293914,2025-05-06,Semiconductor device structure and method for preparing the same,0,H01L
12292455,2025-05-06,"Chip socket, testing fixture and chip testing method thereof",0,G01R|G11C|H01L|H01R
12288748,2025-04-29,Semiconductor device structure with silicide portion between conductive plugs,0,H01L|H10B
12288708,2025-04-29,Wafer carrier dry cleaner,0,B08B|H01L
12287195,2025-04-29,Coater cup deformation testing device and method of coater cup deformation testing,0,G01B|H01L
12283567,2025-04-22,Method of manufacturing semiconductor device having air cavity,0,H01L
12283530,2025-04-22,Method for manufacturing a semiconductor structure for detecting vertical electrical leakage,0,H01L
12283518,2025-04-22,Method for fabricating semiconductor device with contact structure,0,G03F|H01L
12279418,2025-04-15,Semiconductor device structure having fuse elements,0,G11C|H01L|H10B
12279416,2025-04-15,Semiconductor device with air gap and method for preparing the same,0,H01L|H10B
12278211,2025-04-15,Manufacturing method of semiconductor device,0,H01L
12278190,2025-04-15,Manufacturing method of semiconductor package structure having interconnections between dies,1,H01L
12278183,2025-04-15,Semiconductor device with multi-carbon-concentration dielectrics,0,H01L
12278179,2025-04-15,Semiconductor structure having fuse below gate structure and method of manufacturing thereof,0,H01L|H10D
12278153,2025-04-15,Semiconductor device with cushion structure and method for fabricating the same,0,H01L
12278152,2025-04-15,Semiconductor device with cushion structure and method for fabricating the same,0,H01L
12278142,2025-04-15,Method for manfacturing semiconductor device for reducing partcle-induced defects,0,H01L|H10B
12278140,2025-04-15,Semiconductor device with composite conductive features and method for preparing the same,0,H01L|H10B
12278138,2025-04-15,Method of manufacturing memory device with first and second isolation members using patterned photoresist layer and energy-decomposable mask,0,H01L|H10B
12274088,2025-04-08,Semiconductor structure,0,H01L|H10B|H10D
12272672,2025-04-08,Semiconductor device with hollow interconnectors,0,H01L
12272651,2025-04-08,Semiconductor package structure having interconnections between dies and manufacturing method thereof,1,H01L
12272642,2025-04-08,Benchmark device on a semiconductor wafer with fuse element,0,H01L|H10D
12272636,2025-04-08,Interconnection structure having air gap and method for manufacturing the same,0,H01L
12272620,2025-04-08,Semiconductor structure having elastic member within via,0,H01L
12272565,2025-04-08,Method for preparing semiconductor structure,0,H01L|H10B
12272561,2025-04-08,Method for manufacturing semiconductor device,0,H01L|H10B
12272552,2025-04-08,Method for preparing semiconductor device structure with features at different levels,0,H01L
12272413,2025-04-08,Method of manufacturing an electrically programmable semiconductor anti-fuse device that includes utilizing previously fabricated device elements as masks for subsequently fabricated elements,0,G11C|H01L|H10B
12267993,2025-04-01,Semiconductor structure having buried word lines,0,H01L|H10B
12266649,2025-04-01,Method for manufacturing semiconductor device with substrate for electrical connection,0,H01L
12266622,2025-04-01,Method of manufacturing semiconductor structure having hybrid bonding pad,0,H01L
12266600,2025-04-01,Semiconductor device with decoupling unit,0,H01L
12266564,2025-04-01,Semiconductor device,0,H01L|H10B
12262551,2025-03-25,Method of manufacturing semiconductor structure,0,H01L|H10D
12261118,2025-03-25,Interconnection structure with composite isolation feature and method for manufacturing the same,0,H01L
12256565,2025-03-18,Method for preparing recessed gate structure with protection layer,0,H01L|H10D
12255161,2025-03-18,Semiconductor device with composite conductive features and method for fabricating the same,0,H01L
12255146,2025-03-18,Interconnection structure with composite isolation feature and method for manufacturing the same,0,H01L
12250833,2025-03-11,Method for manufacturing semiconductor device structure,0,H01L|H10D
12250832,2025-03-11,"Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same",0,G11C|H01L|H10B|H10D
12250808,2025-03-11,Semiconductor device with programmable structure and method for fabricating the same,0,H01L|H10B
12250806,2025-03-11,Semiconductor device with conductive cap layer over conductive plug and method for forming the same,0,H01L|H10B
12249576,2025-03-11,Semiconductor device structure with stacked conductive plugs and method for preparing the same,0,H01L
12249569,2025-03-11,Semiconductor device with uneven electrode surface and method for fabricating the same,0,H01G|H01L|H10D
12249512,2025-03-11,Semiconductor structure with air gap in pattern- dense region and method of manufacturing the same,0,H01L|H10B
12245431,2025-03-04,Vertical memory structure with air gaps and method for preparing the same,0,H01L|H10B
12245423,2025-03-04,Semiconductor device with conductive cap layer over conductive plug and method for preparinging the same,0,H01L|H10B
12245416,2025-03-04,Semiconductor structure having buried word lines and method of manufacturing the same,0,H01L|H10B
12243832,2025-03-04,Method for manufacturing semiconductor device structure with overlay marks,0,G03F|H01L
12243817,2025-03-04,Semiconductor device with porous dielectric layers and method for fabricating the same,0,H01L
12243769,2025-03-04,Method for preparing semiconductor device structure using nitrogen-containing pattern,0,H01L
12242246,2025-03-04,Method and system of operating overlay measuring,0,G01B|G03F|G05B|G06T
12242202,2025-03-04,Method for overlay error correction,0,G03F|H01L
12238917,2025-02-25,Memory device having laterally extending capacitors of different lengths and levels,0,H01L|H10B|H10D
12237318,2025-02-25,Method for fabricating semiconductor device with redistribution structure,0,H01L
12237260,2025-02-25,Semiconductor device structure with stacked conductive plugs and method for preparing the same,0,H01L
12237209,2025-02-25,Method of manufacturing memory device having active area in elongated block,0,H01L|H10B
12232312,2025-02-18,Method of manufacturing semiconductor device having active area in strip,0,H01L|H10B
12230535,2025-02-18,Method for fabricating semiconductor device with damascene structure,0,G03F|H01L
12224178,2025-02-11,Method of manufacturing vias with pulsing plasma,0,H01L
12218087,2025-02-04,Semiconductor device with composite conductive features and method for fabricating the same,0,H01L
12218055,2025-02-04,Semiconductor device structure with conductive contacts of different widths and method for preparing the same,0,H01L
12218053,2025-02-04,Semiconductor device with metal spacers and method for fabricating the same,0,H01L
12213307,2025-01-28,Semiconductor device with air gap and method for preparing the same,0,H01L|H10B
12213306,2025-01-28,Semiconductor device with air gap and method for preparing the same,0,H01L|H10B
12211905,2025-01-28,Method for preparing recessed gate structure with protection layer,0,H01L|H10D
12211831,2025-01-28,Semiconductor device with redistribution structure,0,H01L
12211739,2025-01-28,Method for manufacturing semiconductor device comprising contact void surrounding bit line,0,H01L|H10B
12211696,2025-01-28,Method of manufacturing semiconductor structure with improved etching process,0,H01L
12211200,2025-01-28,Wafer inspection system method,0,G06T|G06V
12205912,2025-01-21,Semiconductor package structure and method for preparing the same,0,H01L
12205825,2025-01-21,Method of preparing semiconductor structure having low dielectric constant layer,0,H01L
12198991,2025-01-14,Test structure for use in dynamic random access memory and manufacturing method thereof,0,H01L|H10B
12198977,2025-01-14,Manufacturing method of semiconductor structure having elastic member within via,0,H01L
12191303,2025-01-07,Semiconductor device structure,0,H01L|H10D
12191258,2025-01-07,Semiconductor device having integral alignment marks with decoupling features and method for fabricating the same,0,G03F|H01L
12191253,2025-01-07,Semiconductor device with fuse structure,0,H01L
12191215,2025-01-07,Manufacturing and measuring system for semiconductor structures,0,H01L
12191194,2025-01-07,Method for fabricating semiconductor device and reworking process,0,H01L
12190991,2025-01-07,Off-chip driving device and driving capability enhancement method thereof,0,G06F|G11C
12189541,2025-01-07,Memory device and control method for controlling memory device,0,G06F|G11C
12185530,2024-12-31,Anti-fuse sensing device and operation method thereof,0,G11C|H01L|H10B
12185529,2024-12-31,Semiconductor device with programmable structure and method for fabricating the same,0,H01L|H10B
12183715,2024-12-31,Method for manufacturing semiconductor structure,0,H01L
12183705,2024-12-31,Semiconductor device structure with composite bottle-shaped through silicon via,0,H01L
12183643,2024-12-31,Implanting system for fabricating semiconductor device structure,2,G06N|H01L
12183587,2024-12-31,Method for preparing semiconductor device structure with isolation patterns having different heights,0,H01L
12183584,2024-12-31,Method of manufacturing semiconductor structure with improved etching process,0,H01L
12181518,2024-12-31,Semiconductor device with interface structure,0,G01R|H01L
12178039,2024-12-24,Memory device having merged active area,0,H01L|H10B
12176342,2024-12-24,Method for fabricating semiconductor device with guard ring,0,H01L|H10D
12176281,2024-12-24,Semiconductor device with uneven electrode surface and method for fabricating the same,0,H01G|H01L|H10D
12176267,2024-12-24,Semiconductor device and method for manufacturing the same,0,H01L
12176218,2024-12-24,Bevel etching method,1,H01L
12175652,2024-12-24,System and non-transitory computer-readable medium for identifying cause of manufacturing defects,0,G06T
12167591,2024-12-10,Semiconductor device with programmable structure and method for fabricating the same,0,H01L|H10B
12165968,2024-12-10,Multi-stacking carrier structure and method for fabricating the same,0,H01L
12160988,2024-12-03,Semiconductor device with composite word line structure and method for fabricating the same,0,H01L|H10B|H10D
12159915,2024-12-03,Contact structure and method for preparing the same,0,H01L|H10D
12159852,2024-12-03,Semiconductor device structure with composite bottle-shaped through silicon via and method for preparing the same,0,H01L
12159831,2024-12-03,Method of manufacturing integrated circuit device with bonding structure,0,H01L
12159790,2024-12-03,Method for fabricating semiconductor device with damascene structure by using etch stop layer,0,G03F|H01L
12159786,2024-12-03,Semiconductor device and method of manufacturing the same,0,H01L
12154954,2024-11-26,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12154895,2024-11-26,Semiconductor device with guard ring,0,H01L|H10D
12154821,2024-11-26,Method of manufacturing semiconductor device including isolation structure with nitridation layer,0,H01L
12154788,2024-11-26,Method for preparing semiconductor device structure having features of different depths,0,H01L
12150290,2024-11-19,Semiconductor device with composite gate dielectric and method for preparing the same,0,H01L|H10B|H10D
12148731,2024-11-19,Method of manufacturing semiconductor device having air cavity in RDL structure,0,H01L
12148722,2024-11-19,Semiconductor device with barrier layer,0,H01L
12148689,2024-11-19,Semiconductor device with interconnectors of different density,0,H01L
12148144,2024-11-19,Wafer inspection system,0,G06T|G06V
12142596,2024-11-12,Semiconductor structure and manufacturing method thereof,0,H01L
12142518,2024-11-12,Method for fabricating semiconductor device with damascene structure by using etch stop layer,0,G03F|H01L
12137552,2024-11-05,Semiconductor device structure having multiple fuse elements,0,G11C|H01L|H10B
12136592,2024-11-05,Method for manufacturing semiconductor structure having a porous structure,0,H01L
12133378,2024-10-29,Semiconductor structure,0,H01L|H10B
12131908,2024-10-29,Semiconductor structure with air gap in pattern-dense region and method of manufacturing the same,0,H01L|H10B
12131892,2024-10-29,Operating method of etching device,0,B08B|G03F|H01J|H01L
12130592,2024-10-29,Time-to-digital converter apparatus and converting method thereof,0,G04F|H03L|H03M|H04L
12125800,2024-10-22,Semiconductor device structure including overlay mark structure,0,H01L
12125744,2024-10-22,Semiconductor device with composite conductive features and method for preparing the same,0,H01L|H10B
12119365,2024-10-15,Optical semiconductor device with integrated vias implementing inter-die connection,0,H01L|H10F
12119302,2024-10-15,Semiconductor device with protection liners and air gaps and method for fabricating the same,0,H01L
12119297,2024-10-15,Semiconductor device with multi-stacking carrier structure,0,H01L
12118709,2024-10-15,Method for identifying cause of manufacturing defects,0,G06T
12117735,2024-10-15,Method of determining overlay error during semiconductor fabrication,0,G03F|H01L
12114491,2024-10-08,Semiconductor device with programmable unit and method for fabricating the same,0,G11C|H01L|H10B
12113046,2024-10-08,Method for preparing semiconductor device with wire bond,0,H01L
12113028,2024-10-08,Semiconductor device with integrated decoupling and alignment features,0,H01L
12113003,2024-10-08,Semiconductor device with composite middle interconnectors,0,H01L
12112978,2024-10-08,Method for fabricating semiconductor device with redistribution plugs,1,H01L
12112950,2024-10-08,Semiconductor device with protection layer and method for fabricating the same,0,G11C|H01L|H10B
12107175,2024-10-01,Optical semiconductor device with cascade vias,0,H01L|H10B|H10F
12107002,2024-10-01,Manufacturing method of semiconductor structure,0,H01L|H10B|H10D
12100650,2024-09-24,Semiconductor device having a carbon containing insulation layer formed under the source/drain,0,H01L
12100634,2024-09-24,Semiconductor device with re-fill layer,0,H01L
12100615,2024-09-24,Method of manufacturing semiconductor device,0,H01L
12100605,2024-09-24,Gas purge device and gas purging method,0,H01L
12094834,2024-09-17,Semiconductor device with alignment marks and method for fabricating the same,0,H01L
12094833,2024-09-17,Semiconductor device with alignment marks and method for fabricating the same,0,H01L
12094724,2024-09-17,Method of preparing active areas,0,H01L|H10D
12094718,2024-09-17,"Semiconductor device, semiconductor structure and method for fabricating semiconductor device and semiconductor structure using tilted etch process",0,H01L|H10D
12087702,2024-09-10,Memory device and semiconductor device comprising electrostatic discharge protection element,0,H01L|H10D
12087620,2024-09-10,Semiconductor device structure with air gap,0,H01L|H10B
12087593,2024-09-10,Method of plasma etching,0,H01L
12080773,2024-09-03,Recessed gate strcutre with protection layer,0,H01L|H10D
12080754,2024-09-03,Semiconductor device with assistant layer and method for fabricating the same,0,H01L|H10D
12080642,2024-09-03,Semiconductor device with conductive layers having different pattern densities and method for fabricating the same,0,H01L
12080598,2024-09-03,Method for preparing semiconductor device structure with silicide portion between conductive plugs,0,H01L|H10B
12080561,2024-09-03,Method of processing substrate,0,H01L
12068203,2024-08-20,Method for manufacturing semiconductor device structure,1,H01L|H10D
12063771,2024-08-13,Memory structure and method of forming thereof,0,H01L|H10B|H10D
12062656,2024-08-13,Semiconductor device structure,1,H01L|H10D
12062547,2024-08-13,Method of fabricating semiconductor device and patterning semiconductor structure,0,H01L
12057393,2024-08-06,Semiconductor device with fuse component,0,H01L|H10D
12057348,2024-08-06,Method for fabricating semiconductor device with protection liner for bit line,0,H01L|H10B|H10D
12051719,2024-07-30,Method for manufacturing semiconductor structure with single side capacitor,0,H01L|H10B|H10D
12051718,2024-07-30,Method for fabricating semiconductor device with assistant layer,0,H01L|H10D
12051648,2024-07-30,Semiconductor device with air gap below landing pad and method for forming the same,0,H01L|H10B
12051644,2024-07-30,Semiconductor device structure with stacked conductive plugs and method for preparing the same,0,H01L|H10B|H10D
12034034,2024-07-09,Method of manufacturing capacitor array,0,H01L|H10B|H10D
12033956,2024-07-09,Interconnect structure,0,H01L
12029028,2024-07-02,Method of manufacturing semiconductor device,0,H01L|H10B|H10D
12027575,2024-07-02,Method for fabricating semiconductor structure,0,H01G|H01L|H10D
12027480,2024-07-02,Semiconductor device with wire bond and method for preparing the same,0,H01L
12027479,2024-07-02,Semiconductor device with edge-protecting spacers over bonding pad,0,H01L|H10D
12027399,2024-07-02,Gas purge device and gas purging method,0,H01L
12022649,2024-06-25,Memory device having bit line with stepped profile,0,H01L|H10B
12022648,2024-06-25,Semiconductor structure having air gap,0,H01L|H10B
12021127,2024-06-25,Semiconductor device including a buried channel array transistor structure,0,H01L|H10B|H10D
12021017,2024-06-25,Semiconductor package and manufacturing method thereof,0,H01L
12021009,2024-06-25,Semiconductor device with plug structure,0,H01L
12014986,2024-06-18,Method for preparing semiconductor device structure with conductive plugs of different aspect ratios and manganese-containing lining layer,0,H01L|H10B
12014961,2024-06-18,Method of semiconductor overlay measuring and method of semiconductor structure manufacturing,0,G03F|G06T|H01L|H10B|H10D
12014955,2024-06-18,Method for fabricating conductive layer stack and method for fabricating semiconductor device with gate contact,0,H01L
12014766,2024-06-18,System for determining target locking time of delay locked loop of memory apparatus,0,G06F|G11C|H03L
12009212,2024-06-11,Semiconductor device with reduced critical dimensions,0,H01L
12002803,2024-06-04,"Semiconductor device, electronic system, and electrostatic discharge protection method for semiconductor device thereof",0,H01L|H10B|H10D
12002772,2024-06-04,Semiconductor device with composite conductive features and method for fabricating the same,0,H01L
12002765,2024-06-04,Marks for overlay measurement and overlay error correction,0,G03F|H01L
12002752,2024-06-04,Method for manufacturing a fuse component,0,H01L|H10D
11996390,2024-05-28,Semiconductor device with stacking structure,0,H01L
11985816,2024-05-14,Semiconductor device with air gap,0,H01L|H10B
11984511,2024-05-14,Manufacturing method of semiconductor device,0,H01L|H10B|H10D
11984397,2024-05-14,Semiconductor structure,0,H01L|H10B
11984389,2024-05-14,Integrated circuit package structure with conductive stair structure and method of manufacturing thereof,0,H01L
11983066,2024-05-14,Data storage device storing associated data in two areas,1,G06F
11978785,2024-05-07,Method of manufacturing semiconductor structure having a fin feature,0,H01L|H10D
11978662,2024-05-07,Method for preparing semiconductor device with air gap,0,H01L|H10B
11967628,2024-04-23,Manufacturing method of semiconductor structure,0,H01L|H10B|H10D
11967612,2024-04-23,Method of manufacturing semiconductor structure,1,H01L|H10D
11966680,2024-04-23,Noise simulation system,0,G06F
11963345,2024-04-16,Semiconductor structure having fin structures,0,H01L|H10B|H10D
11961578,2024-04-16,Test device and test method thereof,0,G06F|G11C
11959939,2024-04-16,"Chip socket, testing fixture and chip testing method thereof",0,G01R|G11C|H01L|H01R
11955446,2024-04-09,Method for forming semiconductor device structure with conductive polymer liner,0,H01L
11955427,2024-04-09,Method of forming electrical fuse matrix,0,H01L|H10D
11948982,2024-04-02,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11948857,2024-04-02,Semiconductor device with thermal release layer and method for fabricating the same,0,H01L
11942514,2024-03-26,Semiconductor device,0,H01L|H10D
11942425,2024-03-26,Semiconductor structure having contact structure,0,G11C|H01L|H10B
11942331,2024-03-26,Method for preparing semiconductor device structure with isolation patterns having different heights,0,H01L
11935851,2024-03-19,Semiconductor structure having polygonal bonding pad,0,H01L
11935850,2024-03-19,Method for fabricating semiconductor device with slanted conductive layers,0,H01L
11935834,2024-03-19,Method for preparing semiconductor device with contact structure,1,H01L|H10D
11935831,2024-03-19,Semiconductor device with connecting structure and method for fabricating the same,0,H01L
11935816,2024-03-19,Conductive feature with non-uniform critical dimension and method of manufacturing the same,0,H01L
11935780,2024-03-19,Semiconductor structure and manufacturing method thereof,0,H01L|H10B|H10D
11935749,2024-03-19,Method of manufacturing semiconductor structure,0,H01L
11935605,2024-03-19,Method for preparing semiconductor device including an electronic fuse control circuit,0,G11C|H01L
11916019,2024-02-27,Method for fabricating semiconductor device with programmable unit,0,H01L
11916015,2024-02-27,"Fuse component, semiconductor device, and method for manufacturing a fuse component",0,H01L|H10B|H10D
11908816,2024-02-20,Method for fabricating semiconductor device with graphene layers,0,H01L
11908693,2024-02-20,Method for preparing semiconductor device structure with lining layer,0,H01L
11901350,2024-02-13,Method for fabricating semiconductor device with stacking structure,0,H01L
11901344,2024-02-13,Manufacturing method of semiconductor package,0,H01L
11901267,2024-02-13,Memory device having word lines with improved resistance,0,H01L|H10B
11895830,2024-02-06,Method for manufacturing semiconductor device,0,H01L|H10B|H10D
11895826,2024-02-06,Method for preparing semiconductor device structure with air gap,0,H01L|H10B|H10D
11894328,2024-02-06,Semiconductor device with edge-protecting spacers over bonding pad,0,H01L|H10D
11894304,2024-02-06,Semiconductor device with air gap below landing pad and method for forming the same,0,H01L|H10B
11894268,2024-02-06,Method for fabricating semiconductor device with intervening layer,0,H01L
11894264,2024-02-06,Method for fabricating semiconductor device with covering liners,0,H01L|H10B
11894259,2024-02-06,Method for manufacturing the same having a profile modifier,0,H01L|H10B
11894247,2024-02-06,Method of manufacturing semiconductor device having hybrid bonding interface,0,H01L
11882690,2024-01-23,Semiconductor structure having tapered bit line,0,H01L|H10B
11881453,2024-01-23,Method for preparing a semiconductor device with interconnect part,0,H01L|H10D
11881451,2024-01-23,Semiconductor device with interconnect part and method for preparing the same,0,H01L|H10D
11881446,2024-01-23,Semiconductor device with composite middle interconnectors,0,H01L
11877455,2024-01-16,Method for preparing vertical memory structure with air gaps,0,H01L|H10B
11877444,2024-01-16,Semiconductor device and method for fabricating the same,0,H01L|H10B
11877436,2024-01-16,Semiconductor device and method for fabricating the same,0,H01L|H10B|H10D
11877435,2024-01-16,Semiconductor structure having air gap,0,H01L|H10B
11876079,2024-01-16,Method for fabricating semiconductor device with recessed pad layer,0,H01L
11876077,2024-01-16,Semiconductor device and method of manufacturing the same,0,H01L
11876075,2024-01-16,Semiconductor device with composite bottom interconnectors,0,H01L
11876074,2024-01-16,Semiconductor device with hollow interconnectors,0,H01L
11876072,2024-01-16,Method for preparing semiconductor device with wire bond,0,H01L
11876067,2024-01-16,Semiconductor package and method of manufacturing the same,0,H01L
11876063,2024-01-16,Semiconductor package structure and method for preparing the same,0,H01L
11876051,2024-01-16,Conductive layer stack and semiconductor device with a gate contact,0,H01L
11876045,2024-01-16,Method for preparing semiconductor device with copper-manganese liner,0,H01L
11876044,2024-01-16,Method for activating backup unit through fuse element,0,H01L|H10D
11876025,2024-01-16,Semiconductor structure,0,H01L|H10D
11876024,2024-01-16,Method for operating a benchmark device on a semiconductor wafer with fuse element,1,H01L|H10D
11876000,2024-01-16,Method for preparing semiconductor device structure with patterns having different heights,0,H01L
11875994,2024-01-16,Method for preparing semiconductor device structure with features at different levels,0,H01L
11854832,2023-12-26,Semiconductor device structure having a profile modifier,0,H01L|H10B|H10D
11852680,2023-12-26,Test device and test method thereof,0,G01R|G06F
11848353,2023-12-19,Method of fabricating semiconductor structure,0,H01L|H10B|H10D
11848278,2023-12-19,Package device comprising electrostatic discharge protection element,0,H01L|H10D
11843030,2023-12-12,Fuse elements and semiconductor devices,0,G11C|H01L|H10D
11842979,2023-12-12,Semiconductor device and method of manufacturing the same,1,H01L
11842960,2023-12-12,Semiconductor device with horizontally arranged capacitor,0,H01L|H10D
11842925,2023-12-12,Method for fabricating conductive feature and semiconductor device,0,H01L|H10B
11842921,2023-12-12,Method for preparing semiconductor device structure with multiple liners,0,H01L|H10B
11837499,2023-12-05,Method for preparing fine metal lines with high aspect ratio,1,H01L
11832440,2023-11-28,Method of forming memory device,2,H01L|H10B|H10D
11832437,2023-11-28,Semiconductor memory device with air gaps for reducing current leakage,0,H01L|H10B
11830865,2023-11-28,Semiconductor device with redistribution structure and method for fabricating the same,2,H01L
11830837,2023-11-28,Semiconductor package with air gap,0,H01L
11830836,2023-11-28,Semiconductor device with wire bond and method for preparing the same,0,H01L
11830812,2023-11-28,Semiconductor device with T-shaped landing pad structure,0,H01L|H10B
11830762,2023-11-28,Method of manufacturing semiconductor structure,0,H01L|H10B
11830744,2023-11-28,Method of preparing active areas,1,H01L|H10D
11830176,2023-11-28,Method of measuring a semiconductor device,0,G06T
11825649,2023-11-21,Semiconductor device with programmable unit and method for fabricating the same,0,G11C|H01L|H10B
11825647,2023-11-21,Semiconductor device with air gap between conductive features,0,H01L|H10B|H10D
11824082,2023-11-21,Method for fabricating semiconductor device with capacitors having shared electrode,0,H01G|H01L|H10D
11824047,2023-11-21,Method for fabricating semiconductor device with stacked dies,0,H01L
11824004,2023-11-21,Method for fabricating semiconductor device structure with manganese-containing conductive plug,0,H01L|H10B
11823992,2023-11-21,Semiconductor device with uneven electrode surface and method for fabricating the same,0,H01G|H01L|H10D
11823984,2023-11-21,Method for fabricating semiconductor device with plug structure,0,H01L
11823951,2023-11-21,Method of manufacturing semiconductor structure having air gap,0,H01L|H10B
11817386,2023-11-14,Method for preparing vertical electrical fuse device,0,H01L|H10B
11817322,2023-11-14,Method of manufacturing vias with pulsing plasma,0,H01L
11817306,2023-11-14,Method for manufacturing semiconductor package with air gap,0,H01L
11810977,2023-11-07,Semiconductor device with embedded sigma-shaped structure,0,H01L|H10D
11804404,2023-10-31,Method of forming a semicondcutor device using carbon containing spacer for a bitline,0,G11C|H01L|H10B
11798879,2023-10-24,Semiconductor device with composite passivation structure and method for preparing the same,0,H01L
11798839,2023-10-24,Semiconductor structure having air gap dielectric,0,H01L
11798826,2023-10-24,Wafer-measuring apparatus and wafer-transferring method thereof,0,H01L
11791328,2023-10-17,Method for fabricating semiconductor device with integrated decoupling and alignment features,0,H01L
11791294,2023-10-17,Method for fabricating semiconductor device with stress relief structure,0,H01L|H10B
11791264,2023-10-17,Method for preparing semiconductor device including conductive contact having tapering profile,0,H01L|H10B
11789816,2023-10-17,Method for controlling data storage device storing associated data in two areas,0,G06F|H03K
11785760,2023-10-10,Gate-all-around semiconductor device with dielectric-all-around capacitor and method for fabricating the same,0,B82Y|H01L|H10B|H10D
11781917,2023-10-10,Temperature sensor circuit and method thereof,0,G01K|H01L
11777012,2023-10-03,Method for preparing semiconductor device with annular semiconductor fin,0,H01L|H10D
11776924,2023-10-03,Method of manufacturing semiconductor device,0,H01L
11776921,2023-10-03,Method of manufacturing semiconductor structure having polygonal bonding pad,0,H01L
11776912,2023-10-03,Method for preparing semiconductor device structure with manganese-containing lining layer,0,H01L|H10B
11776904,2023-10-03,Semiconductor device with carbon hard mask and method for fabricating the same,0,H01L
11776813,2023-10-03,Method for preparing semiconductor device structure with fine patterns at different levels,0,H01L
11769562,2023-09-26,Semiconductor device including an electronic fuse control circuit,0,G11C|H01L
11765883,2023-09-19,Method for manufacturing semiconductor die with decoupling capacitor,0,H01L|H10B|H10D
11765882,2023-09-19,Method for fabricating semiconductor device,0,G11C|H01L|H10B
11764191,2023-09-19,Method for preparing semiconductor package having multiple voltage supply sources,0,H01L
11764178,2023-09-19,Semiconductor device with redistribution structure and method for fabricating the same,0,H01L
11764148,2023-09-19,Method of forming integrated circuit device with bonding structure,0,H01L
11764108,2023-09-19,Method for preparing semiconductor die structure with air gaps,0,H01L
11764105,2023-09-19,Method for preparing semiconductor device structure with multiple liners,0,H01L|H10B|H10D
11757038,2023-09-12,"Semiconductor memory structure having drain stressor, source stressor and buried gate",0,G11C|H01L|H10B|H10D
11756988,2023-09-12,Semiconductor structure and method for fabricating the same,0,H01G|H01L|H10D
11756893,2023-09-12,Semiconductor device with alignment marks and method for fabricating the same,1,H01L
11756885,2023-09-12,Method for fabricating semiconductor device with metal spacers,0,H01L
11756641,2023-09-12,Method for determining status of a fuse element,2,G11C|H01L|H10B
11751334,2023-09-05,Semiconductor device with interface structure and method for fabricating the same,1,G01R|H01L|H05K
11749730,2023-09-05,Semiconductor device with contact structure and method for preparing the same,0,H01L|H10D
11749598,2023-09-05,Method for fabricating semiconductor device with test pad,0,H01L
11749565,2023-09-05,Semiconductor device and manufacturing method thereof,0,H01L
11749364,2023-09-05,Semiconductor circuit and semiconductor device for determining status of a fuse element,2,G11C|H01L|H10B
11742402,2023-08-29,Semiconductor structure and manufacturing method thereof,1,H01L|H10B|H10D
11742382,2023-08-29,Method for preparing semiconductor device with air gap and boron nitride cap,2,H01L|H10B|H10D
11742286,2023-08-29,Semiconductor device with interconnect part and method for forming the same,1,H01L|H10D
11742242,2023-08-29,Method for manufacturing through-silicon via with liner,0,H01L
11742209,2023-08-29,Method for preparing semiconductor device with air gap in pattern-dense region,2,H01L|H10B
11735616,2023-08-22,Optical semiconductor device with integrated dies,0,H01L|H10F
11735577,2023-08-22,Method for fabricating semiconductor structure with strengthened patterns,0,H01L|H10B|H10D
11735527,2023-08-22,Semiconductor device with graded porous dielectric structure,0,H01L|H10D
11735520,2023-08-22,Method for fabricating semiconductor device with programmable anti-fuse feature,0,H01L
11735499,2023-08-22,Semiconductor device with protection layers and method for fabricating the same,0,H01L
11728316,2023-08-15,Method for fabricating semiconductor device with heat dissipation features,1,H01L
11728299,2023-08-15,Semiconductor device with tilted insulating layers and method for fabricating the same,0,H01L
11728277,2023-08-15,Method for manufacturing semiconductor structure having via through bonded wafers,0,H01L
11728194,2023-08-15,Wafer handling apparatus and method of operating the same,0,H01L|H04N
11728174,2023-08-15,Method for fabricating semiconductor device using tilted etch process,0,H01L
11721610,2023-08-08,Method for manufacturing semiconductor structure same,0,H01L
11715706,2023-08-01,"Semiconductor chip, semiconductor device and electrostatic discharge protection method for semiconductor device thereof",0,H01L|H10D
11715690,2023-08-01,Semiconductor device having a conductive contact with a tapering profile,0,H01L|H10B
11715634,2023-08-01,Wet clean process for fabricating semiconductor devices,1,H01L
11710696,2023-07-25,Semiconductor device with programmable unit and method for fabricating the same,0,H01L|H10D
11706913,2023-07-18,Method for manufacturing semiconductor memory device,0,H01L|H10B
11705499,2023-07-18,Semiconductor device with inverter and method for fabricating the same,0,H01L|H03K|H10D
11705394,2023-07-18,Semiconductor device with fuse and anti-fuse structures,0,H01L
11705380,2023-07-18,Method for fabricating semiconductor device with protection layers,0,H01L
11705364,2023-07-18,Method for preparing semiconductor device with air gap,0,H01L|H10B
11700720,2023-07-11,Memory device with air gaps for reducing capacitive coupling,0,H01L|H10B
11699900,2023-07-11,"Semiconductor chip, electronic device and electrostatic discharge protection method for electronic device thereof",0,G11C|H01L|H02H|H10D
11699734,2023-07-11,Semiconductor device with resistance reduction element and method for fabricating the same,0,H01L|H10D
11699686,2023-07-11,Dual-die semiconductor package,0,H01L
11699661,2023-07-11,Method for fabricating semiconductor device,0,H01L|H10B
11699635,2023-07-11,Method for manufacturing semiconductor device,0,H01L
11699624,2023-07-11,Semiconductor structure with test structure,0,H01L|H10B
11699617,2023-07-11,Method for fabricating semiconductor device with alleviation feature,1,H01L|H10B|H10D
11695003,2023-07-04,"Semiconductor device, electronic system, and electrostatic discharge protection method for semiconductor device thereof",0,H01L|H10B|H10D
11694923,2023-07-04,Method for preparing semiconductor device with air spacer,0,H01L
11688772,2023-06-27,Semiconductor device with contact having tapered profile and method for fabricating the same,0,H01L|H10D
11688624,2023-06-27,Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom,0,H01L|H10D
11688611,2023-06-27,Method for manufacturing a capacitor,0,H01L|H10B|H10D
11683930,2023-06-20,Method of fabricating semiconductor device,0,G11C|H01F|H01L|H10B|H10D|H10N
11678480,2023-06-13,Method for fabricating semiconductor device with porous decoupling features,0,H01L|H10B
11676998,2023-06-13,Method for fabricating semiconductor device with P-N junction isolation structure,0,H01L|H10B|H10D
11676893,2023-06-13,Semiconductor device and fabrication method for the same,1,H01L
11676886,2023-06-13,Integrated circuit package structure with conductive stair structure and method of manufacturing thereof,0,H01L
11676861,2023-06-13,Method for fabricating semiconductor device,0,H01L|H10B
11676857,2023-06-13,Method for preparing semiconductor structure having void between bonded wafers,0,H01L|H10D
11675340,2023-06-13,System and method for controlling semiconductor manufacturing apparatus,0,G05B|G06F|G06T|H01L|Y02P
11671285,2023-06-06,Signal receiving device,0,H04L
11670587,2023-06-06,Semiconductor device with copper-manganese liner and method for forming the same,0,H01L|H10D
11670389,2023-06-06,Programmable memory device,0,G11C|H01L|H10B
11670154,2023-06-06,System and method for controlling semiconductor manufacturing apparatus,0,G05B|G08B|H01L
11665986,2023-05-30,Memory device,0,H01L|H10K|H10N|Y02E
11665887,2023-05-30,Semiconductor structure having a landing area extends from first portion to second portion of an active area across a bit-line,0,H01L|H10B
11664364,2023-05-30,Semiconductor device with through semiconductor via and method for fabricating the same,0,H01L
11664341,2023-05-30,Method for preparing semiconductor device with composite dielectric structure,0,H01L
11659707,2023-05-23,Method of manufacturing a semiconductor structure,0,H01L|H10B|H10D
11658152,2023-05-23,"Die bonding structure, stack structure, and method of forming die bonding structure",0,H01L
11658115,2023-05-23,Semiconductor device with copper-manganese liner and method for forming the same,0,H01L
11658070,2023-05-23,Method of forming semiconductor structure,0,H01L
11658063,2023-05-23,Method for preparing semiconductor device structure with air gap,0,H01L
11652151,2023-05-16,Semiconductor device structure with fine conductive contact and method for preparing the same,0,H01L|H10D
11647623,2023-05-09,Method for manufacturing semiconductor structure with buried power line and buried signal line,0,H01L|H10B
11647622,2023-05-09,Semiconductor structure having fin structures and method of manufacturing the same,0,H01L|H10B|H10D
11646353,2023-05-09,Semiconductor device structure,0,H01L|H10D
11646299,2023-05-09,Method of manufacturing a semiconductor package including a first sub-package stacked atop a second sub-package,0,H01L
11646292,2023-05-09,Method for fabricating semiconductor device with re-fill layer,1,H01L
11646280,2023-05-09,Method for fabricating semiconductor device,0,H01L
11646268,2023-05-09,Semiconductor device structure with conductive plugs of different aspect ratios and manganese-containing liner having different thicknesses,0,H01L|H10B
11646262,2023-05-09,Semiconductor device with horizontally arranged capacitor and method for fabricating the same,0,H01L|H10D
11646224,2023-05-09,Method of fabricating semiconductor structure,0,H01L
11646195,2023-05-09,Method for fabricating semiconductor device having etch resistive nitride layer,0,C23C|H01L
11645463,2023-05-09,"Natural language processing system, natural language processing method and non-transitory computer readable medium",0,G05B|G06F
11641733,2023-05-02,Method of manufacturing semiconductor device,0,H01L|H10B|H10D
11640979,2023-05-02,Method of manufacturing semiconductor device,0,H01L|H10D
11640945,2023-05-02,Method of forming a semiconductor structure including forming a buffer structure over a metal layer,0,H01L
11638375,2023-04-25,Method for preparing semiconductor memory device with air gaps for reducing capacitive coupling,2,H01L|H10B
11637202,2023-04-25,Method for fabricating semiconductor device with programmable element,0,H01L|H10B|H10D
11631747,2023-04-18,Method for preparing semiconductor device with gate spacer,0,H01L|H10D
11631738,2023-04-18,Semiconductor device and method for fabricating the same,0,H01L|H10D
11631735,2023-04-18,Semiconductor device with flowable layer,0,H01L|H10D
11631656,2023-04-18,Method for manufacturing semiconductor structure,0,H01L
11631655,2023-04-18,Semiconductor device with connection structure and method for fabricating the same,0,H01L
11631637,2023-04-18,Method for fabricating semiconductor device with stress-relieving structures,0,H01L
11631604,2023-04-18,"Load port device, gas gate and gas-providing method",0,H01L
11631585,2023-04-18,"Etching mask, method for fabricating the same, and method for fabricating a semiconductor structure using the same",0,H01L
11621341,2023-04-04,Semiconductor device and method for fabricating the same,0,H01L|H10D
11621265,2023-04-04,Method for fabricating semiconductor device with self-aligned landing pad,0,H01L|H10B
11621238,2023-04-04,Semiconductor device with redistribution pattern and method for fabricating the same,0,H01L
11621225,2023-04-04,Electrical fuse matrix,0,H01L|H10D
11621198,2023-04-04,Semiconductor structure implementing series-connected transistor and resistor and method for forming the same,0,H01L|H10D
11621188,2023-04-04,Method for fabricating a semiconductor device with air gaps,0,H01L
11616022,2023-03-28,Method for fabricating semiconductor device with porous insulating layers,0,H01L
11610996,2023-03-21,Semiconductor structure and method of forming the same,0,H01L|H10D
11610878,2023-03-21,Semiconductor device with stacked chips and method for fabricating the same,0,H01L
11610840,2023-03-21,Semiconductor device with air gaps between adjacent conductive lines,0,H01L
11610833,2023-03-21,Conductive feature with non-uniform critical dimension and method of manufacturing the same,1,H01L
11610811,2023-03-21,Semiconductor device with covering liners and method for fabricating the same,0,H01L|H10B
11605733,2023-03-14,Method of manufacturing semiconductor device with recessed access transistor,0,G11C|H01L|H10D
11605703,2023-03-14,Semiconductor device with capacitors having shared electrode and method for fabricating the same,0,H01G|H01L|H10D
11605629,2023-03-14,Method for preparing semiconductor device structure with series-connected transistor and resistor,0,H01L|H10D
11605612,2023-03-14,Method of manufacturing semiconductor package,0,H01L
11605606,2023-03-14,Semiconductor device with spacer over bonding pad,2,H01L|H10D
11605596,2023-03-14,Semiconductor device having through silicon vias,0,H01L
11605559,2023-03-14,Semiconductor device having a landing pad with spacers,1,H01L|H10B
11605557,2023-03-14,Method for preparing semiconductor device with metal plug having rounded top surface,0,H01L|H10B
11605540,2023-03-14,Method for preparing semiconductor device structure with fine boron nitride spacer patterns,0,H01L
11594605,2023-02-28,Method of preparing semiconductor device with crystalline overlayer,0,H01L|H10B|H10D
11594541,2023-02-28,One-time programmable memory array and manufacturing method thereof,1,H01L|H10B
11594540,2023-02-28,Method for manufacturing semiconductor structure,0,H01L|H10B
11594447,2023-02-28,Semiconductor device structure with multiple liners and method for forming the same,0,H01L|H10B|H10D
11588029,2023-02-21,Method of manufacturing semiconductor structure having vertical fin with oxidized sidewall,0,H01L|H10D
11587934,2023-02-21,Method for preparing semiconductor memory device with air gaps between conductive features,0,H01L|H10B|H10D
11587901,2023-02-21,Semiconductor device with redistribution structure and method for fabricating the same,1,H01L
11587885,2023-02-21,Method for fabricating semiconductor device with EMI protection structure,0,H01L
11587876,2023-02-21,Method for preparing semiconductor device with composite landing pad,0,H01L|H10B
11587828,2023-02-21,Semiconductor device with graphene conductive structure and method for forming the same,0,H01L|H10D
11581267,2023-02-14,Method for fabricating semiconductor device with protection structure and air gaps,0,H01L
11581258,2023-02-14,Semiconductor device structure with manganese-containing interconnect structure and method for forming the same,0,H01L
11581216,2023-02-14,Semiconductor device structure with multiple liners and method for forming the same,0,H01L|H10B
11575017,2023-02-07,Semiconductor device with void-free contact and method for preparing the same,0,H01L|H10B|H10D
11575016,2023-02-07,Method for fabricating a semiconductor device with a programmable contact,0,H01L|H10B|H10D
11574914,2023-02-07,Method for fabricating semiconductor device including capacitor structure,0,H01L|H10B|H10D
11574891,2023-02-07,Semiconductor device with heat dissipation unit and method for fabricating the same,1,H01L
11574880,2023-02-07,Electronic device with an integral filtering component,0,H01L|H10D
11574841,2023-02-07,Semiconductor device with intervening layer and method for fabricating the same,0,H01L
11569369,2023-01-31,Method for manufacturing a semiconductor device,0,H01L|H10D
11569228,2023-01-31,Semiconductor structure and method of manufacturing the same,0,G01R|H01L|H10B|H10D
11569189,2023-01-31,Semiconductor device structure with conductive polymer liner and method for forming the same,0,H01L
11562961,2023-01-24,Method of manufacturing semiconductor structure and semiconductor structure,0,H01L
11562958,2023-01-24,Method for fabricating semiconductor device,0,H01L|H10B|H10D
11557594,2023-01-17,Method of manufacturing semiconductor device having buried word line,0,H01L|H10B
11557576,2023-01-17,Method for fabricating semiconductor device with active interposer,0,H01L
11557572,2023-01-17,Semiconductor device with stacked dies and method for fabricating the same,9,H01L
11557549,2023-01-17,Method of manufacturing semiconductor structure having dummy pattern around array area,0,H01L
11552081,2023-01-10,Method for fabricating a semiconductor device and the same,0,H01L|H10B|H10D
11552032,2023-01-10,Method for preparing a semiconductor device with spacer over sidewall of bonding pad,0,H01L
11551954,2023-01-10,Advanced process control system,0,G03F|G05B|H01L|Y02P
11545556,2023-01-03,Semiconductor device with air gap between gate-all-around transistors and method for forming the same,0,B82Y|H01L|H10D
11545453,2023-01-03,Semiconductor device with barrier layer and method for fabricating the same,0,H01L
11545431,2023-01-03,Semiconductor device with carbon hard mask and method for fabricating the same,0,H01L
11545379,2023-01-03,System and method for controlling semiconductor manufacturing equipment,0,G01M|G06N|G08B|H01L
11538912,2022-12-27,Method of forming semiconductor structure,0,H01L|H10B|H10D
11537768,2022-12-27,Method for aging simulation model establishment,0,G06F
11532506,2022-12-20,Integrated circuit structure,0,H01L
11527512,2022-12-13,Method for fabricating semiconductor device with connecting structure,0,H01L
11527493,2022-12-13,Method for preparing semiconductor device structure with air gap structure,0,G11C|H01L|H10B
11521978,2022-12-06,Semiconductor device and method for fabricating the same,0,H01L|H10B
11521976,2022-12-06,Semiconductor device with bit line contact and method for fabricating the same,0,H01L|H10B
11521974,2022-12-06,Memory device with different types of capacitors and method for forming the same,1,H01L|H10B
11521945,2022-12-06,Semiconductor device with spacer over bonding pad,0,H01L|H10D
11521926,2022-12-06,Semiconductor device structure with serpentine conductive feature and method for forming the same,0,H01L
11521924,2022-12-06,Semiconductor device with fuse and anti-fuse structures and method for forming the same,1,H01L
11521916,2022-12-06,Method for fabricating semiconductor device with etch stop layer having greater thickness,0,H01L
11521901,2022-12-06,Method for preparing semiconductor device,0,H01L|H10D
11521892,2022-12-06,Method for fabricating a semiconductor device,0,H01L|H10D
11521883,2022-12-06,Load lock device having optical measuring device for acquiring distance,0,C23C|G01S|H01J|H01L
11515388,2022-11-29,Semiconductor device with P-N junction isolation structure and method for fabricating the same,0,H01L|H10B|H10D
11515312,2022-11-29,Memory cell and method for reading out data therefrom,0,G11C|H01L|H10B
11515310,2022-11-29,Cell array and method for fabricating the same,0,H01L|H10B|H10D
11508729,2022-11-22,Semiconductor die with decoupling capacitor and manufacturing method thereof,0,H01L|H10B|H10D
11508722,2022-11-22,Semiconductor device structure with series-connected transistor and resistor and method for forming the same,0,H01L|H10D
11508653,2022-11-22,Interconnection structure having reduced capacitance,0,H01L
11502165,2022-11-15,Semiconductor device with flowable layer and method for fabricating the same,0,H01L|H10D
11502163,2022-11-15,Semiconductor structure and fabrication method thereof,0,H01L|H10B|H10D
11502070,2022-11-15,Electronic module,0,H01L
11502041,2022-11-15,Method of forming a pattern,0,G03F|H01L
11502038,2022-11-15,Semiconductor structure having via through bonded wafers and manufacturing method thereof,0,H01L
11502025,2022-11-15,Semiconductor device with etch stop layer having greater thickness and method for fabricating the same,0,H01L
11501977,2022-11-15,Semiconductor device and manufacturing method thereof,0,B32B|H01L
11501970,2022-11-15,Semiconductor device structure with a fine pattern,0,H01L
11495534,2022-11-08,Semiconductor device with test pad and method for fabricating the same,1,H01L
11495516,2022-11-08,Semiconductor device with thermal release layer and method for fabricating the same,0,H01L
11495318,2022-11-08,Memory device and method for using shared latch elements thereof,0,G01R|G11C|H01L
11489060,2022-11-01,Semiconductor device with gate spacer and manufacturing method of the semiconductor device,0,H01L|H10D
11488959,2022-11-01,Gate-all-around semiconductor device with dielectric-all-around capacitor and method for fabricating the same,1,B82Y|H01L|H10B|H10D
11488907,2022-11-01,Semiconductor device with programmable unit and method for fabricating the same,0,H01L
11488905,2022-11-01,Semiconductor device structure with manganese-containing conductive plug and method for forming the same,0,H01L|H10B
11488840,2022-11-01,Wafer-to-wafer interconnection structure and method of manufacturing the same,0,H01L
11482490,2022-10-25,Semiconductor device with branch type programmable structure and method for fabricating the same,0,H01L
11482474,2022-10-25,Forming a self-aligned TSV with narrow opening in horizontal isolation layer interfacing substrate,0,H01L
11482445,2022-10-25,Method for manufacturing semiconductor structure,0,H01L|H10D
11482419,2022-10-25,Method for preparing transistor device,0,H01L|H10D
11476200,2022-10-18,Semiconductor package structure having stacked die structure,1,H01L
11469319,2022-10-11,Semiconductor device with recessed access transistor and method of manufacturing the same,1,G11C|H01L|H10D
11469311,2022-10-11,Method for forming semiconductor device with air gap between two conductive features,0,H01L|H10B|H10D
11469235,2022-10-11,Semiconductor device and method for fabricating the same,1,H01L|H10B
11469233,2022-10-11,Method for preparing a memory device with air gaps for reducing capacitive coupling,0,H01L|H10B
11469219,2022-10-11,Dual die semiconductor package and manufacturing method thereof,0,H01L
11469216,2022-10-11,Dual-die semiconductor package and manufacturing method thereof,0,H01L
11469195,2022-10-11,Semiconductor device with tilted insulating layers and method for fabricating the same,0,H01L
11469182,2022-10-11,Semiconductor device structure with manganese-containing lining layer and method for preparing the same,0,H01L|H10B
11469181,2022-10-11,Memory device with air gaps for reducing capacitive coupling,2,H01L|H10B
11469176,2022-10-11,Vertical electrical fuse device including fuse link disposed over semiconductor base and method for forming the same,0,H01L|H10B
11469175,2022-10-11,Semiconductor device with programmable unit and method for fabricating the same,0,H01L|H10D
11469173,2022-10-11,Method of manufacturing a semiconductor structure,0,H01L
11469140,2022-10-11,Semiconductor device having a landing pad with spacers and method for fabricating the same,1,H01L|H10B
11462519,2022-10-04,Semiconductor device with active interposer and method for fabricating the same,0,H01L
11462453,2022-10-04,Semiconductor device with protection layers and method for fabricating the same,1,H01L
11462406,2022-10-04,Semiconductor device structure with fine boron nitride spacer patterns and method for forming the same,0,H01L
11456353,2022-09-27,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11456303,2022-09-27,Fuse array structure,1,H01L|H10B
11456247,2022-09-27,Semiconductor device and fabrication method for the same,0,H01L
11456242,2022-09-27,Semiconductor device with stress-relieving structures and method for fabricating the same,1,H01L
11456224,2022-09-27,Semiconductor structure with test structure,0,H01L|H10B
11456206,2022-09-27,Semiconductor structure and method of manufacturing the same,0,H01L
11456177,2022-09-27,Method of manufacturing semiconductor device,0,H01L|H10B|H10D
11450556,2022-09-20,Semiconductor structure,0,H01L
11450553,2022-09-20,Semiconductor structure and method of forming the same,0,H01L
11444180,2022-09-13,Method of forming uniform fin features,0,H01L|H10D
11444087,2022-09-13,Semiconductor memory device with air gaps for reducing capacitive coupling and method for preparing the same,3,H01L|H10B
11437370,2022-09-06,Semiconductor device with multiple threshold voltages and method for fabricating the same,0,H01L|H10D
11437314,2022-09-06,Semiconductor device with anti-fuse and metal-insulator-metal (MIM) capacitor connected to redistribution layer (RDL) and method for forming the same,0,H01L
11435391,2022-09-06,Dual-sided wafer imaging apparatus and methods thereof,0,G01R|G06T|H01L|H04N
11424198,2022-08-23,Semiconductor device with graphene layers and method for fabricating the same,0,H01L
11424187,2022-08-23,Semiconductor device with porous insulating layers and method for fabricating the same,0,H01L
11424124,2022-08-23,Method of forming a patterned hard mask and method of forming conductive lines,0,H01L
11417737,2022-08-16,Semiconductor structure having vertical fin with oxidized sidewall and method of manufacturing the same,0,H01L|H10D
11417726,2022-08-16,Semiconductor structure having air gap dielectric,0,H01L|H10D
11417667,2022-08-16,Method for preparing semiconductor device with air gap structure,0,H01L|H10B|H10D
11417662,2022-08-16,Memory device and method of forming the same,1,H01L|H10B|H10D
11417608,2022-08-16,Semiconductor device with EMI protection structure and method for fabricating the same,0,H01L
11417574,2022-08-16,Semiconductor device with testing structure and method for fabricating the same,1,H01L|H10B
11411019,2022-08-09,Vertical memory structure with air gaps and method for preparing the same,0,H01L|H10B
11410893,2022-08-09,Semiconductor structure,0,H01L|H10D
11409936,2022-08-09,Standard cell establishment method,0,G06F
11404384,2022-08-02,Interconnect structure,0,H01L
11398484,2022-07-26,Semiconductor device with air gap between bit line and capacitor contact and method for forming the same,0,H01L|H10B|H10D
11398441,2022-07-26,Semiconductor device with slanted conductive layers and method for fabricating the same,0,H01L
11393792,2022-07-19,Semiconductor device with connection structure and method for fabricating the same,0,H01L
11393731,2022-07-19,Semiconductor structure,2,H01L|H10D
11387207,2022-07-12,Method for fabricating semiconductor device including etching an edge portion of a bonding layer by using an etching mask,2,H01L
11381225,2022-07-05,Single ended receiver,1,G05F|H03K|H04L
11380758,2022-07-05,Semiconductor device with air gap and boron nitride cap and method for forming the same,3,H01L|H10B|H10D
11380553,2022-07-05,Method for fabricating semiconductor device using tilted etch process,0,H01L
11373992,2022-06-28,Semiconductor structure with strengthened patterns and method for fabricating the same,2,H01L|H10B|H10D
11355464,2022-06-07,Semiconductor device structure with bottle-shaped through silicon via and method for forming the same,2,H01L
11355435,2022-06-07,Semiconductor device with air gaps,2,H01L
11355342,2022-06-07,Semiconductor device with reduced critical dimensions and method of manufacturing the same,2,H01L
11348893,2022-05-31,Semiconductor package,0,H01L
11342333,2022-05-24,Semiconductor device,0,H01L|H10B|H10D
11342307,2022-05-24,Semiconductor structure and manufacturing method thereof,0,H01L
11329028,2022-05-10,Semiconductor device with recessed pad layer and method for fabricating the same,0,H01L
11322467,2022-05-03,Memory package structure,0,G11C|H01L|H10B
11322458,2022-05-03,Semiconductor structure including a first substrate and a second substrate and a buffer structure in the second substrate,0,H01L
11315930,2022-04-26,Semiconductor structure and method of manufacturing the same,4,H01L|H10B|H10D
11315928,2022-04-26,Semiconductor structure with buried power line and buried signal line and method for manufacturing the same,2,H01L|H10B
11315918,2022-04-26,Semiconductor structure and semiconductor layout structure,0,H01L|H10B|H10D
11315904,2022-04-26,Semiconductor assembly and method of manufacturing the same,2,H01L
11315903,2022-04-26,Semiconductor device with connecting structure and method for fabricating the same,4,H01L
11315893,2022-04-26,Semiconductor device with composite connection structure and method for fabricating the same,0,H01L
11315887,2022-04-26,Semiconductor structure having dummy pattern around array area and method of manufacturing the same,0,H01L
11315871,2022-04-26,Integrated circuit device with bonding structure and method of forming the same,1,H01L
11315869,2022-04-26,Semiconductor device with decoupling unit and method for fabricating the same,3,H01L|H10B|H10D
11315786,2022-04-26,Semiconductor device structure with fine patterns at different levels and method for forming the same,2,H01L
11315653,2022-04-26,Dynamic random access memory and method thereof,0,G06F|G11C
11309387,2022-04-19,Semiconductor device and method for fabricating the same,2,H01L|H10D
11309313,2022-04-19,Semiconductor device with landing pad of conductive polymer and method for fabricating the same,0,H01L|H10B|H10D|H10K
11309312,2022-04-19,Semiconductor device,1,G11C|H01L|H10B
11309288,2022-04-19,"Electronic system, die assembly and device die",0,H01L
11309282,2022-04-19,Method for manufacturing a semiconductor package having five-side protection,0,H01L
11309266,2022-04-19,Semiconductor device structure with air gap and method for forming the same,0,H01L
11309263,2022-04-19,Semiconductor device structure with air gap structure and method for preparing the same,1,G11C|H01L|H10B
11309254,2022-04-19,Semiconductor device having through silicon vias and method of manufacturing the same,0,H01L
11309249,2022-04-19,Semiconductor package with air gap and manufacturing method thereof,0,H01L
11309245,2022-04-19,Semiconductor device with metal spacers and method for fabricating the same,1,H01L
11309214,2022-04-19,Semiconductor device with graphene-based element and method for fabricating the same,0,H01L|H10D
11309211,2022-04-19,Method for forming semiconductor device with buried gate structure,0,H01L|H10B|H10D
11309186,2022-04-19,Semiconductor device with air gap in pattern-dense region and method for forming the same,3,H01L|H10B
11302814,2022-04-12,Semiconductor device with porous dielectric structure and method for fabricating the same,0,H01L|H10D
11302662,2022-04-12,Semiconductor package with air gap and manufacturing method thereof,0,H01L
11302629,2022-04-12,Semiconductor device with composite passivation structure and method for preparing the same,0,H01L
11302608,2022-04-12,Semiconductor device with protection layers and method for fabricating the same,2,H01L
11302545,2022-04-12,System and method for controlling semiconductor manufacturing equipment,0,G05B|H01L|Y02P
11300880,2022-04-12,Coating system and calibration method thereof,0,G03F|H01L
11296211,2022-04-05,Method for preparing semiconductor device with annular semiconductor fin,1,H01L|H10D
11296092,2022-04-05,Semiconductor device with porous decoupling feature,0,H01L|H10B
11289492,2022-03-29,Semiconductor structure and method of manufacturing thereof,0,H01L|H10B
11289370,2022-03-29,Liner for through-silicon via,0,H01L
11289366,2022-03-29,Method of manufacturing semiconductor structure,1,H01L
11282960,2022-03-22,Semiconductor device with programmable element and method for fabricating the same,1,H01L|H10B|H10D
11282790,2022-03-22,Semiconductor device with composite landing pad for metal plug,1,H01L|H10B
11282781,2022-03-22,Semiconductor device and method for fabricating the same,0,H01L|H10D
11282743,2022-03-22,Semiconductor device with multi-layer connecting structure and method for fabricating the same,0,H01L
11270962,2022-03-08,Semiconductor device and method of manufacturing the same,0,H01L
11270908,2022-03-08,Semiconductor die structure with air gaps and method for preparing the same,0,H01L
11269003,2022-03-08,System and method for monitoring semiconductor manufacturing equipment via analysis unit,0,G01D|G01R|G08B|H01L
11264474,2022-03-01,Semiconductor device with boron nitride layer and method for fabricating the same,0,H01L|H10D
11264390,2022-03-01,Semiconductor memory device with air gaps between conductive features and method for preparing the same,0,H01L|H10B|H10D
11264350,2022-03-01,Semiconductor device with composite dielectric structure and method for forming the same,0,H01L
11264334,2022-03-01,Package device and method of manufacturing the same,0,H01L
11264323,2022-03-01,Semiconductor device and method for fabricating the same,0,H01L|H10B|H10D
11264278,2022-03-01,Transistor with reduced gate resistance and improved process margin of forming self-aligned contact,0,B82Y|H01L|H10D
11263755,2022-03-01,Alert device and alert method thereof,0,G06T|H01L
11257756,2022-02-22,Antifuse structure,0,H01L|H10B
11257694,2022-02-22,"Semiconductor device having hybrid bonding interface, method of manufacturing the semiconductor device, and method of manufacturing semiconductor device assembly",0,H01L
11251128,2022-02-15,Semiconductor device structure with air gap for reducing capacitive coupling,0,H01L
11251074,2022-02-15,Integrated circuit structure and method for preparing the same,0,H01L
11244950,2022-02-08,Method for preparing a memory device,0,H01L|H10B
11244901,2022-02-08,Semiconductor device with graded porous dielectric structure,0,H01L|H10D
11239415,2022-02-01,Memory device and fabrication method thereof,0,H01L|H10K|H10N|Y02E
11239220,2022-02-01,Semiconductor package and method of fabricating the same,0,H01L
11239217,2022-02-01,Semiconductor package including a first sub-package stacked atop a second sub-package,0,H01L
11239164,2022-02-01,Semiconductor device with metal plug having rounded top surface,0,H01L|H10B
11239111,2022-02-01,Method of fabricating semiconductor device,2,H01L|H10B
11239071,2022-02-01,Method of processing semiconductor device,0,B08B|H01L
11232984,2022-01-25,Method for preparing semiconductor device with composite landing pad,0,H01L|H10B
11232952,2022-01-25,Semiconductor device structure with fine patterns and method for forming the same,0,H01L|H10D
11227926,2022-01-18,Semiconductor device and method for fabricating the same,2,H01L|H10B|H10D
11227865,2022-01-18,Semiconductor device having buried word line and method of manufacturing the same,1,H01L|H10B
11227831,2022-01-18,Semiconductor device with alleviation feature,0,H01L|H10B|H10D
11227814,2022-01-18,Three-dimensional semiconductor package with partially overlapping chips and manufacturing method thereof,0,H01L
11227778,2022-01-18,Wafer cleaning apparatus and operation method of the same,0,B08B|H01L
11222871,2022-01-11,Semiconductor package having multiple voltage supply sources and manufacturing method thereof,0,H01L
11222839,2022-01-11,Semiconductor structure,0,H01L
11222811,2022-01-11,Semiconductor device structure with air gap and method for forming the same,0,H01L
11217594,2022-01-04,Semiconductor device and method for fabricating the same,0,H01L|H10B
11217591,2022-01-04,Semiconductor device structure with air gap and method for preparing the same,0,H01L|H10B|H10D
11217589,2022-01-04,Semiconductor device and method of manufacturing the same,1,H01L|H10B|H10D
11217560,2022-01-04,Die assembly and method of manufacturing the same,0,H01L
11217525,2022-01-04,Semiconductor structure and method of forming the same,0,H01L
11211491,2021-12-28,"Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same",0,G11C|H01L|H10B|H10D
11211385,2021-12-28,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11211287,2021-12-28,Semiconductor device and method for fabricating the same,1,H01L
11205607,2021-12-21,Semiconductor structure and method of manufacturing thereof,0,H01L
11201091,2021-12-14,Semiconductor structure implementing series-connected transistor and resistor and method for forming the same,0,H01L|H10D
11195823,2021-12-07,Semiconductor package and manufacturing method thereof,2,H01L
11195724,2021-12-07,Method of manufacturing semiconductor structure,0,H01L
11189565,2021-11-30,Semiconductor device with programmable anti-fuse feature and method for fabricating the same,0,H01L
11189563,2021-11-30,Semiconductor structure and manufacturing method thereof,0,H01F|H01L
11189562,2021-11-30,Interconnection structure having increased conductive features and method of manufacturing the same,1,H01L
11189545,2021-11-30,Semiconductor device and method for manufacturing the same,0,H01L
11189523,2021-11-30,Semiconductor structure and fabrication method thereof,1,H01L
11189509,2021-11-30,System and method for controlling semiconductor manufacturing equipment,0,G05B|H01L|Y02P
11189357,2021-11-30,Programmable memory device,1,G11C|H01L|H10B
11183502,2021-11-23,Memory cell and Method for reading out data therefrom,1,G11C|H01L|H10B
11183443,2021-11-23,Semiconductor structure and method for manufacturing the same,0,H01L
11177194,2021-11-16,Semiconductor device with interconnect structure and method for preparing the same,0,H01L
11171087,2021-11-09,Semiconductor structure and controlling method thereof,0,H01L|H10B|H10D
11164823,2021-11-02,Semiconductor device with crack-detecting structure and method for fabricating the same,0,H01L
11164816,2021-11-02,Semiconductor device and method for fabricating the same,0,H01L|H10B
11164800,2021-11-02,"Test structure, semiconductor device and method for obtaining fabricating information in semiconductor device",0,H01L|H10D
11164773,2021-11-02,Method for forming semiconductor device structure with air gap,0,H01L|H10B
11158586,2021-10-26,Semiconductor structure and manufacturing method thereof,0,H01L
11152311,2021-10-19,Semiconductor device with protection structure and air gaps and method for fabricating the same,0,H01L
11145727,2021-10-12,Semiconductor structure and method of forming the same,0,H01L|H10B|H10D
11145605,2021-10-12,Semiconductor device and method for fabricating the same,0,H01L|H10D
11145540,2021-10-12,Semiconductor structure having air gap dielectric and the method of preparing the same,0,H01L
11143690,2021-10-12,Testing structure and testing method,0,G01R|H01L
11133321,2021-09-28,Semiconductor device and method of fabricating the same,1,G11C|H01F|H01L|H10B|H10D|H10N
11133319,2021-09-28,Semiconductor device and method for fabricating the same,2,H01L|H10B|H10D
11133318,2021-09-28,Semiconductor structure and manufacturing method of the same,2,H01L|H10B
11133251,2021-09-28,Semiconductor assembly having T-shaped interconnection and method of manufacturing the same,0,H01L
11127859,2021-09-21,Semiconductor device and manufacturing method thereof,2,H01L|H10B|H10D
11127632,2021-09-21,Semiconductor device with conductive protrusions and method for fabricating the same,3,H01L
11127628,2021-09-21,Semiconductor device with connecting structure having a step-shaped conductive feature and method for fabricating the same,2,H01L
11121137,2021-09-14,Semiconductor device with self-aligned landing pad and method for fabricating the same,3,H01L|H10B
11121103,2021-09-14,Semiconductor package including interconnection member and bonding wires and manufacturing method thereof,0,H01L
11121083,2021-09-14,Semiconductor device with fuse-detecting structure,4,G01R|H01L
11121081,2021-09-14,Antifuse element,0,H01L
11121062,2021-09-14,Semiconductor device and method for manufacturing the same,0,H01L
11121029,2021-09-14,Semiconductor device with air spacer and method for preparing the same,0,H01L
11120996,2021-09-14,Method for preparing a semiconductor structure,0,H01L
11114569,2021-09-07,Semiconductor device with an oxidized intervention and method for fabricating the same,1,H01L|H10B|H10D
11114448,2021-09-07,Semiconductor device and method for fabricating the same,0,H01L|H10B
11114441,2021-09-07,Semiconductor memory device,1,H01L|H10B|H10D
11114335,2021-09-07,Semiconductor device structure with air gap structure and method for forming the same,9,H01L|H10B
11114334,2021-09-07,Semiconductor device with air gap and method for preparing the same,1,H01L|H10B
11107820,2021-08-31,Semiconductor device and method for fabricating the same,1,H01L|H10B|H10D
11107809,2021-08-31,Semiconductor device with nanowire plugs and method for fabricating the same,0,H01L|H10B|H10D
11107807,2021-08-31,IC package having a metal die for ESP protection,0,H01L|H10D
11107785,2021-08-31,Semiconductor device with a plurality of landing pads and method for fabricating the same,0,H01L|H10B|H10D
11107775,2021-08-31,Semiconductor device with electrically floating contacts between signal-transmitting contacts,2,H01L
11107730,2021-08-31,Method of manufacturing semiconductor device with anti-fuse structures,1,H01L|H10B|H10D
11101229,2021-08-24,Semiconductor device and method for fabricating the same,0,H01L|H10D
11094795,2021-08-17,Semiconductor device and method for manufacturing the same,0,H01L|H10D
11094662,2021-08-17,Semiconductor assembly and method of manufacturing the same,3,H01L
11094632,2021-08-17,Semiconductor device with air gap and method for preparing the same,1,H01L|H10B
11094578,2021-08-17,Semiconductor structure and method for manufacturing the same,0,H01L|H10D
11088141,2021-08-10,Semiconductor device and method for fabricating the same,0,H01L|H10B|H10D
11088095,2021-08-10,Package structure,2,H01L
11088078,2021-08-10,Semiconductor device and method for manufacturing the same,1,H01L|H10D
11086222,2021-08-10,Method of manufacturing semiconductor structure,0,G03F|H01L
11081562,2021-08-03,Semiconductor device with a programmable contact and method for fabricating the same,0,H01L|H10B|H10D
11069676,2021-07-20,Semiconductor device and method for fabricating the same,0,H01L|H10D
11069646,2021-07-20,Printed circuit board structure having pads and conductive wire,0,H01L
11063050,2021-07-13,Semiconductor device with air gaps and method for fabricating the same,0,H01L|H10B
11063012,2021-07-13,Semiconductor structure having buffer under bump pad and manufacturing method thereof,2,H01L
11063011,2021-07-13,Chip and wafer having multi-layered pad,0,G01R|H01L
11063006,2021-07-13,Semiconductor device structure with fine patterns forming varied height spacer and method for forming the same,0,H01L
11063003,2021-07-13,Semiconductor device with diced semiconductor chips and method for manufacturing the same,0,H01L|H10D
11061064,2021-07-13,Semiconductor device and method for detecting cracks,0,G01R|H01L|H10D
11049848,2021-06-29,Semiconductor device,0,H01L|H04B
11049715,2021-06-29,Method for manufacturing a semiconductor structure,0,H01L|H10D
11043469,2021-06-22,Method of forming three dimensional semiconductor structure,1,H01L
11038060,2021-06-15,Semiconductor device with embedded sigma-shaped structure and method for preparing the same,3,H01L|H10D
11037878,2021-06-15,Semiconductor device with EMI protection liners and method for fabricating the same,2,H01L
11037805,2021-06-15,Wafer cleaning apparatus and method of cleaning wafer,1,B08B|H01L
11031462,2021-06-08,Semiconductor structure with improved guard ring structure,0,H01L|H10D
11031348,2021-06-08,Semiconductor structure,1,H01L
11024592,2021-06-01,Semiconductor device with spacer over sidewall of bonding pad and method for preparing the same,0,H01L
11024560,2021-06-01,Semiconductor structure and manufacturing method thereof,0,H01L
11024553,2021-06-01,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11018103,2021-05-25,Integrated circuit structure,0,H01L
11011468,2021-05-18,Semiconductor structure and method for manufacturing the same,0,H01L
11009551,2021-05-18,Device and method of analyzing transistor and non-transitory computer readable medium,0,G01R|G06F|G11C
10998218,2021-05-04,Wet cleaning apparatus and manufacturing method using the same,0,H01L
10991828,2021-04-27,Semiconductor structure and method of forming the same,2,H01L|H10D
10991702,2021-04-27,Semiconductor device and method of preparing the same,0,H01L|H10B|H10D
10991651,2021-04-27,Interconnection structure having reduced capacitance and method of manufacturing the same,1,H01L
10991648,2021-04-27,Redistribution layer structure and semiconductor package,1,H01L
10985254,2021-04-20,Semiconductor device and method of manufacturing the same,0,H01L|H10D
10985151,2021-04-20,Semiconductor package and method for preparing the same,0,H01L
10985134,2021-04-20,Method and system of manufacturing stacked wafers,0,H01L
10985077,2021-04-20,Semiconductor device and method for preparing the same,0,H01L|H10D
10985051,2021-04-20,Semiconductor device with air spacer and method for forming the same,0,H01L
10978549,2021-04-13,Semiconductor device and method for fabricating the same,0,C23C|H01L|H10B|H10D
10978459,2021-04-13,Semiconductor device with bit lines at different levels and method for fabricating the same,1,G11C|H01L|H10B|H10D
10978419,2021-04-13,Semiconductor package and manufacturing method thereof,0,H01L
10978338,2021-04-13,Semiconductor device and manufacture method thereof,0,H01L
10957760,2021-03-23,Semiconductor structure having air gap dielectric and method of preparing the same,2,H01L|H10D
10950538,2021-03-16,Semiconductor structure and manufacturing method thereof,1,H01L
10943819,2021-03-09,Semiconductor structure having a plurality of capped protrusions,1,H01L|H10D
10937791,2021-03-02,Method for fabricating and semiconductor device having the second bit line contact higher than the top surface of the first bit line,3,H01L|H10B
10937790,2021-03-02,Semiconductor device with air gap structure and method for preparing the same,2,H01L|H10B|H10D
10937754,2021-03-02,Semiconductor package and manufacturing method thereof,2,H01L
10923455,2021-02-16,Semiconductor apparatus and method for preparing the same,0,H01L
10916510,2021-02-09,Semiconductor device with stress-relieving features and method for fabricating the same,2,H01L
10916452,2021-02-09,Wafer drying equipment and method thereof,0,F26B|H01L
10910357,2021-02-02,Semiconductor package including hybrid bonding structure and method for preparing the same,0,H01L|H10D
10910345,2021-02-02,Semiconductor device with stacked die device,0,H01L
10910221,2021-02-02,Semiconductor device structure with a fine pattern and method for forming the same,0,H01L
