{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1634290199439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634290199443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634290199443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_Lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634290199521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634290199560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634290199560 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1634290199620 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1634290199620 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1634290199620 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1634290199791 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634290199933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634290199933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1634290199959 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1634290199959 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634290199960 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634290199961 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634290199961 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1634290199961 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634290199967 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1634290200222 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 189 " "No exact pin location assignment(s) for 2 pins of 189 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634290200581 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634290201731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634290201731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634290201731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1634290201731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1634290201731 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1634290201731 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634290201747 ""}
{ "Info" "ISTA_SDC_FOUND" "adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634290201753 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Lite.SDC " "Reading SDC File: 'DE10_Lite.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1634290201803 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634290201805 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1634290201805 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1634290201805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1634290201805 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: DE10_Lite_inst\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: DE10_Lite_inst\|u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634290201816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634290201816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1634290201816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634290201837 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1634290201840 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " "  40.000 DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\] " " 100.000 DE10_Lite_inst\|u0\|altpll_sys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634290201840 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1634290201840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634290202065 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634290202065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634290202065 ""}  } { { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 8520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634290202065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634290202065 ""}  } { { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 5418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634290202065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1634290202065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/vhdl/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 7222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634290202065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/vhdl/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 7319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634290202065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/vhdl/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 6020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1634290202065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1634290202065 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/vhdl/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 6612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1634290202065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634290202931 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634290202935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634290202936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634290202941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634290202949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634290202957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634290202957 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634290202961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634290203091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634290203095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634290203095 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 0 2 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1634290203147 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1634290203147 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1634290203147 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 22 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 36 12 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 26 22 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 41 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 36 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1634290203148 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1634290203148 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1634290203148 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7 clk\[0\] LEDR\[9\]~output " "PLL \"DE10_Lite:DE10_Lite_inst\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\|pll7\" output port clk\[0\] feeds output pin \"LEDR\[9\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 151 -1 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 295 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "D:/WHOLE CONNECT/project4/adc_qsys/synthesis/adc_qsys.v" 52 0 0 } } { "de10_lite.v" "" { Text "D:/WHOLE CONNECT/project4/de10_lite.v" 135 0 0 } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 230 0 0 } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1634290203270 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1634290203551 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1634290205094 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634290205142 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634290205149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634290206980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634290207540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634290207582 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634290218610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634290218611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634290220009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634290222456 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634290222456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634290225098 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.96 " "Total time spent on timing analysis during the Fitter is 1.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634290225327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634290225352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634290226586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634290226588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634290228412 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634290229838 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "89 MAX 10 " "89 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_I2C_SDA 3.3-V LVTTL P3 " "Pin CLK_I2C_SDA uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { CLK_I2C_SDA } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1634290231153 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1634290231153 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_VS " "Pin VGA_VS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634290231160 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_B\[0\] " "Pin VGA_B\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634290231160 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_B\[2\] " "Pin VGA_B\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634290231160 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_B\[3\] " "Pin VGA_B\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634290231160 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "CLK_I2C_SDA " "Pin CLK_I2C_SDA is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { CLK_I2C_SDA } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1634290231160 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "74 " "Following 74 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLK_I2C_SDA a permanently disabled " "Pin CLK_I2C_SDA has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { CLK_I2C_SDA } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_INT\[0\] a permanently disabled " "Pin GSENSOR_INT\[0\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[0] } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_INT\[1\] a permanently disabled " "Pin GSENSOR_INT\[1\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_INT\[2\] a permanently disabled " "Pin GSENSOR_INT\[2\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_INT\[3\] a permanently disabled " "Pin GSENSOR_INT\[3\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[3] } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/vhdl/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/vhdl/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/vhdl/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/vhdl/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "output_files/top.vhd" "" { Text "D:/WHOLE CONNECT/project4/output_files/top.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/WHOLE CONNECT/project4/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634290231160 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1634290231160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WHOLE CONNECT/project4/output_files/DE10_Lite.fit.smsg " "Generated suppressed messages file D:/WHOLE CONNECT/project4/output_files/DE10_Lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634290231466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634290232432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 17:30:32 2021 " "Processing ended: Fri Oct 15 17:30:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634290232432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634290232432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634290232432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634290232432 ""}
