# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Jul 09 20:21:00 2018
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: sihwan_lab-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Batch File Name: pasde.do
# Did File Name: D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro/specctra.did
# Current time = Mon Jul 09 20:21:01 2018
# PCB D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -2.4500 ylo= -2.4500 xhi= 62.4500 yhi= 62.4500
# Total 47 Images Consolidated.
# Via VIA_PCBEX_SMALLEST z=1, 2 xlo= -0.3175 ylo= -0.3175 xhi=  0.3175 yhi=  0.3175
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 62, Images Processed 77, Padstacks Processed 19
# Nets Processed 139, Net Terminals 554
# PCB Area= 3481.000  EIC=44  Area/EIC= 79.114  SMDs=54
# Total Pin Count: 622
# Net VCC3_3V uses split power plane.
# Net VCC5V uses split power plane.
# Net GND uses split power plane.
# Signal Connections Created 233
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 345
# Signal Layers 2 Power Layers 2
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 4002.3868 Horizontal 2213.5108 Vertical 1788.8760
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 4002.3868 Horizontal 2195.0276 Vertical 1807.3592
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File D:/Users/SIHWAN~1/AppData/Local/Temp/#Taaaaac09492.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Mon Jul 09 20:21:28 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 345
# Signal Layers 2 Power Layers 2
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 4002.3868 Horizontal 2213.5108 Vertical 1788.8760
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 4002.3868 Horizontal 2195.0276 Vertical 1807.3592
# Attempts 2 Successes 0 Failures 2 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 345
# Signal Layers 2 Power Layers 2
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 4002.3868 Horizontal 2213.5108 Vertical 1788.8760
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 4002.3868 Horizontal 2195.0276 Vertical 1807.3592
# <<WARNING:>> Smart Route: 100.00 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Mon Jul 09 20:21:28 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 345
# Signal Layers 2 Power Layers 2
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 4002.3868 Horizontal 2213.5108 Vertical 1788.8760
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 4002.3868 Horizontal 2195.0276 Vertical 1807.3592
# Start Route Pass 1 of 25
# Routing 345 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 20 bend points have been removed.
# Total Conflicts: 575 (Cross: 468, Clear: 107, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 345 Successes 345 Failures 0 Vias 207
# Cpu Time = 0:00:03  Elapsed Time = 0:00:01
# End Pass 1 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 498 wires.
# 12 bend points have been removed.
# 0 bend points have been removed.
# 28 bend points have been removed.
# Total Conflicts: 291 (Cross: 280, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 389 Successes 388 Failures 1 Vias 212
# Cpu Time = 0:00:05  Elapsed Time = 0:00:03
# Conflict Reduction  0.4939
# End Pass 2 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 526 wires.
# 13 bend points have been removed.
# 0 bend points have been removed.
# 34 bend points have been removed.
# Total Conflicts: 179 (Cross: 165, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 413 Successes 411 Failures 2 Vias 236
# Cpu Time = 0:00:04  Elapsed Time = 0:00:02
# Conflict Reduction  0.3849
# End Pass 3 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 550 wires.
# Total Conflicts: 99 (Cross: 86, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 417 Successes 412 Failures 5 Vias 266
# Cpu Time = 0:00:05  Elapsed Time = 0:00:02
# Conflict Reduction  0.4469
# End Pass 4 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Start Route Pass 5 of 25
# Routing 597 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 17 bend points have been removed.
# Total Conflicts: 45 (Cross: 44, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 419 Successes 413 Failures 6 Vias 302
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# Conflict Reduction  0.5455
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Start Route Pass 6 of 25
# Routing 137 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 7 bend points have been removed.
# Total Conflicts: 19 (Cross: 14, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 120 Successes 120 Failures 0 Vias 323
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 6 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 34 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 11, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 30 Successes 30 Failures 0 Vias 327
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 7 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 35 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 13 (Cross: 7, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 31 Successes 31 Failures 0 Vias 336
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 21 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 19 Successes 19 Failures 0 Vias 339
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 9 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 341
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 5 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 341
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 8 wires.
# Total Conflicts: 5 (Cross: 2, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 11 Successes 11 Failures 0 Vias 342
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 7 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 342
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 344
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 14 of 25
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:29  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  345|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   468|   107|   0|    0|  207|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|   280|    11|   1|    1|  212|    0|   0| 49|  0:00:05|  0:00:08|
# Route    |  3|   165|    14|   2|    1|  236|    0|   0| 38|  0:00:04|  0:00:12|
# Route    |  4|    86|    13|   5|    0|  266|    0|   0| 44|  0:00:05|  0:00:17|
# Route    |  5|    44|     1|   6|    0|  302|    0|   0| 54|  0:00:03|  0:00:20|
# Route    |  6|    14|     5|   0|    0|  323|    0|   0| 57|  0:00:02|  0:00:22|
# Route    |  7|    11|     1|   0|    0|  327|    0|   0| 36|  0:00:02|  0:00:24|
# Route    |  8|     7|     6|   0|    0|  336|    0|   0|  0|  0:00:02|  0:00:26|
# Route    |  9|     1|     0|   0|    0|  339|    0|   0| 92|  0:00:00|  0:00:26|
# Route    | 10|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 11|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 12|     2|     3|   0|    0|  342|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 13|     3|     0|   0|    0|  342|    0|   0| 40|  0:00:01|  0:00:28|
# Route    | 14|     0|     0|   0|    0|  344|    0|   0|100|  0:00:00|  0:00:28|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:28
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 74, at vias 20 Total Vias 344
# Percent Connected  100.00
# Manhattan Length 4216.4652 Horizontal 2328.9590 Vertical 1887.5062
# Routed Length 5442.8920 Horizontal 3089.1322 Vertical 2573.1298
# Ratio Actual / Manhattan   1.2909
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Jul 09 20:21:43 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 74, at vias 20 Total Vias 344
# Percent Connected  100.00
# Manhattan Length 4216.4652 Horizontal 2328.9590 Vertical 1887.5062
# Routed Length 5442.8920 Horizontal 3089.1322 Vertical 2573.1298
# Ratio Actual / Manhattan   1.2909
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 648 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 417 Successes 399 Failures 18 Vias 342
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 677 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 419 Successes 404 Failures 15 Vias 337
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Cpu Time = 0:00:03  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  345|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   468|   107|   0|    0|  207|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|   280|    11|   1|    1|  212|    0|   0| 49|  0:00:05|  0:00:08|
# Route    |  3|   165|    14|   2|    1|  236|    0|   0| 38|  0:00:04|  0:00:12|
# Route    |  4|    86|    13|   5|    0|  266|    0|   0| 44|  0:00:05|  0:00:17|
# Route    |  5|    44|     1|   6|    0|  302|    0|   0| 54|  0:00:03|  0:00:20|
# Route    |  6|    14|     5|   0|    0|  323|    0|   0| 57|  0:00:02|  0:00:22|
# Route    |  7|    11|     1|   0|    0|  327|    0|   0| 36|  0:00:02|  0:00:24|
# Route    |  8|     7|     6|   0|    0|  336|    0|   0|  0|  0:00:02|  0:00:26|
# Route    |  9|     1|     0|   0|    0|  339|    0|   0| 92|  0:00:00|  0:00:26|
# Route    | 10|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 11|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 12|     2|     3|   0|    0|  342|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 13|     3|     0|   0|    0|  342|    0|   0| 40|  0:00:01|  0:00:28|
# Route    | 14|     0|     0|   0|    0|  344|    0|   0|100|  0:00:00|  0:00:28|
# Clean    | 15|     0|     0|  18|    0|  342|    0|   0|   |  0:00:02|  0:00:30|
# Clean    | 16|     0|     0|  15|    1|  337|    0|   0|   |  0:00:01|  0:00:31|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:31
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 1
# Signal Layers 2 Power Layers 2
# Wire Junctions 81, at vias 30 Total Vias 337
# Percent Connected   99.71
# Manhattan Length 4236.7096 Horizontal 2329.5561 Vertical 1907.1536
# Routed Length 5285.9445 Horizontal 2976.2114 Vertical 2494.7980
# Ratio Actual / Manhattan   1.2477
# Unconnected Length  19.8206 Horizontal   0.5500 Vertical  19.2706
# Smart Route: Executing 50 route passes.
# Current time = Mon Jul 09 20:21:44 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 1
# Signal Layers 2 Power Layers 2
# Wire Junctions 81, at vias 30 Total Vias 337
# Percent Connected   99.71
# Manhattan Length 4236.7096 Horizontal 2329.5561 Vertical 1907.1536
# Routed Length 5285.9445 Horizontal 2976.2114 Vertical 2494.7980
# Ratio Actual / Manhattan   1.2477
# Unconnected Length  19.8206 Horizontal   0.5500 Vertical  19.2706
# Start Route Pass 1 of 50
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 337
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  345|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   468|   107|   0|    0|  207|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|   280|    11|   1|    1|  212|    0|   0| 49|  0:00:05|  0:00:08|
# Route    |  3|   165|    14|   2|    1|  236|    0|   0| 38|  0:00:04|  0:00:12|
# Route    |  4|    86|    13|   5|    0|  266|    0|   0| 44|  0:00:05|  0:00:17|
# Route    |  5|    44|     1|   6|    0|  302|    0|   0| 54|  0:00:03|  0:00:20|
# Route    |  6|    14|     5|   0|    0|  323|    0|   0| 57|  0:00:02|  0:00:22|
# Route    |  7|    11|     1|   0|    0|  327|    0|   0| 36|  0:00:02|  0:00:24|
# Route    |  8|     7|     6|   0|    0|  336|    0|   0|  0|  0:00:02|  0:00:26|
# Route    |  9|     1|     0|   0|    0|  339|    0|   0| 92|  0:00:00|  0:00:26|
# Route    | 10|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 11|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 12|     2|     3|   0|    0|  342|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 13|     3|     0|   0|    0|  342|    0|   0| 40|  0:00:01|  0:00:28|
# Route    | 14|     0|     0|   0|    0|  344|    0|   0|100|  0:00:00|  0:00:28|
# Clean    | 15|     0|     0|  18|    0|  342|    0|   0|   |  0:00:02|  0:00:30|
# Clean    | 16|     0|     0|  15|    1|  337|    0|   0|   |  0:00:01|  0:00:31|
# Route    | 17|     0|     0|   0|    0|  337|    0|   0|  0|  0:00:01|  0:00:32|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:32
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 81, at vias 30 Total Vias 337
# Percent Connected  100.00
# Manhattan Length 4236.7096 Horizontal 2330.1838 Vertical 1906.5258
# Routed Length 5307.4453 Horizontal 2980.6164 Vertical 2514.0686
# Ratio Actual / Manhattan   1.2527
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Jul 09 20:21:44 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 81, at vias 30 Total Vias 337
# Percent Connected  100.00
# Manhattan Length 4236.7096 Horizontal 2330.1838 Vertical 1906.5258
# Routed Length 5307.4453 Horizontal 2980.6164 Vertical 2514.0686
# Ratio Actual / Manhattan   1.2527
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 637 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 425 Successes 409 Failures 16 Vias 330
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 642 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 424 Successes 408 Failures 16 Vias 321
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  345|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   468|   107|   0|    0|  207|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|   280|    11|   1|    1|  212|    0|   0| 49|  0:00:05|  0:00:08|
# Route    |  3|   165|    14|   2|    1|  236|    0|   0| 38|  0:00:04|  0:00:12|
# Route    |  4|    86|    13|   5|    0|  266|    0|   0| 44|  0:00:05|  0:00:17|
# Route    |  5|    44|     1|   6|    0|  302|    0|   0| 54|  0:00:03|  0:00:20|
# Route    |  6|    14|     5|   0|    0|  323|    0|   0| 57|  0:00:02|  0:00:22|
# Route    |  7|    11|     1|   0|    0|  327|    0|   0| 36|  0:00:02|  0:00:24|
# Route    |  8|     7|     6|   0|    0|  336|    0|   0|  0|  0:00:02|  0:00:26|
# Route    |  9|     1|     0|   0|    0|  339|    0|   0| 92|  0:00:00|  0:00:26|
# Route    | 10|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 11|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 12|     2|     3|   0|    0|  342|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 13|     3|     0|   0|    0|  342|    0|   0| 40|  0:00:01|  0:00:28|
# Route    | 14|     0|     0|   0|    0|  344|    0|   0|100|  0:00:00|  0:00:28|
# Clean    | 15|     0|     0|  18|    0|  342|    0|   0|   |  0:00:02|  0:00:30|
# Clean    | 16|     0|     0|  15|    1|  337|    0|   0|   |  0:00:01|  0:00:31|
# Route    | 17|     0|     0|   0|    0|  337|    0|   0|  0|  0:00:01|  0:00:32|
# Clean    | 18|     0|     0|  16|    0|  330|    0|   0|   |  0:00:01|  0:00:33|
# Clean    | 19|     0|     0|  16|    0|  321|    0|   0|   |  0:00:02|  0:00:35|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:35
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 77, at vias 29 Total Vias 321
# Percent Connected  100.00
# Manhattan Length 4227.2059 Horizontal 2341.3400 Vertical 1885.8658
# Routed Length 5353.1577 Horizontal 2997.2440 Vertical 2523.8130
# Ratio Actual / Manhattan   1.2664
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Mon Jul 09 20:21:46 2018
# 
#    VIA           TOP              BOTTOM      
# 
#    TOP  ------------------  VIA_PCBEX_SMALLEST
# BOTTOM  VIA_PCBEX_SMALLEST  ------------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 77, at vias 29 Total Vias 321
# Percent Connected  100.00
# Manhattan Length 4227.2059 Horizontal 2341.3400 Vertical 1885.8658
# Routed Length 5353.1577 Horizontal 2997.2440 Vertical 2523.8130
# Ratio Actual / Manhattan   1.2664
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 617 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 422 Successes 407 Failures 15 Vias 329
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 632 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 424 Successes 412 Failures 12 Vias 324
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\bestsave.w
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1500, Clearance= 0.1500
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   2|  345|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   468|   107|   0|    0|  207|    0|   0|  0|  0:00:03|  0:00:03|
# Route    |  2|   280|    11|   1|    1|  212|    0|   0| 49|  0:00:05|  0:00:08|
# Route    |  3|   165|    14|   2|    1|  236|    0|   0| 38|  0:00:04|  0:00:12|
# Route    |  4|    86|    13|   5|    0|  266|    0|   0| 44|  0:00:05|  0:00:17|
# Route    |  5|    44|     1|   6|    0|  302|    0|   0| 54|  0:00:03|  0:00:20|
# Route    |  6|    14|     5|   0|    0|  323|    0|   0| 57|  0:00:02|  0:00:22|
# Route    |  7|    11|     1|   0|    0|  327|    0|   0| 36|  0:00:02|  0:00:24|
# Route    |  8|     7|     6|   0|    0|  336|    0|   0|  0|  0:00:02|  0:00:26|
# Route    |  9|     1|     0|   0|    0|  339|    0|   0| 92|  0:00:00|  0:00:26|
# Route    | 10|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 11|     2|     0|   0|    0|  341|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 12|     2|     3|   0|    0|  342|    0|   0|  0|  0:00:00|  0:00:27|
# Route    | 13|     3|     0|   0|    0|  342|    0|   0| 40|  0:00:01|  0:00:28|
# Route    | 14|     0|     0|   0|    0|  344|    0|   0|100|  0:00:00|  0:00:28|
# Clean    | 15|     0|     0|  18|    0|  342|    0|   0|   |  0:00:02|  0:00:30|
# Clean    | 16|     0|     0|  15|    1|  337|    0|   0|   |  0:00:01|  0:00:31|
# Route    | 17|     0|     0|   0|    0|  337|    0|   0|  0|  0:00:01|  0:00:32|
# Clean    | 18|     0|     0|  16|    0|  330|    0|   0|   |  0:00:01|  0:00:33|
# Clean    | 19|     0|     0|  16|    0|  321|    0|   0|   |  0:00:02|  0:00:35|
# Clean    | 20|     0|     0|  15|    0|  329|    0|   0|   |  0:00:01|  0:00:36|
# Clean    | 21|     0|     0|  12|    0|  324|    0|   0|   |  0:00:01|  0:00:37|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:37
# 
# Wiring Statistics ----------------- D:/USERS/SIHWAN_LAB/DESKTOP/WORKSPACE/PCBDESIGN_SK/ARTIFICIALL_EYE_VER00/allegro\artificiall_eye_ver00.dsn
# Nets 139 Connections 345 Unroutes 0
# Signal Layers 2 Power Layers 2
# Wire Junctions 76, at vias 29 Total Vias 324
# Percent Connected  100.00
# Manhattan Length 4226.5478 Horizontal 2338.9618 Vertical 1887.5860
# Routed Length 5301.5015 Horizontal 2956.5904 Vertical 2496.5629
# Ratio Actual / Manhattan   1.2543
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) D:/Users/SIHWAN~1/AppData/Local/Temp/#Taaaaad09492.tmp
# Routing Written to File D:/Users/SIHWAN~1/AppData/Local/Temp/#Taaaaad09492.tmp
quit
