\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__mmi_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{df/dc0/classddr2__phy__alt__mem__phy__mmi_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf max}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{a\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  , \textcolor{vhdlchar}{b\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+1}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+2}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+3}{\bfseries  ( {\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+4}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+5}{\bfseries  ( {\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+6}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+7}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+8}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}   
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+pll\+\_\+360\+\_\+sweeps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rrp\+\_\+pll\+\_\+phase\+\_\+mult}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+response\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+codeword} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+mmi\+\_\+access\+\_\+codeword}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{max}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( mmi )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf int\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+cs} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf waitreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+regs} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{defaults}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmi\+\_\+rw\+\_\+regs\+\_\+initialised} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf waitreq\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} 
\item 
{\bf waitreq\+\_\+count\+\_\+is\+\_\+zero} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+ac\+\_\+1t\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trefi\+\_\+failure\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iram\+\_\+ready} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+rd\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf dbg\+\_\+seq\+\_\+wr\+\_\+data}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+cmd\+\_\+done\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+pending} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+clk\+\_\+waitreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 4871} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!max@{max}}
\index{max@{max}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{maxa,b,a,b,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} max(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{b}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a3b9d2c9b0675cc798cc83e254965b4b4}


Definition at line {\bf 4874} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+1@{P\+R\+O\+C\+E\+S\+S\+\_\+1}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+1@{P\+R\+O\+C\+E\+S\+S\+\_\+1}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+1rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+1(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a14a6ae3482d044cb4044befb3a6ee8d9}


Definition at line {\bf 4966} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+2@{P\+R\+O\+C\+E\+S\+S\+\_\+2}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+2@{P\+R\+O\+C\+E\+S\+S\+\_\+2}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+2rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+2(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a732a1a298c6f40f55d1a36adcb7800b0}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+3@{P\+R\+O\+C\+E\+S\+S\+\_\+3}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+3@{P\+R\+O\+C\+E\+S\+S\+\_\+3}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+3dbg\+\_\+seq\+\_\+rst\+\_\+n,dbg\+\_\+seq\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+3(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a54d8eca100608014120d17248761e181}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+4@{P\+R\+O\+C\+E\+S\+S\+\_\+4}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+4@{P\+R\+O\+C\+E\+S\+S\+\_\+4}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+4rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+4(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a2f51295971f18dcaf55e24bf1ec1c270}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+5@{P\+R\+O\+C\+E\+S\+S\+\_\+5}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+5@{P\+R\+O\+C\+E\+S\+S\+\_\+5}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+5dbg\+\_\+seq\+\_\+rst\+\_\+n,dbg\+\_\+seq\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+5(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf dbg\+\_\+seq\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ae907ce9fae07c0050a6ff2c441f3919e}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+6@{P\+R\+O\+C\+E\+S\+S\+\_\+6}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+6@{P\+R\+O\+C\+E\+S\+S\+\_\+6}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+6rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+6(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_af0e3f9da428de64e2c5a1e8a70fb0803}


Definition at line {\bf 5128} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+7@{P\+R\+O\+C\+E\+S\+S\+\_\+7}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+7@{P\+R\+O\+C\+E\+S\+S\+\_\+7}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+7rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+7(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a11bc46b6c4f7601524ebcb473127b210}


Definition at line {\bf 5143} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+8@{P\+R\+O\+C\+E\+S\+S\+\_\+8}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+8@{P\+R\+O\+C\+E\+S\+S\+\_\+8}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+8rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+8(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ac3fd9b82230004c6c6f7b6c5487b32a4}


Definition at line {\bf 5163} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!c\+\_\+codeword@{c\+\_\+codeword}}
\index{c\+\_\+codeword@{c\+\_\+codeword}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{c\+\_\+codeword}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+codeword} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+mmi\+\_\+access\+\_\+codeword}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_adde6a885fd0fe5514a2e16bf31f5add8}


Definition at line {\bf 4890} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!c\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+hl\+\_\+stage\+\_\+enable}}
\index{c\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+hl\+\_\+stage\+\_\+enable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{c\+\_\+hl\+\_\+stage\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{c\+\_\+hl\+\_\+ccs\+\_\+num\+\_\+stages}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a85441269ded191805db698acc9a282eb}


Definition at line {\bf 4895} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size@{c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size}}
\index{c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size@{c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+int\+\_\+iram\+\_\+start\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{max}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf I\+R\+A\+M\+\_\+\+A\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a34e324fac97ebe5754b0234da8c453b2}


Definition at line {\bf 4891} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!c\+\_\+pll\+\_\+360\+\_\+sweeps@{c\+\_\+pll\+\_\+360\+\_\+sweeps}}
\index{c\+\_\+pll\+\_\+360\+\_\+sweeps@{c\+\_\+pll\+\_\+360\+\_\+sweeps}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{c\+\_\+pll\+\_\+360\+\_\+sweeps}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+360\+\_\+sweeps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rrp\+\_\+pll\+\_\+phase\+\_\+mult}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+C\+A\+P\+T\+U\+RE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a6f65e3f96b8cfef6823f86fb1658f173}


Definition at line {\bf 4887} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!c\+\_\+response\+\_\+lat@{c\+\_\+response\+\_\+lat}}
\index{c\+\_\+response\+\_\+lat@{c\+\_\+response\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{c\+\_\+response\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+response\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a246ff3779b5a1204e648652f9ddaf64e}


Definition at line {\bf 4889} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}}
\index{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable@{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+slv\+\_\+hl\+\_\+stage\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a2869f4cc527d211d2be996df0df72a09}


Definition at line {\bf 4894} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done@{ccd\+\_\+cmd\+\_\+done}}
\index{ccd\+\_\+cmd\+\_\+done@{ccd\+\_\+cmd\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_abeceb36bcc0fe290df93e45ccc3cd806}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+2t@{ccd\+\_\+cmd\+\_\+done\+\_\+2t}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+2t@{ccd\+\_\+cmd\+\_\+done\+\_\+2t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+2t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a9ea521fbb0e579eba33773cde8ecd9a7}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+3t@{ccd\+\_\+cmd\+\_\+done\+\_\+3t}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+3t@{ccd\+\_\+cmd\+\_\+done\+\_\+3t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+3t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_aed8b4c79a2bfe4205ff529e907f03be2}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+ack@{ccd\+\_\+cmd\+\_\+done\+\_\+ack}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+ack@{ccd\+\_\+cmd\+\_\+done\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a39f1bd0e6366b1a9c2f10d1d5a5507a6}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t@{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t@{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a8eed5820a95822ee4ef5e6f2a170d029}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t@{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t@{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a602ad96008087be15cbede26fcc0c305}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t@{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t@{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+ack\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a8aa38d72b52dd638f38716ac3b25ff66}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+cmd\+\_\+done\+\_\+t@{ccd\+\_\+cmd\+\_\+done\+\_\+t}}
\index{ccd\+\_\+cmd\+\_\+done\+\_\+t@{ccd\+\_\+cmd\+\_\+done\+\_\+t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+cmd\+\_\+done\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+cmd\+\_\+done\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_afdb7645588bd28ab0aa7abe00c1c0d01}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd@{ccd\+\_\+new\+\_\+cmd}}
\index{ccd\+\_\+new\+\_\+cmd@{ccd\+\_\+new\+\_\+cmd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_afdcbd5d32c37c9a20cdf28ad2679daf1}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+2t@{ccd\+\_\+new\+\_\+cmd\+\_\+2t}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+2t@{ccd\+\_\+new\+\_\+cmd\+\_\+2t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+2t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a6b2e4aa13103882472270a466bfaa54e}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+3t@{ccd\+\_\+new\+\_\+cmd\+\_\+3t}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+3t@{ccd\+\_\+new\+\_\+cmd\+\_\+3t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+3t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a5028831e46cbb3a1e3b6612320154320}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+ack@{ccd\+\_\+new\+\_\+cmd\+\_\+ack}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+ack@{ccd\+\_\+new\+\_\+cmd\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a7038cc4ab743f99760b33d93bc2d3b9c}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t@{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t@{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a964a99fed7aa6216dad3fa7ff1bb6867}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t@{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t@{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+3t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a700df4ce7e1233c8cced279d796a8943}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t@{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t@{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+ack\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a06e135aed86260e86dcb65ce3cb45114}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+new\+\_\+cmd\+\_\+t@{ccd\+\_\+new\+\_\+cmd\+\_\+t}}
\index{ccd\+\_\+new\+\_\+cmd\+\_\+t@{ccd\+\_\+new\+\_\+cmd\+\_\+t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+new\+\_\+cmd\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+new\+\_\+cmd\+\_\+t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ad20b0c2ff2a981013f5da27694956711}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ccd\+\_\+rd\+\_\+data@{ccd\+\_\+rd\+\_\+data}}
\index{ccd\+\_\+rd\+\_\+data@{ccd\+\_\+rd\+\_\+data}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ccd\+\_\+rd\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ccd\+\_\+rd\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf dbg\+\_\+seq\+\_\+wr\+\_\+data}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a01c7ee005037ac3b5d94562ca4b3ac77}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!cmd\+\_\+pending@{cmd\+\_\+pending}}
\index{cmd\+\_\+pending@{cmd\+\_\+pending}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{cmd\+\_\+pending}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+pending} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ad47da480789d7eaaa7690c52c9211bba}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a6b61d934120b978b19fe9817c378c8c0}


Definition at line {\bf 4868} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ada53bf8456259ae0ddcc07cb611c74ca}


Definition at line {\bf 4862} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+regs\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a9c8ace0574c2dc390129a446bbc2b615}


Definition at line {\bf 4857} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+ac\+\_\+1t\+\_\+r@{int\+\_\+ac\+\_\+1t\+\_\+r}}
\index{int\+\_\+ac\+\_\+1t\+\_\+r@{int\+\_\+ac\+\_\+1t\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+ac\+\_\+1t\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+ac\+\_\+1t\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_acdf09c597016b882b121aed38e5c8dbc}


Definition at line {\bf 4928} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+address@{int\+\_\+address}}
\index{int\+\_\+address@{int\+\_\+address}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+V\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a698b09799d4a35c1781c7d06c107a2a9}


Definition at line {\bf 4908} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+cs@{int\+\_\+cs}}
\index{int\+\_\+cs@{int\+\_\+cs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+cs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+cs} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_afc13fefc11122678c265430e984f3554}


Definition at line {\bf 4910} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+rdata@{int\+\_\+rdata}}
\index{int\+\_\+rdata@{int\+\_\+rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ab33e81b937b928a51ec2b345f53850d6}


Definition at line {\bf 4907} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+read@{int\+\_\+read}}
\index{int\+\_\+read@{int\+\_\+read}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a22d25ef656e0cc38900cfcca97c442c1}


Definition at line {\bf 4909} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+wdata@{int\+\_\+wdata}}
\index{int\+\_\+wdata@{int\+\_\+wdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a86f23ab68c67ba931723662f4c5fa3ba}


Definition at line {\bf 4906} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!int\+\_\+write@{int\+\_\+write}}
\index{int\+\_\+write@{int\+\_\+write}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{int\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_aac3594c2521011b1b4b77908bdd60e0c}


Definition at line {\bf 4911} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!iram\+\_\+ready@{iram\+\_\+ready}}
\index{iram\+\_\+ready@{iram\+\_\+ready}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{iram\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+ready} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a66e1ed90a16eaaa6a1871b00e7bd541d}


Definition at line {\bf 4932} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!mmi\+\_\+regs@{mmi\+\_\+regs}}
\index{mmi\+\_\+regs@{mmi\+\_\+regs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{mmi\+\_\+regs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+regs} {\bfseries \textcolor{vhdlchar}{t\+\_\+mmi\+\_\+regs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{defaults}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_ad9008bbf2ec7e7ed5a4f91acd822061f}


Definition at line {\bf 4919} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!mmi\+\_\+report\+\_\+prefix@{mmi\+\_\+report\+\_\+prefix}}
\index{mmi\+\_\+report\+\_\+prefix@{mmi\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{mmi\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( mmi )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a9bddb30681b5c593606ded97789b558b}


Definition at line {\bf 4899} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!mmi\+\_\+rw\+\_\+regs\+\_\+initialised@{mmi\+\_\+rw\+\_\+regs\+\_\+initialised}}
\index{mmi\+\_\+rw\+\_\+regs\+\_\+initialised@{mmi\+\_\+rw\+\_\+regs\+\_\+initialised}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{mmi\+\_\+rw\+\_\+regs\+\_\+initialised}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmi\+\_\+rw\+\_\+regs\+\_\+initialised} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_aaf7de6ac0de47b112a8483770cae7c5c}


Definition at line {\bf 4920} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!seq\+\_\+clk\+\_\+waitreq\+\_\+int@{seq\+\_\+clk\+\_\+waitreq\+\_\+int}}
\index{seq\+\_\+clk\+\_\+waitreq\+\_\+int@{seq\+\_\+clk\+\_\+waitreq\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{seq\+\_\+clk\+\_\+waitreq\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+clk\+\_\+waitreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a148308184fef5af119f145358ca38d3a}


Definition at line {\bf 5124} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!trefi\+\_\+failure\+\_\+r@{trefi\+\_\+failure\+\_\+r}}
\index{trefi\+\_\+failure\+\_\+r@{trefi\+\_\+failure\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{trefi\+\_\+failure\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trefi\+\_\+failure\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_aec2692adeb5083ce3197ecbcd33eab3c}


Definition at line {\bf 4929} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!waitreq\+\_\+count@{waitreq\+\_\+count}}
\index{waitreq\+\_\+count@{waitreq\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{waitreq\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf waitreq\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a73a7cd488c78b770af68bfbb18d7471e}


Definition at line {\bf 4924} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!waitreq\+\_\+count\+\_\+is\+\_\+zero@{waitreq\+\_\+count\+\_\+is\+\_\+zero}}
\index{waitreq\+\_\+count\+\_\+is\+\_\+zero@{waitreq\+\_\+count\+\_\+is\+\_\+zero}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{waitreq\+\_\+count\+\_\+is\+\_\+zero}]{\setlength{\rightskip}{0pt plus 5cm}{\bf waitreq\+\_\+count\+\_\+is\+\_\+zero} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a52b8857402c3c1345f60da6f86b5ce4d}


Definition at line {\bf 4925} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!waitreq\+\_\+int@{waitreq\+\_\+int}}
\index{waitreq\+\_\+int@{waitreq\+\_\+int}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{waitreq\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf waitreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a1afcca6c7c0c1300fb799dff9456b84b}


Definition at line {\bf 4912} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+mmi\+::struct}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__mmi_1_1struct_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 4852} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
