
GATI_MAIN_Re_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006250  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080063dc  080063dc  000073dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006424  08006424  00008074  2**0
                  CONTENTS
  4 .ARM          00000008  08006424  08006424  00007424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800642c  0800642c  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800642c  0800642c  0000742c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006430  08006430  00007430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08006434  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  20000074  080064a8  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  080064a8  00008368  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122d8  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000285c  00000000  00000000  0001a37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  0001cbd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba4  00000000  00000000  0001dae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023737  00000000  00000000  0001e68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c2f  00000000  00000000  00041dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d310a  00000000  00000000  000549f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127afc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004490  00000000  00000000  00127b40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0012bfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000074 	.word	0x20000074
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080063c4 	.word	0x080063c4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000078 	.word	0x20000078
 80001c8:	080063c4 	.word	0x080063c4

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b96a 	b.w	80004b8 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	460c      	mov	r4, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14e      	bne.n	80002a6 <__udivmoddi4+0xaa>
 8000208:	4694      	mov	ip, r2
 800020a:	458c      	cmp	ip, r1
 800020c:	4686      	mov	lr, r0
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	d962      	bls.n	80002da <__udivmoddi4+0xde>
 8000214:	b14a      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000216:	f1c2 0320 	rsb	r3, r2, #32
 800021a:	4091      	lsls	r1, r2
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	fa0c fc02 	lsl.w	ip, ip, r2
 8000224:	4319      	orrs	r1, r3
 8000226:	fa00 fe02 	lsl.w	lr, r0, r2
 800022a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022e:	fa1f f68c 	uxth.w	r6, ip
 8000232:	fbb1 f4f7 	udiv	r4, r1, r7
 8000236:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023a:	fb07 1114 	mls	r1, r7, r4, r1
 800023e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000242:	fb04 f106 	mul.w	r1, r4, r6
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000252:	f080 8112 	bcs.w	800047a <__udivmoddi4+0x27e>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 810f 	bls.w	800047a <__udivmoddi4+0x27e>
 800025c:	3c02      	subs	r4, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a59      	subs	r1, r3, r1
 8000262:	fa1f f38e 	uxth.w	r3, lr
 8000266:	fbb1 f0f7 	udiv	r0, r1, r7
 800026a:	fb07 1110 	mls	r1, r7, r0, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb00 f606 	mul.w	r6, r0, r6
 8000276:	429e      	cmp	r6, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x94>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000282:	f080 80fc 	bcs.w	800047e <__udivmoddi4+0x282>
 8000286:	429e      	cmp	r6, r3
 8000288:	f240 80f9 	bls.w	800047e <__udivmoddi4+0x282>
 800028c:	4463      	add	r3, ip
 800028e:	3802      	subs	r0, #2
 8000290:	1b9b      	subs	r3, r3, r6
 8000292:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa6>
 800029a:	40d3      	lsrs	r3, r2
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xba>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb4>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa6>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x150>
 80002be:	42a3      	cmp	r3, r4
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xcc>
 80002c2:	4290      	cmp	r0, r2
 80002c4:	f0c0 80f0 	bcc.w	80004a8 <__udivmoddi4+0x2ac>
 80002c8:	1a86      	subs	r6, r0, r2
 80002ca:	eb64 0303 	sbc.w	r3, r4, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	2d00      	cmp	r5, #0
 80002d2:	d0e6      	beq.n	80002a2 <__udivmoddi4+0xa6>
 80002d4:	e9c5 6300 	strd	r6, r3, [r5]
 80002d8:	e7e3      	b.n	80002a2 <__udivmoddi4+0xa6>
 80002da:	2a00      	cmp	r2, #0
 80002dc:	f040 8090 	bne.w	8000400 <__udivmoddi4+0x204>
 80002e0:	eba1 040c 	sub.w	r4, r1, ip
 80002e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e8:	fa1f f78c 	uxth.w	r7, ip
 80002ec:	2101      	movs	r1, #1
 80002ee:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f6:	fb08 4416 	mls	r4, r8, r6, r4
 80002fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fe:	fb07 f006 	mul.w	r0, r7, r6
 8000302:	4298      	cmp	r0, r3
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0x11c>
 8000306:	eb1c 0303 	adds.w	r3, ip, r3
 800030a:	f106 34ff 	add.w	r4, r6, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x11a>
 8000310:	4298      	cmp	r0, r3
 8000312:	f200 80cd 	bhi.w	80004b0 <__udivmoddi4+0x2b4>
 8000316:	4626      	mov	r6, r4
 8000318:	1a1c      	subs	r4, r3, r0
 800031a:	fa1f f38e 	uxth.w	r3, lr
 800031e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000322:	fb08 4410 	mls	r4, r8, r0, r4
 8000326:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032a:	fb00 f707 	mul.w	r7, r0, r7
 800032e:	429f      	cmp	r7, r3
 8000330:	d908      	bls.n	8000344 <__udivmoddi4+0x148>
 8000332:	eb1c 0303 	adds.w	r3, ip, r3
 8000336:	f100 34ff 	add.w	r4, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x146>
 800033c:	429f      	cmp	r7, r3
 800033e:	f200 80b0 	bhi.w	80004a2 <__udivmoddi4+0x2a6>
 8000342:	4620      	mov	r0, r4
 8000344:	1bdb      	subs	r3, r3, r7
 8000346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x9c>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa20 fc06 	lsr.w	ip, r0, r6
 800035c:	fa04 f301 	lsl.w	r3, r4, r1
 8000360:	ea43 030c 	orr.w	r3, r3, ip
 8000364:	40f4      	lsrs	r4, r6
 8000366:	fa00 f801 	lsl.w	r8, r0, r1
 800036a:	0c38      	lsrs	r0, r7, #16
 800036c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000370:	fbb4 fef0 	udiv	lr, r4, r0
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fb00 441e 	mls	r4, r0, lr, r4
 800037c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000380:	fb0e f90c 	mul.w	r9, lr, ip
 8000384:	45a1      	cmp	r9, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x1a6>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000392:	f080 8084 	bcs.w	800049e <__udivmoddi4+0x2a2>
 8000396:	45a1      	cmp	r9, r4
 8000398:	f240 8081 	bls.w	800049e <__udivmoddi4+0x2a2>
 800039c:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a0:	443c      	add	r4, r7
 80003a2:	eba4 0409 	sub.w	r4, r4, r9
 80003a6:	fa1f f983 	uxth.w	r9, r3
 80003aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ae:	fb00 4413 	mls	r4, r0, r3, r4
 80003b2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x1d2>
 80003be:	193c      	adds	r4, r7, r4
 80003c0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c4:	d267      	bcs.n	8000496 <__udivmoddi4+0x29a>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d965      	bls.n	8000496 <__udivmoddi4+0x29a>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d2:	fba0 9302 	umull	r9, r3, r0, r2
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	429c      	cmp	r4, r3
 80003dc:	46ce      	mov	lr, r9
 80003de:	469c      	mov	ip, r3
 80003e0:	d351      	bcc.n	8000486 <__udivmoddi4+0x28a>
 80003e2:	d04e      	beq.n	8000482 <__udivmoddi4+0x286>
 80003e4:	b155      	cbz	r5, 80003fc <__udivmoddi4+0x200>
 80003e6:	ebb8 030e 	subs.w	r3, r8, lr
 80003ea:	eb64 040c 	sbc.w	r4, r4, ip
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	40cb      	lsrs	r3, r1
 80003f4:	431e      	orrs	r6, r3
 80003f6:	40cc      	lsrs	r4, r1
 80003f8:	e9c5 6400 	strd	r6, r4, [r5]
 80003fc:	2100      	movs	r1, #0
 80003fe:	e750      	b.n	80002a2 <__udivmoddi4+0xa6>
 8000400:	f1c2 0320 	rsb	r3, r2, #32
 8000404:	fa20 f103 	lsr.w	r1, r0, r3
 8000408:	fa0c fc02 	lsl.w	ip, ip, r2
 800040c:	fa24 f303 	lsr.w	r3, r4, r3
 8000410:	4094      	lsls	r4, r2
 8000412:	430c      	orrs	r4, r1
 8000414:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000418:	fa00 fe02 	lsl.w	lr, r0, r2
 800041c:	fa1f f78c 	uxth.w	r7, ip
 8000420:	fbb3 f0f8 	udiv	r0, r3, r8
 8000424:	fb08 3110 	mls	r1, r8, r0, r3
 8000428:	0c23      	lsrs	r3, r4, #16
 800042a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042e:	fb00 f107 	mul.w	r1, r0, r7
 8000432:	4299      	cmp	r1, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x24c>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 36ff 	add.w	r6, r0, #4294967295
 800043e:	d22c      	bcs.n	800049a <__udivmoddi4+0x29e>
 8000440:	4299      	cmp	r1, r3
 8000442:	d92a      	bls.n	800049a <__udivmoddi4+0x29e>
 8000444:	3802      	subs	r0, #2
 8000446:	4463      	add	r3, ip
 8000448:	1a5b      	subs	r3, r3, r1
 800044a:	b2a4      	uxth	r4, r4
 800044c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000450:	fb08 3311 	mls	r3, r8, r1, r3
 8000454:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000458:	fb01 f307 	mul.w	r3, r1, r7
 800045c:	42a3      	cmp	r3, r4
 800045e:	d908      	bls.n	8000472 <__udivmoddi4+0x276>
 8000460:	eb1c 0404 	adds.w	r4, ip, r4
 8000464:	f101 36ff 	add.w	r6, r1, #4294967295
 8000468:	d213      	bcs.n	8000492 <__udivmoddi4+0x296>
 800046a:	42a3      	cmp	r3, r4
 800046c:	d911      	bls.n	8000492 <__udivmoddi4+0x296>
 800046e:	3902      	subs	r1, #2
 8000470:	4464      	add	r4, ip
 8000472:	1ae4      	subs	r4, r4, r3
 8000474:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000478:	e739      	b.n	80002ee <__udivmoddi4+0xf2>
 800047a:	4604      	mov	r4, r0
 800047c:	e6f0      	b.n	8000260 <__udivmoddi4+0x64>
 800047e:	4608      	mov	r0, r1
 8000480:	e706      	b.n	8000290 <__udivmoddi4+0x94>
 8000482:	45c8      	cmp	r8, r9
 8000484:	d2ae      	bcs.n	80003e4 <__udivmoddi4+0x1e8>
 8000486:	ebb9 0e02 	subs.w	lr, r9, r2
 800048a:	eb63 0c07 	sbc.w	ip, r3, r7
 800048e:	3801      	subs	r0, #1
 8000490:	e7a8      	b.n	80003e4 <__udivmoddi4+0x1e8>
 8000492:	4631      	mov	r1, r6
 8000494:	e7ed      	b.n	8000472 <__udivmoddi4+0x276>
 8000496:	4603      	mov	r3, r0
 8000498:	e799      	b.n	80003ce <__udivmoddi4+0x1d2>
 800049a:	4630      	mov	r0, r6
 800049c:	e7d4      	b.n	8000448 <__udivmoddi4+0x24c>
 800049e:	46d6      	mov	lr, sl
 80004a0:	e77f      	b.n	80003a2 <__udivmoddi4+0x1a6>
 80004a2:	4463      	add	r3, ip
 80004a4:	3802      	subs	r0, #2
 80004a6:	e74d      	b.n	8000344 <__udivmoddi4+0x148>
 80004a8:	4606      	mov	r6, r0
 80004aa:	4623      	mov	r3, r4
 80004ac:	4608      	mov	r0, r1
 80004ae:	e70f      	b.n	80002d0 <__udivmoddi4+0xd4>
 80004b0:	3e02      	subs	r6, #2
 80004b2:	4463      	add	r3, ip
 80004b4:	e730      	b.n	8000318 <__udivmoddi4+0x11c>
 80004b6:	bf00      	nop

080004b8 <__aeabi_idiv0>:
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop

080004bc <map>:
uint8_t DualShock_data[3][8] = { 0 };
//recieve_data_filing
uint8_t FilingMechanism_data[3][8] = { 0 };

//map
long map(long x, long in_min, long in_max, long out_min, long out_max) {
 80004bc:	b480      	push	{r7}
 80004be:	b085      	sub	sp, #20
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	60f8      	str	r0, [r7, #12]
 80004c4:	60b9      	str	r1, [r7, #8]
 80004c6:	607a      	str	r2, [r7, #4]
 80004c8:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80004ca:	68fa      	ldr	r2, [r7, #12]
 80004cc:	68bb      	ldr	r3, [r7, #8]
 80004ce:	1ad3      	subs	r3, r2, r3
 80004d0:	69b9      	ldr	r1, [r7, #24]
 80004d2:	683a      	ldr	r2, [r7, #0]
 80004d4:	1a8a      	subs	r2, r1, r2
 80004d6:	fb03 f202 	mul.w	r2, r3, r2
 80004da:	6879      	ldr	r1, [r7, #4]
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	1acb      	subs	r3, r1, r3
 80004e0:	fb92 f2f3 	sdiv	r2, r2, r3
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	4413      	add	r3, r2
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3714      	adds	r7, #20
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <_write>:

//printf
int _write(int file, char *ptr, int len) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	60f8      	str	r0, [r7, #12]
 80004fc:	60b9      	str	r1, [r7, #8]
 80004fe:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 10);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	b29a      	uxth	r2, r3
 8000504:	230a      	movs	r3, #10
 8000506:	68b9      	ldr	r1, [r7, #8]
 8000508:	4803      	ldr	r0, [pc, #12]	@ (8000518 <_write+0x24>)
 800050a:	f004 fab9 	bl	8004a80 <HAL_UART_Transmit>
	return len;
 800050e:	687b      	ldr	r3, [r7, #4]
}
 8000510:	4618      	mov	r0, r3
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	2000010c 	.word	0x2000010c

0800051c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b083      	sub	sp, #12
 8000520:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8000522:	4b97      	ldr	r3, [pc, #604]	@ (8000780 <main+0x264>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f005 fbda 	bl	8005ce4 <setbuf>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000530:	f000 ff1e 	bl	8001370 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000534:	f000 f9ac 	bl	8000890 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000538:	f000 faca 	bl	8000ad0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800053c:	f000 fa98 	bl	8000a70 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 8000540:	f000 f9f8 	bl	8000934 <MX_CAN1_Init>
	MX_I2C1_Init();
 8000544:	f000 fa54 	bl	80009f0 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	HAL_CAN_Start(&hcan1);
 8000548:	488e      	ldr	r0, [pc, #568]	@ (8000784 <main+0x268>)
 800054a:	f001 f952 	bl	80017f2 <HAL_CAN_Start>
	// 割り込み有効
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800054e:	2102      	movs	r1, #2
 8000550:	488c      	ldr	r0, [pc, #560]	@ (8000784 <main+0x268>)
 8000552:	f001 fbb9 	bl	8001cc8 <HAL_CAN_ActivateNotification>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800055c:	488a      	ldr	r0, [pc, #552]	@ (8000788 <main+0x26c>)
 800055e:	f002 f921 	bl	80027a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000568:	4888      	ldr	r0, [pc, #544]	@ (800078c <main+0x270>)
 800056a:	f002 f91b 	bl	80027a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000574:	4885      	ldr	r0, [pc, #532]	@ (800078c <main+0x270>)
 8000576:	f002 f915 	bl	80027a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000580:	4882      	ldr	r0, [pc, #520]	@ (800078c <main+0x270>)
 8000582:	f002 f90f 	bl	80027a4 <HAL_GPIO_WritePin>

		turning = DualShock_data[2][5] - DualShock_data[2][6];
 8000586:	4b82      	ldr	r3, [pc, #520]	@ (8000790 <main+0x274>)
 8000588:	7d5b      	ldrb	r3, [r3, #21]
 800058a:	461a      	mov	r2, r3
 800058c:	4b80      	ldr	r3, [pc, #512]	@ (8000790 <main+0x274>)
 800058e:	7d9b      	ldrb	r3, [r3, #22]
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	4a80      	ldr	r2, [pc, #512]	@ (8000794 <main+0x278>)
 8000594:	6013      	str	r3, [r2, #0]
		vy = DualShock_data[0][1] - DualShock_data[0][2];
 8000596:	4b7e      	ldr	r3, [pc, #504]	@ (8000790 <main+0x274>)
 8000598:	785b      	ldrb	r3, [r3, #1]
 800059a:	461a      	mov	r2, r3
 800059c:	4b7c      	ldr	r3, [pc, #496]	@ (8000790 <main+0x274>)
 800059e:	789b      	ldrb	r3, [r3, #2]
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	4a7d      	ldr	r2, [pc, #500]	@ (8000798 <main+0x27c>)
 80005a4:	6013      	str	r3, [r2, #0]
		vx = DualShock_data[0][3] - DualShock_data[0][4];
 80005a6:	4b7a      	ldr	r3, [pc, #488]	@ (8000790 <main+0x274>)
 80005a8:	78db      	ldrb	r3, [r3, #3]
 80005aa:	461a      	mov	r2, r3
 80005ac:	4b78      	ldr	r3, [pc, #480]	@ (8000790 <main+0x274>)
 80005ae:	791b      	ldrb	r3, [r3, #4]
 80005b0:	1ad3      	subs	r3, r2, r3
 80005b2:	4a7a      	ldr	r2, [pc, #488]	@ (800079c <main+0x280>)
 80005b4:	6013      	str	r3, [r2, #0]

		vy = map(vy, -128, 128, -255, 255);
 80005b6:	4b78      	ldr	r3, [pc, #480]	@ (8000798 <main+0x27c>)
 80005b8:	6818      	ldr	r0, [r3, #0]
 80005ba:	23ff      	movs	r3, #255	@ 0xff
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	f06f 03fe 	mvn.w	r3, #254	@ 0xfe
 80005c2:	2280      	movs	r2, #128	@ 0x80
 80005c4:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 80005c8:	f7ff ff78 	bl	80004bc <map>
 80005cc:	4603      	mov	r3, r0
 80005ce:	4a72      	ldr	r2, [pc, #456]	@ (8000798 <main+0x27c>)
 80005d0:	6013      	str	r3, [r2, #0]
		vx = map(vx, -128, 128, -255, 255);
 80005d2:	4b72      	ldr	r3, [pc, #456]	@ (800079c <main+0x280>)
 80005d4:	6818      	ldr	r0, [r3, #0]
 80005d6:	23ff      	movs	r3, #255	@ 0xff
 80005d8:	9300      	str	r3, [sp, #0]
 80005da:	f06f 03fe 	mvn.w	r3, #254	@ 0xfe
 80005de:	2280      	movs	r2, #128	@ 0x80
 80005e0:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 80005e4:	f7ff ff6a 	bl	80004bc <map>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4a6c      	ldr	r2, [pc, #432]	@ (800079c <main+0x280>)
 80005ec:	6013      	str	r3, [r2, #0]

//		printf("vy..%d  ", vy);
//		printf("vx..%d  ", vx);
//		printf("turning..%d\r\n", turning);

		new_vx = root * (vx - vy);
 80005ee:	4b6b      	ldr	r3, [pc, #428]	@ (800079c <main+0x280>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	4b69      	ldr	r3, [pc, #420]	@ (8000798 <main+0x27c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	1ad3      	subs	r3, r2, r3
 80005f8:	ee07 3a90 	vmov	s15, r3
 80005fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000600:	4b67      	ldr	r3, [pc, #412]	@ (80007a0 <main+0x284>)
 8000602:	edd3 7a00 	vldr	s15, [r3]
 8000606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800060a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800060e:	ee17 2a90 	vmov	r2, s15
 8000612:	4b64      	ldr	r3, [pc, #400]	@ (80007a4 <main+0x288>)
 8000614:	601a      	str	r2, [r3, #0]
		new_vy = root * (vx + vy);
 8000616:	4b61      	ldr	r3, [pc, #388]	@ (800079c <main+0x280>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	4b5f      	ldr	r3, [pc, #380]	@ (8000798 <main+0x27c>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4413      	add	r3, r2
 8000620:	ee07 3a90 	vmov	s15, r3
 8000624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000628:	4b5d      	ldr	r3, [pc, #372]	@ (80007a0 <main+0x284>)
 800062a:	edd3 7a00 	vldr	s15, [r3]
 800062e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000632:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000636:	ee17 2a90 	vmov	r2, s15
 800063a:	4b5b      	ldr	r3, [pc, #364]	@ (80007a8 <main+0x28c>)
 800063c:	601a      	str	r2, [r3, #0]

		fl_power = new_vx + new_vy - turning;
 800063e:	4b59      	ldr	r3, [pc, #356]	@ (80007a4 <main+0x288>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b59      	ldr	r3, [pc, #356]	@ (80007a8 <main+0x28c>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	441a      	add	r2, r3
 8000648:	4b52      	ldr	r3, [pc, #328]	@ (8000794 <main+0x278>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	4a57      	ldr	r2, [pc, #348]	@ (80007ac <main+0x290>)
 8000650:	6013      	str	r3, [r2, #0]
		fr_power = -new_vx + new_vy + turning;
 8000652:	4b55      	ldr	r3, [pc, #340]	@ (80007a8 <main+0x28c>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4b53      	ldr	r3, [pc, #332]	@ (80007a4 <main+0x288>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	1ad2      	subs	r2, r2, r3
 800065c:	4b4d      	ldr	r3, [pc, #308]	@ (8000794 <main+0x278>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4413      	add	r3, r2
 8000662:	4a53      	ldr	r2, [pc, #332]	@ (80007b0 <main+0x294>)
 8000664:	6013      	str	r3, [r2, #0]
		bl_power = new_vx - new_vy + turning;
 8000666:	4b4f      	ldr	r3, [pc, #316]	@ (80007a4 <main+0x288>)
 8000668:	681a      	ldr	r2, [r3, #0]
 800066a:	4b4f      	ldr	r3, [pc, #316]	@ (80007a8 <main+0x28c>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	1ad2      	subs	r2, r2, r3
 8000670:	4b48      	ldr	r3, [pc, #288]	@ (8000794 <main+0x278>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4413      	add	r3, r2
 8000676:	4a4f      	ldr	r2, [pc, #316]	@ (80007b4 <main+0x298>)
 8000678:	6013      	str	r3, [r2, #0]
		br_power = -new_vx - new_vy - turning;
 800067a:	4b4a      	ldr	r3, [pc, #296]	@ (80007a4 <main+0x288>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	425a      	negs	r2, r3
 8000680:	4b49      	ldr	r3, [pc, #292]	@ (80007a8 <main+0x28c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	1ad2      	subs	r2, r2, r3
 8000686:	4b43      	ldr	r3, [pc, #268]	@ (8000794 <main+0x278>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	1ad3      	subs	r3, r2, r3
 800068c:	4a4a      	ldr	r2, [pc, #296]	@ (80007b8 <main+0x29c>)
 800068e:	6013      	str	r3, [r2, #0]

		fl_power = flip(fl_power);
 8000690:	4b46      	ldr	r3, [pc, #280]	@ (80007ac <main+0x290>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fabb 	bl	8000c10 <flip>
 800069a:	4603      	mov	r3, r0
 800069c:	4a43      	ldr	r2, [pc, #268]	@ (80007ac <main+0x290>)
 800069e:	6013      	str	r3, [r2, #0]
		fr_power = flip(fr_power);
 80006a0:	4b43      	ldr	r3, [pc, #268]	@ (80007b0 <main+0x294>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 fab3 	bl	8000c10 <flip>
 80006aa:	4603      	mov	r3, r0
 80006ac:	4a40      	ldr	r2, [pc, #256]	@ (80007b0 <main+0x294>)
 80006ae:	6013      	str	r3, [r2, #0]
		bl_power = flip(bl_power);
 80006b0:	4b40      	ldr	r3, [pc, #256]	@ (80007b4 <main+0x298>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 faab 	bl	8000c10 <flip>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a3d      	ldr	r2, [pc, #244]	@ (80007b4 <main+0x298>)
 80006be:	6013      	str	r3, [r2, #0]
		br_power = flip(br_power);
 80006c0:	4b3d      	ldr	r3, [pc, #244]	@ (80007b8 <main+0x29c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 faa3 	bl	8000c10 <flip>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a3a      	ldr	r2, [pc, #232]	@ (80007b8 <main+0x29c>)
 80006ce:	6013      	str	r3, [r2, #0]

		fl_state = all_state(fl_power);
 80006d0:	4b36      	ldr	r3, [pc, #216]	@ (80007ac <main+0x290>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fabd 	bl	8000c54 <all_state>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a37      	ldr	r2, [pc, #220]	@ (80007bc <main+0x2a0>)
 80006de:	6013      	str	r3, [r2, #0]
		fr_state = all_state(fr_power);
 80006e0:	4b33      	ldr	r3, [pc, #204]	@ (80007b0 <main+0x294>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fab5 	bl	8000c54 <all_state>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4a34      	ldr	r2, [pc, #208]	@ (80007c0 <main+0x2a4>)
 80006ee:	6013      	str	r3, [r2, #0]
		bl_state = all_state(bl_power);
 80006f0:	4b30      	ldr	r3, [pc, #192]	@ (80007b4 <main+0x298>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 faad 	bl	8000c54 <all_state>
 80006fa:	4603      	mov	r3, r0
 80006fc:	4a31      	ldr	r2, [pc, #196]	@ (80007c4 <main+0x2a8>)
 80006fe:	6013      	str	r3, [r2, #0]
		br_state = all_state(br_power);
 8000700:	4b2d      	ldr	r3, [pc, #180]	@ (80007b8 <main+0x29c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4618      	mov	r0, r3
 8000706:	f000 faa5 	bl	8000c54 <all_state>
 800070a:	4603      	mov	r3, r0
 800070c:	4a2e      	ldr	r2, [pc, #184]	@ (80007c8 <main+0x2ac>)
 800070e:	6013      	str	r3, [r2, #0]

		if (DualShock_data[1][6]) {
 8000710:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <main+0x274>)
 8000712:	7b9b      	ldrb	r3, [r3, #14]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d003      	beq.n	8000720 <main+0x204>
			servo_angle = 0;
 8000718:	4b2c      	ldr	r3, [pc, #176]	@ (80007cc <main+0x2b0>)
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	e002      	b.n	8000726 <main+0x20a>
		} else {
			servo_angle = 20;
 8000720:	4b2a      	ldr	r3, [pc, #168]	@ (80007cc <main+0x2b0>)
 8000722:	2214      	movs	r2, #20
 8000724:	601a      	str	r2, [r3, #0]

//発射機構手動ver(リミットスイッチによる制限付き)
//		printf("limit1..%d  ", FilingMechanism_data[0][1]);
//		printf("limit2..%d\r\n", FilingMechanism_data[0][2]);

		if (DualShock_data[1][2]) {
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <main+0x274>)
 8000728:	7a9b      	ldrb	r3, [r3, #10]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d011      	beq.n	8000752 <main+0x236>
			if (FilingMechanism_data[0][1]) {
 800072e:	4b28      	ldr	r3, [pc, #160]	@ (80007d0 <main+0x2b4>)
 8000730:	785b      	ldrb	r3, [r3, #1]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d006      	beq.n	8000744 <main+0x228>
				s_power = 0;
 8000736:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <main+0x2b8>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
				direction = 1;
 800073c:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <main+0x2bc>)
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	e051      	b.n	80007e8 <main+0x2cc>
			} else {
				s_power = 175;
 8000744:	4b23      	ldr	r3, [pc, #140]	@ (80007d4 <main+0x2b8>)
 8000746:	22af      	movs	r2, #175	@ 0xaf
 8000748:	601a      	str	r2, [r3, #0]
				direction = 1;
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <main+0x2bc>)
 800074c:	2201      	movs	r2, #1
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	e04a      	b.n	80007e8 <main+0x2cc>
			}
		} else if (DualShock_data[1][4]) {
 8000752:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <main+0x274>)
 8000754:	7b1b      	ldrb	r3, [r3, #12]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d040      	beq.n	80007dc <main+0x2c0>
			if (FilingMechanism_data[0][2]) {
 800075a:	4b1d      	ldr	r3, [pc, #116]	@ (80007d0 <main+0x2b4>)
 800075c:	789b      	ldrb	r3, [r3, #2]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d006      	beq.n	8000770 <main+0x254>
				s_power = 0;
 8000762:	4b1c      	ldr	r3, [pc, #112]	@ (80007d4 <main+0x2b8>)
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
				direction = 0;
 8000768:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <main+0x2bc>)
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	e03b      	b.n	80007e8 <main+0x2cc>
			} else {
				s_power = 175;
 8000770:	4b18      	ldr	r3, [pc, #96]	@ (80007d4 <main+0x2b8>)
 8000772:	22af      	movs	r2, #175	@ 0xaf
 8000774:	601a      	str	r2, [r3, #0]
				direction = 0;
 8000776:	4b18      	ldr	r3, [pc, #96]	@ (80007d8 <main+0x2bc>)
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	e034      	b.n	80007e8 <main+0x2cc>
 800077e:	bf00      	nop
 8000780:	20000024 	.word	0x20000024
 8000784:	20000090 	.word	0x20000090
 8000788:	48000400 	.word	0x48000400
 800078c:	48000800 	.word	0x48000800
 8000790:	200001e4 	.word	0x200001e4
 8000794:	200001b4 	.word	0x200001b4
 8000798:	200001d4 	.word	0x200001d4
 800079c:	200001d0 	.word	0x200001d0
 80007a0:	20000008 	.word	0x20000008
 80007a4:	200001d8 	.word	0x200001d8
 80007a8:	200001dc 	.word	0x200001dc
 80007ac:	200001b8 	.word	0x200001b8
 80007b0:	200001bc 	.word	0x200001bc
 80007b4:	200001c0 	.word	0x200001c0
 80007b8:	200001c4 	.word	0x200001c4
 80007bc:	200001a4 	.word	0x200001a4
 80007c0:	200001a8 	.word	0x200001a8
 80007c4:	200001ac 	.word	0x200001ac
 80007c8:	200001b0 	.word	0x200001b0
 80007cc:	200001e0 	.word	0x200001e0
 80007d0:	200001fc 	.word	0x200001fc
 80007d4:	200001c8 	.word	0x200001c8
 80007d8:	200001cc 	.word	0x200001cc
			}
		} else {
			s_power = 0;
 80007dc:	4b21      	ldr	r3, [pc, #132]	@ (8000864 <main+0x348>)
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
			direction = 0;
 80007e2:	4b21      	ldr	r3, [pc, #132]	@ (8000868 <main+0x34c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
		}

		CAN_TX(AB_ID, abs(fl_power), fl_state, abs(fr_power), fr_state, 0);
 80007e8:	4b20      	ldr	r3, [pc, #128]	@ (800086c <main+0x350>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80007f0:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80007f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000870 <main+0x354>)
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000874 <main+0x358>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8000800:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8000804:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <main+0x35c>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2400      	movs	r4, #0
 800080a:	9401      	str	r4, [sp, #4]
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	4603      	mov	r3, r0
 8000810:	2003      	movs	r0, #3
 8000812:	f000 faff 	bl	8000e14 <CAN_TX>
		CAN_TX(CD_ID, abs(bl_power), bl_state, abs(br_power), br_state, 0);
 8000816:	4b19      	ldr	r3, [pc, #100]	@ (800087c <main+0x360>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800081e:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8000822:	4b17      	ldr	r3, [pc, #92]	@ (8000880 <main+0x364>)
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <main+0x368>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 800082e:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8000832:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <main+0x36c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2400      	movs	r4, #0
 8000838:	9401      	str	r4, [sp, #4]
 800083a:	9300      	str	r3, [sp, #0]
 800083c:	4603      	mov	r3, r0
 800083e:	2004      	movs	r0, #4
 8000840:	f000 fae8 	bl	8000e14 <CAN_TX>
		CAN_TX(FIRING_ID, 0, 0, s_power, direction, servo_angle);
 8000844:	4b07      	ldr	r3, [pc, #28]	@ (8000864 <main+0x348>)
 8000846:	6819      	ldr	r1, [r3, #0]
 8000848:	4b07      	ldr	r3, [pc, #28]	@ (8000868 <main+0x34c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a0f      	ldr	r2, [pc, #60]	@ (800088c <main+0x370>)
 800084e:	6812      	ldr	r2, [r2, #0]
 8000850:	9201      	str	r2, [sp, #4]
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	460b      	mov	r3, r1
 8000856:	2200      	movs	r2, #0
 8000858:	2100      	movs	r1, #0
 800085a:	2005      	movs	r0, #5
 800085c:	f000 fada 	bl	8000e14 <CAN_TX>
	while (1) {
 8000860:	e679      	b.n	8000556 <main+0x3a>
 8000862:	bf00      	nop
 8000864:	200001c8 	.word	0x200001c8
 8000868:	200001cc 	.word	0x200001cc
 800086c:	200001b8 	.word	0x200001b8
 8000870:	200001a4 	.word	0x200001a4
 8000874:	200001bc 	.word	0x200001bc
 8000878:	200001a8 	.word	0x200001a8
 800087c:	200001c0 	.word	0x200001c0
 8000880:	200001ac 	.word	0x200001ac
 8000884:	200001c4 	.word	0x200001c4
 8000888:	200001b0 	.word	0x200001b0
 800088c:	200001e0 	.word	0x200001e0

08000890 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b096      	sub	sp, #88	@ 0x58
 8000894:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000896:	f107 0314 	add.w	r3, r7, #20
 800089a:	2244      	movs	r2, #68	@ 0x44
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f005 fb1f 	bl	8005ee2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80008a4:	463b      	mov	r3, r7
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
 80008b0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80008b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008b6:	f002 fecb 	bl	8003650 <HAL_PWREx_ControlVoltageScaling>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80008c0:	f000 faf2 	bl	8000ea8 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c4:	2302      	movs	r3, #2
 80008c6:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008cc:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ce:	2310      	movs	r3, #16
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d2:	2302      	movs	r3, #2
 80008d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d6:	2302      	movs	r3, #2
 80008d8:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80008da:	2301      	movs	r3, #1
 80008dc:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 15;
 80008de:	230f      	movs	r3, #15
 80008e0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008e2:	2307      	movs	r3, #7
 80008e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80008ea:	2304      	movs	r3, #4
 80008ec:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4618      	mov	r0, r3
 80008f4:	f002 ff02 	bl	80036fc <HAL_RCC_OscConfig>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0x72>
		Error_Handler();
 80008fe:	f000 fad3 	bl	8000ea8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000902:	230f      	movs	r3, #15
 8000904:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000906:	2303      	movs	r3, #3
 8000908:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800090e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000912:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8000918:	463b      	mov	r3, r7
 800091a:	2103      	movs	r1, #3
 800091c:	4618      	mov	r0, r3
 800091e:	f003 fb01 	bl	8003f24 <HAL_RCC_ClockConfig>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <SystemClock_Config+0x9c>
		Error_Handler();
 8000928:	f000 fabe 	bl	8000ea8 <Error_Handler>
	}
}
 800092c:	bf00      	nop
 800092e:	3758      	adds	r7, #88	@ 0x58
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	@ 0x28
 8000938:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 800093a:	4b27      	ldr	r3, [pc, #156]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 800093c:	4a27      	ldr	r2, [pc, #156]	@ (80009dc <MX_CAN1_Init+0xa8>)
 800093e:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 3;
 8000940:	4b25      	ldr	r3, [pc, #148]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000942:	2203      	movs	r2, #3
 8000944:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000946:	4b24      	ldr	r3, [pc, #144]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800094c:	4b22      	ldr	r3, [pc, #136]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000952:	4b21      	ldr	r3, [pc, #132]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000954:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000958:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800095a:	4b1f      	ldr	r3, [pc, #124]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 800095c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000960:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000962:	4b1d      	ldr	r3, [pc, #116]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000964:	2200      	movs	r2, #0
 8000966:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000968:	4b1b      	ldr	r3, [pc, #108]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 800096a:	2200      	movs	r2, #0
 800096c:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 800096e:	4b1a      	ldr	r3, [pc, #104]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000970:	2200      	movs	r2, #0
 8000972:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000974:	4b18      	ldr	r3, [pc, #96]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000976:	2200      	movs	r2, #0
 8000978:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 800097a:	4b17      	ldr	r3, [pc, #92]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 800097c:	2200      	movs	r2, #0
 800097e:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000980:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000982:	2200      	movs	r2, #0
 8000984:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 8000986:	4814      	ldr	r0, [pc, #80]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 8000988:	f000 fd6e 	bl	8001468 <HAL_CAN_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_CAN1_Init+0x62>
		Error_Handler();
 8000992:	f000 fa89 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	CAN_FilterTypeDef filter;
	filter.FilterIdHigh = fId1;                  // フィルターID1
 8000996:	4b12      	ldr	r3, [pc, #72]	@ (80009e0 <MX_CAN1_Init+0xac>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = fId2;                  // フィルターID2
 800099c:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <MX_CAN1_Init+0xb0>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = fId3;                  // フィルターID3
 80009a2:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <MX_CAN1_Init+0xb4>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = fId4;                  // フィルターID4
 80009a8:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <MX_CAN1_Init+0xb8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	60fb      	str	r3, [r7, #12]
	filter.FilterScale = CAN_FILTERSCALE_16BIT; // 16モード
 80009ae:	2300      	movs	r3, #0
 80009b0:	61fb      	str	r3, [r7, #28]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;      // FIFO0へ格納
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
	filter.FilterBank = 0;
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
	filter.FilterMode = CAN_FILTERMODE_IDLIST; // IDリストモード
 80009ba:	2301      	movs	r3, #1
 80009bc:	61bb      	str	r3, [r7, #24]
	filter.SlaveStartFilterBank = 14;
 80009be:	230e      	movs	r3, #14
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
	filter.FilterActivation = ENABLE;
 80009c2:	2301      	movs	r3, #1
 80009c4:	623b      	str	r3, [r7, #32]
	HAL_CAN_ConfigFilter(&hcan1, &filter);
 80009c6:	463b      	mov	r3, r7
 80009c8:	4619      	mov	r1, r3
 80009ca:	4803      	ldr	r0, [pc, #12]	@ (80009d8 <MX_CAN1_Init+0xa4>)
 80009cc:	f000 fe47 	bl	800165e <HAL_CAN_ConfigFilter>
	/* USER CODE END CAN1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	3728      	adds	r7, #40	@ 0x28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000090 	.word	0x20000090
 80009dc:	40006400 	.word	0x40006400
 80009e0:	20000194 	.word	0x20000194
 80009e4:	20000000 	.word	0x20000000
 80009e8:	20000004 	.word	0x20000004
 80009ec:	20000198 	.word	0x20000198

080009f0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80009f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a64 <MX_I2C1_Init+0x74>)
 80009f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a68 <MX_I2C1_Init+0x78>)
 80009f8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x60101017;
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <MX_I2C1_Init+0x74>)
 80009fc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a6c <MX_I2C1_Init+0x7c>)
 80009fe:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a06:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a0c:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000a12:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a18:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a1e:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a24:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000a2a:	480e      	ldr	r0, [pc, #56]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a2c:	f001 fed2 	bl	80027d4 <HAL_I2C_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8000a36:	f000 fa37 	bl	8000ea8 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4809      	ldr	r0, [pc, #36]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a3e:	f002 fd62 	bl	8003506 <HAL_I2CEx_ConfigAnalogFilter>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8000a48:	f000 fa2e 	bl	8000ea8 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_I2C1_Init+0x74>)
 8000a50:	f002 fda4 	bl	800359c <HAL_I2CEx_ConfigDigitalFilter>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_I2C1_Init+0x6e>
		Error_Handler();
 8000a5a:	f000 fa25 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200000b8 	.word	0x200000b8
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	60101017 	.word	0x60101017

08000a70 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000a74:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a76:	4a15      	ldr	r2, [pc, #84]	@ (8000acc <MX_USART2_UART_Init+0x5c>)
 8000a78:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000a7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a80:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a82:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000a94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a96:	220c      	movs	r2, #12
 8000a98:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_USART2_UART_Init+0x58>)
 8000ab4:	f003 ff96 	bl	80049e4 <HAL_UART_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000abe:	f000 f9f3 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	2000010c 	.word	0x2000010c
 8000acc:	40004400 	.word	0x40004400

08000ad0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b08a      	sub	sp, #40	@ 0x28
 8000ad4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]
 8000ae4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae6:	4b47      	ldr	r3, [pc, #284]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	4a46      	ldr	r2, [pc, #280]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000aec:	f043 0304 	orr.w	r3, r3, #4
 8000af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af2:	4b44      	ldr	r3, [pc, #272]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	f003 0304 	and.w	r3, r3, #4
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000afe:	4b41      	ldr	r3, [pc, #260]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	4a40      	ldr	r2, [pc, #256]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	4b3b      	ldr	r3, [pc, #236]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4a3a      	ldr	r2, [pc, #232]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4b38      	ldr	r3, [pc, #224]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	4b35      	ldr	r3, [pc, #212]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	4a34      	ldr	r2, [pc, #208]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b34:	f043 0302 	orr.w	r3, r3, #2
 8000b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3a:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <MX_GPIO_Init+0x134>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin | SMPS_V1_Pin | SMPS_SW_Pin,
 8000b46:	2200      	movs	r2, #0
 8000b48:	21b0      	movs	r1, #176	@ 0xb0
 8000b4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b4e:	f001 fe29 	bl	80027a4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED1_Pin | LD4_Pin, GPIO_PIN_RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000b58:	482b      	ldr	r0, [pc, #172]	@ (8000c08 <MX_GPIO_Init+0x138>)
 8000b5a:	f001 fe23 	bl	80027a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LED3_Pin | LED4_Pin | LED2_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8000b64:	4829      	ldr	r0, [pc, #164]	@ (8000c0c <MX_GPIO_Init+0x13c>)
 8000b66:	f001 fe1d 	bl	80027a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000b6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b6e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b70:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b74:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4822      	ldr	r0, [pc, #136]	@ (8000c0c <MX_GPIO_Init+0x13c>)
 8000b82:	f001 fc95 	bl	80024b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
	GPIO_InitStruct.Pin = SMPS_EN_Pin | SMPS_V1_Pin | SMPS_SW_Pin;
 8000b86:	23b0      	movs	r3, #176	@ 0xb0
 8000b88:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b92:	2300      	movs	r3, #0
 8000b94:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b96:	f107 0314 	add.w	r3, r7, #20
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ba0:	f001 fc86 	bl	80024b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : SMPS_PG_Pin */
	GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000ba4:	2340      	movs	r3, #64	@ 0x40
 8000ba6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bba:	f001 fc79 	bl	80024b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED1_Pin LD4_Pin */
	GPIO_InitStruct.Pin = LED1_Pin | LD4_Pin;
 8000bbe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000bc2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	480c      	ldr	r0, [pc, #48]	@ (8000c08 <MX_GPIO_Init+0x138>)
 8000bd8:	f001 fc6a 	bl	80024b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED3_Pin LED4_Pin LED2_Pin */
	GPIO_InitStruct.Pin = LED3_Pin | LED4_Pin | LED2_Pin;
 8000bdc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000be0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be2:	2301      	movs	r3, #1
 8000be4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2300      	movs	r3, #0
 8000bec:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bee:	f107 0314 	add.w	r3, r7, #20
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <MX_GPIO_Init+0x13c>)
 8000bf6:	f001 fc5b 	bl	80024b0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000bfa:	bf00      	nop
 8000bfc:	3728      	adds	r7, #40	@ 0x28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40021000 	.word	0x40021000
 8000c08:	48000400 	.word	0x48000400
 8000c0c:	48000800 	.word	0x48000800

08000c10 <flip>:

/* USER CODE BEGIN 4 */
//dead_zone
int flip(int flip_num) {
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	if (flip_num <= HAJIKU && -HAJIKU <= flip_num) {
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b23      	cmp	r3, #35	@ 0x23
 8000c1c:	dc06      	bgt.n	8000c2c <flip+0x1c>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f113 0f23 	cmn.w	r3, #35	@ 0x23
 8000c24:	db02      	blt.n	8000c2c <flip+0x1c>
		flip_num = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	e00c      	b.n	8000c46 <flip+0x36>
	} else if (flip_num <= MIN) {
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f113 0fc7 	cmn.w	r3, #199	@ 0xc7
 8000c32:	da03      	bge.n	8000c3c <flip+0x2c>
		flip_num = MIN;
 8000c34:	f06f 03c7 	mvn.w	r3, #199	@ 0xc7
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	e004      	b.n	8000c46 <flip+0x36>
	} else if (flip_num >= MAX) {
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2bc7      	cmp	r3, #199	@ 0xc7
 8000c40:	dd01      	ble.n	8000c46 <flip+0x36>
		flip_num = MAX;
 8000c42:	23c8      	movs	r3, #200	@ 0xc8
 8000c44:	607b      	str	r3, [r7, #4]
	}
	return flip_num;
 8000c46:	687b      	ldr	r3, [r7, #4]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <all_state>:

//moter_derection
int all_state(int num) {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	if (num >= 0) {
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	db03      	blt.n	8000c6a <all_state+0x16>
		state = 0;
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <all_state+0x2c>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	e002      	b.n	8000c70 <all_state+0x1c>
	} else {
		state = 1;
 8000c6a:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <all_state+0x2c>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	601a      	str	r2, [r3, #0]
	}
	return state;
 8000c70:	4b03      	ldr	r3, [pc, #12]	@ (8000c80 <all_state+0x2c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	200001a0 	.word	0x200001a0

08000c84 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08c      	sub	sp, #48	@ 0x30
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c92:	485b      	ldr	r0, [pc, #364]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>)
 8000c94:	f001 fd86 	bl	80027a4 <HAL_GPIO_WritePin>
	int i = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, RxData)
 8000c9c:	f107 0308 	add.w	r3, r7, #8
 8000ca0:	f107 0210 	add.w	r2, r7, #16
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 feec 	bl	8001a84 <HAL_CAN_GetRxMessage>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f040 80a2 	bne.w	8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
			== HAL_OK) {
		id = RxHeader.StdId; // ID
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	4a53      	ldr	r2, [pc, #332]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8000cb8:	6013      	str	r3, [r2, #0]
		if (id == 0x000) {
 8000cba:	4b52      	ldr	r3, [pc, #328]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d14b      	bne.n	8000d5a <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cc8:	484f      	ldr	r0, [pc, #316]	@ (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8000cca:	f001 fd6b 	bl	80027a4 <HAL_GPIO_WritePin>
			if (RxData[0] == 1) {
 8000cce:	7a3b      	ldrb	r3, [r7, #8]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d113      	bne.n	8000cfc <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
				for (i = 0; i <= 7; i++) {
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cd8:	e00c      	b.n	8000cf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
					DualShock_data[0][i] = RxData[i];
 8000cda:	f107 0208 	add.w	r2, r7, #8
 8000cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ce0:	4413      	add	r3, r2
 8000ce2:	7819      	ldrb	r1, [r3, #0]
 8000ce4:	4a49      	ldr	r2, [pc, #292]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ce8:	4413      	add	r3, r2
 8000cea:	460a      	mov	r2, r1
 8000cec:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 8000cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cf6:	2b07      	cmp	r3, #7
 8000cf8:	ddef      	ble.n	8000cda <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
 8000cfa:	e02e      	b.n	8000d5a <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				}
			} else if (RxData[0] == 2) {
 8000cfc:	7a3b      	ldrb	r3, [r7, #8]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d114      	bne.n	8000d2c <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>
				for (i = 0; i <= 7; i++) {
 8000d02:	2300      	movs	r3, #0
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d06:	e00d      	b.n	8000d24 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
					DualShock_data[1][i] = RxData[i];
 8000d08:	f107 0208 	add.w	r2, r7, #8
 8000d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d0e:	4413      	add	r3, r2
 8000d10:	7819      	ldrb	r1, [r3, #0]
 8000d12:	4a3e      	ldr	r2, [pc, #248]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d16:	4413      	add	r3, r2
 8000d18:	3308      	adds	r3, #8
 8000d1a:	460a      	mov	r2, r1
 8000d1c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 8000d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d20:	3301      	adds	r3, #1
 8000d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d26:	2b07      	cmp	r3, #7
 8000d28:	ddee      	ble.n	8000d08 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
 8000d2a:	e016      	b.n	8000d5a <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				}
			} else if (RxData[0] == 3) {
 8000d2c:	7a3b      	ldrb	r3, [r7, #8]
 8000d2e:	2b03      	cmp	r3, #3
 8000d30:	d113      	bne.n	8000d5a <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
				for (i = 0; i <= 7; i++) {
 8000d32:	2300      	movs	r3, #0
 8000d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d36:	e00d      	b.n	8000d54 <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>
					DualShock_data[2][i] = RxData[i];
 8000d38:	f107 0208 	add.w	r2, r7, #8
 8000d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d3e:	4413      	add	r3, r2
 8000d40:	7819      	ldrb	r1, [r3, #0]
 8000d42:	4a32      	ldr	r2, [pc, #200]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d46:	4413      	add	r3, r2
 8000d48:	3310      	adds	r3, #16
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 8000d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d50:	3301      	adds	r3, #1
 8000d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d56:	2b07      	cmp	r3, #7
 8000d58:	ddee      	ble.n	8000d38 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
				}
			}
		}
		if (id == 0x100) {
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d62:	d149      	bne.n	8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d6a:	4827      	ldr	r0, [pc, #156]	@ (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8000d6c:	f001 fd1a 	bl	80027a4 <HAL_GPIO_WritePin>
			if (RxData[0] == 5) {
 8000d70:	7a3b      	ldrb	r3, [r7, #8]
 8000d72:	2b05      	cmp	r3, #5
 8000d74:	d112      	bne.n	8000d9c <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
				for (i = 0; i <= 7; i++) {
 8000d76:	2300      	movs	r3, #0
 8000d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d7a:	e00c      	b.n	8000d96 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
					FilingMechanism_data[0][i] = RxData[i];
 8000d7c:	f107 0208 	add.w	r2, r7, #8
 8000d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d82:	4413      	add	r3, r2
 8000d84:	7819      	ldrb	r1, [r3, #0]
 8000d86:	4a22      	ldr	r2, [pc, #136]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8000d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d8a:	4413      	add	r3, r2
 8000d8c:	460a      	mov	r2, r1
 8000d8e:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 8000d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d92:	3301      	adds	r3, #1
 8000d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d98:	2b07      	cmp	r3, #7
 8000d9a:	ddef      	ble.n	8000d7c <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>
				}
			}
			if (RxData[0] == 6) {
 8000d9c:	7a3b      	ldrb	r3, [r7, #8]
 8000d9e:	2b06      	cmp	r3, #6
 8000da0:	d113      	bne.n	8000dca <HAL_CAN_RxFifo0MsgPendingCallback+0x146>
				for (i = 0; i <= 7; i++) {
 8000da2:	2300      	movs	r3, #0
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000da6:	e00d      	b.n	8000dc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>
					FilingMechanism_data[1][i] = RxData[i];
 8000da8:	f107 0208 	add.w	r2, r7, #8
 8000dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dae:	4413      	add	r3, r2
 8000db0:	7819      	ldrb	r1, [r3, #0]
 8000db2:	4a17      	ldr	r2, [pc, #92]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8000db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000db6:	4413      	add	r3, r2
 8000db8:	3308      	adds	r3, #8
 8000dba:	460a      	mov	r2, r1
 8000dbc:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 8000dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dc6:	2b07      	cmp	r3, #7
 8000dc8:	ddee      	ble.n	8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
				}
			}
			if (RxData[0] == 7) {
 8000dca:	7a3b      	ldrb	r3, [r7, #8]
 8000dcc:	2b07      	cmp	r3, #7
 8000dce:	d113      	bne.n	8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
				for (i = 0; i <= 7; i++) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dd4:	e00d      	b.n	8000df2 <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
					FilingMechanism_data[2][i] = RxData[i];
 8000dd6:	f107 0208 	add.w	r2, r7, #8
 8000dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ddc:	4413      	add	r3, r2
 8000dde:	7819      	ldrb	r1, [r3, #0]
 8000de0:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8000de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000de4:	4413      	add	r3, r2
 8000de6:	3310      	adds	r3, #16
 8000de8:	460a      	mov	r2, r1
 8000dea:	701a      	strb	r2, [r3, #0]
				for (i = 0; i <= 7; i++) {
 8000dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dee:	3301      	adds	r3, #1
 8000df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000df4:	2b07      	cmp	r3, #7
 8000df6:	ddee      	ble.n	8000dd6 <HAL_CAN_RxFifo0MsgPendingCallback+0x152>
				}
			}
		}
	}
}
 8000df8:	bf00      	nop
 8000dfa:	3730      	adds	r7, #48	@ 0x30
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	48000400 	.word	0x48000400
 8000e04:	2000019c 	.word	0x2000019c
 8000e08:	48000800 	.word	0x48000800
 8000e0c:	200001e4 	.word	0x200001e4
 8000e10:	200001fc 	.word	0x200001fc

08000e14 <CAN_TX>:

//can_TX
void CAN_TX(int stm_id, int m1, int direction1, int m2, int direction2,
		int servo_angle) {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08e      	sub	sp, #56	@ 0x38
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
 8000e20:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e28:	481d      	ldr	r0, [pc, #116]	@ (8000ea0 <CAN_TX+0x8c>)
 8000e2a:	f001 fcbb 	bl	80027a4 <HAL_GPIO_WritePin>
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;
	uint8_t TxData[8];
	if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan1)) {
 8000e2e:	481d      	ldr	r0, [pc, #116]	@ (8000ea4 <CAN_TX+0x90>)
 8000e30:	f000 fdf3 	bl	8001a1a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d02e      	beq.n	8000e98 <CAN_TX+0x84>
		TxHeader.StdId = stm_id;                 // CAN ID
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	623b      	str	r3, [r7, #32]
		TxHeader.RTR = CAN_RTR_DATA;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
		TxHeader.IDE = CAN_ID_STD;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62bb      	str	r3, [r7, #40]	@ 0x28
		TxHeader.DLC = 8;
 8000e46:	2308      	movs	r3, #8
 8000e48:	633b      	str	r3, [r7, #48]	@ 0x30
		TxHeader.TransmitGlobalTime = DISABLE;  // ???
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
		TxData[0] = m1;
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	753b      	strb	r3, [r7, #20]
		TxData[1] = direction1;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	757b      	strb	r3, [r7, #21]
		TxData[2] = m2;
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	75bb      	strb	r3, [r7, #22]
		TxData[3] = direction2;
 8000e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	75fb      	strb	r3, [r7, #23]
		TxData[4] = servo_angle;
 8000e68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	763b      	strb	r3, [r7, #24]
		TxData[5] = servo_angle;
 8000e6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	767b      	strb	r3, [r7, #25]
		TxData[6] = 0;
 8000e74:	2300      	movs	r3, #0
 8000e76:	76bb      	strb	r3, [r7, #26]
		TxData[7] = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	76fb      	strb	r3, [r7, #27]
		if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox)
 8000e7c:	f107 031c 	add.w	r3, r7, #28
 8000e80:	f107 0214 	add.w	r2, r7, #20
 8000e84:	f107 0120 	add.w	r1, r7, #32
 8000e88:	4806      	ldr	r0, [pc, #24]	@ (8000ea4 <CAN_TX+0x90>)
 8000e8a:	f000 fcf6 	bl	800187a <HAL_CAN_AddTxMessage>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <CAN_TX+0x84>
				!= HAL_OK) {
			Error_Handler();
 8000e94:	f000 f808 	bl	8000ea8 <Error_Handler>
		}
	}
}
 8000e98:	bf00      	nop
 8000e9a:	3738      	adds	r7, #56	@ 0x38
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	48000800 	.word	0x48000800
 8000ea4:	20000090 	.word	0x20000090

08000ea8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <Error_Handler+0x8>

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	4a08      	ldr	r2, [pc, #32]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000

08000efc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	@ 0x28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a20      	ldr	r2, [pc, #128]	@ (8000f9c <HAL_CAN_MspInit+0xa0>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d139      	bne.n	8000f92 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f1e:	4b20      	ldr	r3, [pc, #128]	@ (8000fa0 <HAL_CAN_MspInit+0xa4>)
 8000f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f22:	4a1f      	ldr	r2, [pc, #124]	@ (8000fa0 <HAL_CAN_MspInit+0xa4>)
 8000f24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f28:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa0 <HAL_CAN_MspInit+0xa4>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f36:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <HAL_CAN_MspInit+0xa4>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	4a19      	ldr	r2, [pc, #100]	@ (8000fa0 <HAL_CAN_MspInit+0xa4>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f42:	4b17      	ldr	r3, [pc, #92]	@ (8000fa0 <HAL_CAN_MspInit+0xa4>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f4e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f60:	2309      	movs	r3, #9
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6e:	f001 fa9f 	bl	80024b0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	2014      	movs	r0, #20
 8000f78:	f001 f9d7 	bl	800232a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000f7c:	2014      	movs	r0, #20
 8000f7e:	f001 f9f0 	bl	8002362 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2015      	movs	r0, #21
 8000f88:	f001 f9cf 	bl	800232a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000f8c:	2015      	movs	r0, #21
 8000f8e:	f001 f9e8 	bl	8002362 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	@ 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40006400 	.word	0x40006400
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b0a2      	sub	sp, #136	@ 0x88
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2260      	movs	r2, #96	@ 0x60
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f004 ff8c 	bl	8005ee2 <memset>
  if(hi2c->Instance==I2C1)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a28      	ldr	r2, [pc, #160]	@ (8001070 <HAL_I2C_MspInit+0xcc>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d149      	bne.n	8001068 <HAL_I2C_MspInit+0xc4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fd4:	2340      	movs	r3, #64	@ 0x40
 8000fd6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f003 f9c3 	bl	800436c <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fec:	f7ff ff5c 	bl	8000ea8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b20      	ldr	r3, [pc, #128]	@ (8001074 <HAL_I2C_MspInit+0xd0>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8001074 <HAL_I2C_MspInit+0xd0>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8001074 <HAL_I2C_MspInit+0xd0>)
 8000ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001008:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800100c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800100e:	2312      	movs	r3, #18
 8001010:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001016:	2303      	movs	r3, #3
 8001018:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800101c:	2304      	movs	r3, #4
 800101e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001022:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001026:	4619      	mov	r1, r3
 8001028:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800102c:	f001 fa40 	bl	80024b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001030:	4b10      	ldr	r3, [pc, #64]	@ (8001074 <HAL_I2C_MspInit+0xd0>)
 8001032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001034:	4a0f      	ldr	r2, [pc, #60]	@ (8001074 <HAL_I2C_MspInit+0xd0>)
 8001036:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800103a:	6593      	str	r3, [r2, #88]	@ 0x58
 800103c:	4b0d      	ldr	r3, [pc, #52]	@ (8001074 <HAL_I2C_MspInit+0xd0>)
 800103e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	2100      	movs	r1, #0
 800104c:	201f      	movs	r0, #31
 800104e:	f001 f96c 	bl	800232a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001052:	201f      	movs	r0, #31
 8001054:	f001 f985 	bl	8002362 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001058:	2200      	movs	r2, #0
 800105a:	2100      	movs	r1, #0
 800105c:	2020      	movs	r0, #32
 800105e:	f001 f964 	bl	800232a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001062:	2020      	movs	r0, #32
 8001064:	f001 f97d 	bl	8002362 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001068:	bf00      	nop
 800106a:	3788      	adds	r7, #136	@ 0x88
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40005400 	.word	0x40005400
 8001074:	40021000 	.word	0x40021000

08001078 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b0a2      	sub	sp, #136	@ 0x88
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	2260      	movs	r2, #96	@ 0x60
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f004 ff22 	bl	8005ee2 <memset>
  if(huart->Instance==USART2)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a24      	ldr	r2, [pc, #144]	@ (8001134 <HAL_UART_MspInit+0xbc>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d140      	bne.n	800112a <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010a8:	2302      	movs	r3, #2
 80010aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4618      	mov	r0, r3
 80010b6:	f003 f959 	bl	800436c <HAL_RCCEx_PeriphCLKConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010c0:	f7ff fef2 	bl	8000ea8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <HAL_UART_MspInit+0xc0>)
 80010c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001138 <HAL_UART_MspInit+0xc0>)
 80010ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80010d0:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <HAL_UART_MspInit+0xc0>)
 80010d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010dc:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <HAL_UART_MspInit+0xc0>)
 80010de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e0:	4a15      	ldr	r2, [pc, #84]	@ (8001138 <HAL_UART_MspInit+0xc0>)
 80010e2:	f043 0301 	orr.w	r3, r3, #1
 80010e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e8:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <HAL_UART_MspInit+0xc0>)
 80010ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010f4:	230c      	movs	r3, #12
 80010f6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f8:	2302      	movs	r3, #2
 80010fa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001100:	2303      	movs	r3, #3
 8001102:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001106:	2307      	movs	r3, #7
 8001108:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001110:	4619      	mov	r1, r3
 8001112:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001116:	f001 f9cb 	bl	80024b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2100      	movs	r1, #0
 800111e:	2026      	movs	r0, #38	@ 0x26
 8001120:	f001 f903 	bl	800232a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001124:	2026      	movs	r0, #38	@ 0x26
 8001126:	f001 f91c 	bl	8002362 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800112a:	bf00      	nop
 800112c:	3788      	adds	r7, #136	@ 0x88
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40004400 	.word	0x40004400
 8001138:	40021000 	.word	0x40021000

0800113c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <NMI_Handler+0x4>

08001144 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <HardFault_Handler+0x4>

0800114c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <MemManage_Handler+0x4>

08001154 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <BusFault_Handler+0x4>

0800115c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <UsageFault_Handler+0x4>

08001164 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001192:	f000 f949 	bl	8001428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <CAN1_RX0_IRQHandler+0x10>)
 80011a2:	f000 fdb7 	bl	8001d14 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000090 	.word	0x20000090

080011b0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80011b4:	4802      	ldr	r0, [pc, #8]	@ (80011c0 <CAN1_RX1_IRQHandler+0x10>)
 80011b6:	f000 fdad 	bl	8001d14 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000090 	.word	0x20000090

080011c4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80011c8:	4802      	ldr	r0, [pc, #8]	@ (80011d4 <I2C1_EV_IRQHandler+0x10>)
 80011ca:	f001 fb9e 	bl	800290a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	200000b8 	.word	0x200000b8

080011d8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80011dc:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <I2C1_ER_IRQHandler+0x10>)
 80011de:	f001 fbae 	bl	800293e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200000b8 	.word	0x200000b8

080011ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80011f0:	4802      	ldr	r0, [pc, #8]	@ (80011fc <USART2_IRQHandler+0x10>)
 80011f2:	f003 fccf 	bl	8004b94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	2000010c 	.word	0x2000010c

08001200 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	e00a      	b.n	8001228 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001212:	f3af 8000 	nop.w
 8001216:	4601      	mov	r1, r0
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	1c5a      	adds	r2, r3, #1
 800121c:	60ba      	str	r2, [r7, #8]
 800121e:	b2ca      	uxtb	r2, r1
 8001220:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	3301      	adds	r3, #1
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	429a      	cmp	r2, r3
 800122e:	dbf0      	blt.n	8001212 <_read+0x12>
  }

  return len;
 8001230:	687b      	ldr	r3, [r7, #4]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <_close>:
  }
  return len;
}

int _close(int file)
{
 800123a:	b480      	push	{r7}
 800123c:	b083      	sub	sp, #12
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001246:	4618      	mov	r0, r3
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001262:	605a      	str	r2, [r3, #4]
  return 0;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8001272:	b480      	push	{r7}
 8001274:	b085      	sub	sp, #20
 8001276:	af00      	add	r7, sp, #0
 8001278:	60f8      	str	r0, [r7, #12]
 800127a:	60b9      	str	r1, [r7, #8]
 800127c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001294:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <_sbrk+0x5c>)
 8001296:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <_sbrk+0x60>)
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012a0:	4b13      	ldr	r3, [pc, #76]	@ (80012f0 <_sbrk+0x64>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d102      	bne.n	80012ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <_sbrk+0x64>)
 80012aa:	4a12      	ldr	r2, [pc, #72]	@ (80012f4 <_sbrk+0x68>)
 80012ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ae:	4b10      	ldr	r3, [pc, #64]	@ (80012f0 <_sbrk+0x64>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d207      	bcs.n	80012cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012bc:	f004 fe60 	bl	8005f80 <__errno>
 80012c0:	4603      	mov	r3, r0
 80012c2:	220c      	movs	r2, #12
 80012c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012c6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ca:	e009      	b.n	80012e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <_sbrk+0x64>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012d2:	4b07      	ldr	r3, [pc, #28]	@ (80012f0 <_sbrk+0x64>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	4a05      	ldr	r2, [pc, #20]	@ (80012f0 <_sbrk+0x64>)
 80012dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012de:	68fb      	ldr	r3, [r7, #12]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20010000 	.word	0x20010000
 80012ec:	00000400 	.word	0x00000400
 80012f0:	20000214 	.word	0x20000214
 80012f4:	20000368 	.word	0x20000368

080012f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <SystemInit+0x20>)
 80012fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001302:	4a05      	ldr	r2, [pc, #20]	@ (8001318 <SystemInit+0x20>)
 8001304:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001308:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800131c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001354 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001320:	f7ff ffea 	bl	80012f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001324:	480c      	ldr	r0, [pc, #48]	@ (8001358 <LoopForever+0x6>)
  ldr r1, =_edata
 8001326:	490d      	ldr	r1, [pc, #52]	@ (800135c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001328:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <LoopForever+0xe>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800132c:	e002      	b.n	8001334 <LoopCopyDataInit>

0800132e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001332:	3304      	adds	r3, #4

08001334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001338:	d3f9      	bcc.n	800132e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133a:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <LoopForever+0x12>)
  ldr r4, =_ebss
 800133c:	4c0a      	ldr	r4, [pc, #40]	@ (8001368 <LoopForever+0x16>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001340:	e001      	b.n	8001346 <LoopFillZerobss>

08001342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001344:	3204      	adds	r2, #4

08001346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001348:	d3fb      	bcc.n	8001342 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800134a:	f004 fe1f 	bl	8005f8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800134e:	f7ff f8e5 	bl	800051c <main>

08001352 <LoopForever>:

LoopForever:
    b LoopForever
 8001352:	e7fe      	b.n	8001352 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001354:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800135c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001360:	08006434 	.word	0x08006434
  ldr r2, =_sbss
 8001364:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001368:	20000368 	.word	0x20000368

0800136c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800136c:	e7fe      	b.n	800136c <ADC1_IRQHandler>
	...

08001370 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001376:	2300      	movs	r3, #0
 8001378:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800137a:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <HAL_Init+0x3c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <HAL_Init+0x3c>)
 8001380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001384:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001386:	2003      	movs	r0, #3
 8001388:	f000 ffc4 	bl	8002314 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800138c:	2000      	movs	r0, #0
 800138e:	f000 f80f 	bl	80013b0 <HAL_InitTick>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d002      	beq.n	800139e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	71fb      	strb	r3, [r7, #7]
 800139c:	e001      	b.n	80013a2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800139e:	f7ff fd89 	bl	8000eb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013a2:	79fb      	ldrb	r3, [r7, #7]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40022000 	.word	0x40022000

080013b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013bc:	4b17      	ldr	r3, [pc, #92]	@ (800141c <HAL_InitTick+0x6c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d023      	beq.n	800140c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013c4:	4b16      	ldr	r3, [pc, #88]	@ (8001420 <HAL_InitTick+0x70>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <HAL_InitTick+0x6c>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 ffcf 	bl	800237e <HAL_SYSTICK_Config>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d10f      	bne.n	8001406 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b0f      	cmp	r3, #15
 80013ea:	d809      	bhi.n	8001400 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ec:	2200      	movs	r2, #0
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	f04f 30ff 	mov.w	r0, #4294967295
 80013f4:	f000 ff99 	bl	800232a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <HAL_InitTick+0x74>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	e007      	b.n	8001410 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	73fb      	strb	r3, [r7, #15]
 8001404:	e004      	b.n	8001410 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	73fb      	strb	r3, [r7, #15]
 800140a:	e001      	b.n	8001410 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001410:	7bfb      	ldrb	r3, [r7, #15]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000014 	.word	0x20000014
 8001420:	2000000c 	.word	0x2000000c
 8001424:	20000010 	.word	0x20000010

08001428 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800142c:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <HAL_IncTick+0x20>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	461a      	mov	r2, r3
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_IncTick+0x24>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4413      	add	r3, r2
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <HAL_IncTick+0x24>)
 800143a:	6013      	str	r3, [r2, #0]
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	20000014 	.word	0x20000014
 800144c:	20000218 	.word	0x20000218

08001450 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return uwTick;
 8001454:	4b03      	ldr	r3, [pc, #12]	@ (8001464 <HAL_GetTick+0x14>)
 8001456:	681b      	ldr	r3, [r3, #0]
}
 8001458:	4618      	mov	r0, r3
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	20000218 	.word	0x20000218

08001468 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d101      	bne.n	800147a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e0ed      	b.n	8001656 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	2b00      	cmp	r3, #0
 8001484:	d102      	bne.n	800148c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff fd38 	bl	8000efc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f042 0201 	orr.w	r2, r2, #1
 800149a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800149c:	f7ff ffd8 	bl	8001450 <HAL_GetTick>
 80014a0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014a2:	e012      	b.n	80014ca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014a4:	f7ff ffd4 	bl	8001450 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b0a      	cmp	r3, #10
 80014b0:	d90b      	bls.n	80014ca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2205      	movs	r2, #5
 80014c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e0c5      	b.n	8001656 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0e5      	beq.n	80014a4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f022 0202 	bic.w	r2, r2, #2
 80014e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014e8:	f7ff ffb2 	bl	8001450 <HAL_GetTick>
 80014ec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014ee:	e012      	b.n	8001516 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f0:	f7ff ffae 	bl	8001450 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b0a      	cmp	r3, #10
 80014fc:	d90b      	bls.n	8001516 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001502:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2205      	movs	r2, #5
 800150e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e09f      	b.n	8001656 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1e5      	bne.n	80014f0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	7e1b      	ldrb	r3, [r3, #24]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d108      	bne.n	800153e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	e007      	b.n	800154e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800154c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7e5b      	ldrb	r3, [r3, #25]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d108      	bne.n	8001568 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	e007      	b.n	8001578 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001576:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	7e9b      	ldrb	r3, [r3, #26]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d108      	bne.n	8001592 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f042 0220 	orr.w	r2, r2, #32
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	e007      	b.n	80015a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f022 0220 	bic.w	r2, r2, #32
 80015a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	7edb      	ldrb	r3, [r3, #27]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d108      	bne.n	80015bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f022 0210 	bic.w	r2, r2, #16
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	e007      	b.n	80015cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0210 	orr.w	r2, r2, #16
 80015ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	7f1b      	ldrb	r3, [r3, #28]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d108      	bne.n	80015e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f042 0208 	orr.w	r2, r2, #8
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	e007      	b.n	80015f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f022 0208 	bic.w	r2, r2, #8
 80015f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	7f5b      	ldrb	r3, [r3, #29]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d108      	bne.n	8001610 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f042 0204 	orr.w	r2, r2, #4
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	e007      	b.n	8001620 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f022 0204 	bic.w	r2, r2, #4
 800161e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689a      	ldr	r2, [r3, #8]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	431a      	orrs	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	ea42 0103 	orr.w	r1, r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	1e5a      	subs	r2, r3, #1
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2201      	movs	r2, #1
 8001650:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800165e:	b480      	push	{r7}
 8001660:	b087      	sub	sp, #28
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001674:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001676:	7cfb      	ldrb	r3, [r7, #19]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d003      	beq.n	8001684 <HAL_CAN_ConfigFilter+0x26>
 800167c:	7cfb      	ldrb	r3, [r7, #19]
 800167e:	2b02      	cmp	r3, #2
 8001680:	f040 80aa 	bne.w	80017d8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800168a:	f043 0201 	orr.w	r2, r3, #1
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	f003 031f 	and.w	r3, r3, #31
 800169c:	2201      	movs	r2, #1
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	43db      	mvns	r3, r3
 80016ae:	401a      	ands	r2, r3
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d123      	bne.n	8001706 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	43db      	mvns	r3, r3
 80016c8:	401a      	ands	r2, r3
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80016e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3248      	adds	r2, #72	@ 0x48
 80016e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016fc:	6979      	ldr	r1, [r7, #20]
 80016fe:	3348      	adds	r3, #72	@ 0x48
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	440b      	add	r3, r1
 8001704:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d122      	bne.n	8001754 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	431a      	orrs	r2, r3
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800172e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	3248      	adds	r2, #72	@ 0x48
 8001734:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001748:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800174a:	6979      	ldr	r1, [r7, #20]
 800174c:	3348      	adds	r3, #72	@ 0x48
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	440b      	add	r3, r1
 8001752:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d109      	bne.n	8001770 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	43db      	mvns	r3, r3
 8001766:	401a      	ands	r2, r3
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800176e:	e007      	b.n	8001780 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	431a      	orrs	r2, r3
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d109      	bne.n	800179c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	43db      	mvns	r3, r3
 8001792:	401a      	ands	r2, r3
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800179a:	e007      	b.n	80017ac <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d107      	bne.n	80017c4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	431a      	orrs	r2, r3
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80017ca:	f023 0201 	bic.w	r2, r3, #1
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80017d4:	2300      	movs	r3, #0
 80017d6:	e006      	b.n	80017e6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
  }
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	371c      	adds	r7, #28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b084      	sub	sp, #16
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b01      	cmp	r3, #1
 8001804:	d12e      	bne.n	8001864 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2202      	movs	r2, #2
 800180a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 0201 	bic.w	r2, r2, #1
 800181c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800181e:	f7ff fe17 	bl	8001450 <HAL_GetTick>
 8001822:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001824:	e012      	b.n	800184c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001826:	f7ff fe13 	bl	8001450 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b0a      	cmp	r3, #10
 8001832:	d90b      	bls.n	800184c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001838:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2205      	movs	r2, #5
 8001844:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e012      	b.n	8001872 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1e5      	bne.n	8001826 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001860:	2300      	movs	r3, #0
 8001862:	e006      	b.n	8001872 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001868:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
  }
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800187a:	b480      	push	{r7}
 800187c:	b089      	sub	sp, #36	@ 0x24
 800187e:	af00      	add	r7, sp, #0
 8001880:	60f8      	str	r0, [r7, #12]
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	607a      	str	r2, [r7, #4]
 8001886:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800188e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001898:	7ffb      	ldrb	r3, [r7, #31]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d003      	beq.n	80018a6 <HAL_CAN_AddTxMessage+0x2c>
 800189e:	7ffb      	ldrb	r3, [r7, #31]
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	f040 80ad 	bne.w	8001a00 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10a      	bne.n	80018c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d105      	bne.n	80018c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 8095 	beq.w	80019f0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	0e1b      	lsrs	r3, r3, #24
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80018d0:	2201      	movs	r2, #1
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	409a      	lsls	r2, r3
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10d      	bne.n	80018fe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80018ec:	68f9      	ldr	r1, [r7, #12]
 80018ee:	6809      	ldr	r1, [r1, #0]
 80018f0:	431a      	orrs	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	3318      	adds	r3, #24
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	440b      	add	r3, r1
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	e00f      	b.n	800191e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001908:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800190e:	68f9      	ldr	r1, [r7, #12]
 8001910:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001912:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	3318      	adds	r3, #24
 8001918:	011b      	lsls	r3, r3, #4
 800191a:	440b      	add	r3, r1
 800191c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6819      	ldr	r1, [r3, #0]
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	691a      	ldr	r2, [r3, #16]
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	3318      	adds	r3, #24
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	440b      	add	r3, r1
 800192e:	3304      	adds	r3, #4
 8001930:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	7d1b      	ldrb	r3, [r3, #20]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d111      	bne.n	800195e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	3318      	adds	r3, #24
 8001942:	011b      	lsls	r3, r3, #4
 8001944:	4413      	add	r3, r2
 8001946:	3304      	adds	r3, #4
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	6811      	ldr	r1, [r2, #0]
 800194e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3318      	adds	r3, #24
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	440b      	add	r3, r1
 800195a:	3304      	adds	r3, #4
 800195c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3307      	adds	r3, #7
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	061a      	lsls	r2, r3, #24
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3306      	adds	r3, #6
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	041b      	lsls	r3, r3, #16
 800196e:	431a      	orrs	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3305      	adds	r3, #5
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	4313      	orrs	r3, r2
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	3204      	adds	r2, #4
 800197e:	7812      	ldrb	r2, [r2, #0]
 8001980:	4610      	mov	r0, r2
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	6811      	ldr	r1, [r2, #0]
 8001986:	ea43 0200 	orr.w	r2, r3, r0
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	011b      	lsls	r3, r3, #4
 800198e:	440b      	add	r3, r1
 8001990:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001994:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3303      	adds	r3, #3
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	061a      	lsls	r2, r3, #24
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3302      	adds	r3, #2
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	041b      	lsls	r3, r3, #16
 80019a6:	431a      	orrs	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3301      	adds	r3, #1
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	4313      	orrs	r3, r2
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	7812      	ldrb	r2, [r2, #0]
 80019b6:	4610      	mov	r0, r2
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	6811      	ldr	r1, [r2, #0]
 80019bc:	ea43 0200 	orr.w	r2, r3, r0
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	440b      	add	r3, r1
 80019c6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80019ca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3318      	adds	r3, #24
 80019d4:	011b      	lsls	r3, r3, #4
 80019d6:	4413      	add	r3, r2
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	6811      	ldr	r1, [r2, #0]
 80019de:	f043 0201 	orr.w	r2, r3, #1
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3318      	adds	r3, #24
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	440b      	add	r3, r1
 80019ea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80019ec:	2300      	movs	r3, #0
 80019ee:	e00e      	b.n	8001a0e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e006      	b.n	8001a0e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a04:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
  }
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	@ 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b085      	sub	sp, #20
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a2c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001a2e:	7afb      	ldrb	r3, [r7, #11]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d002      	beq.n	8001a3a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001a34:	7afb      	ldrb	r3, [r7, #11]
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d11d      	bne.n	8001a76 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d002      	beq.n	8001a4e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	3301      	adds	r3, #1
 8001a74:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001a76:	68fb      	ldr	r3, [r7, #12]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001a84:	b480      	push	{r7}
 8001a86:	b087      	sub	sp, #28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
 8001a90:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a98:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d003      	beq.n	8001aa8 <HAL_CAN_GetRxMessage+0x24>
 8001aa0:	7dfb      	ldrb	r3, [r7, #23]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	f040 8103 	bne.w	8001cae <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d10e      	bne.n	8001acc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d116      	bne.n	8001aea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e0f7      	b.n	8001cbc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d107      	bne.n	8001aea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ade:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e0e8      	b.n	8001cbc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	331b      	adds	r3, #27
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	4413      	add	r3, r2
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0204 	and.w	r2, r3, #4
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d10c      	bne.n	8001b22 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	331b      	adds	r3, #27
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	4413      	add	r3, r2
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	0d5b      	lsrs	r3, r3, #21
 8001b18:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	e00b      	b.n	8001b3a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	331b      	adds	r3, #27
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	4413      	add	r3, r2
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	08db      	lsrs	r3, r3, #3
 8001b32:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	331b      	adds	r3, #27
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	4413      	add	r3, r2
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0202 	and.w	r2, r3, #2
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	331b      	adds	r3, #27
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2208      	movs	r2, #8
 8001b6c:	611a      	str	r2, [r3, #16]
 8001b6e:	e00b      	b.n	8001b88 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	331b      	adds	r3, #27
 8001b78:	011b      	lsls	r3, r3, #4
 8001b7a:	4413      	add	r3, r2
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 020f 	and.w	r2, r3, #15
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	331b      	adds	r3, #27
 8001b90:	011b      	lsls	r3, r3, #4
 8001b92:	4413      	add	r3, r2
 8001b94:	3304      	adds	r3, #4
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	0a1b      	lsrs	r3, r3, #8
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	331b      	adds	r3, #27
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	4413      	add	r3, r2
 8001bac:	3304      	adds	r3, #4
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	0c1b      	lsrs	r3, r3, #16
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	4413      	add	r3, r2
 8001bc2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	011b      	lsls	r3, r3, #4
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	0a1a      	lsrs	r2, r3, #8
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	3301      	adds	r3, #1
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	011b      	lsls	r3, r3, #4
 8001bf0:	4413      	add	r3, r2
 8001bf2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	0c1a      	lsrs	r2, r3, #16
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	3302      	adds	r3, #2
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	011b      	lsls	r3, r3, #4
 8001c0a:	4413      	add	r3, r2
 8001c0c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	0e1a      	lsrs	r2, r3, #24
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	3303      	adds	r3, #3
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	011b      	lsls	r3, r3, #4
 8001c24:	4413      	add	r3, r2
 8001c26:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	3304      	adds	r3, #4
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	4413      	add	r3, r2
 8001c3e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	0a1a      	lsrs	r2, r3, #8
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	3305      	adds	r3, #5
 8001c4a:	b2d2      	uxtb	r2, r2
 8001c4c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	011b      	lsls	r3, r3, #4
 8001c56:	4413      	add	r3, r2
 8001c58:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	0c1a      	lsrs	r2, r3, #16
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	3306      	adds	r3, #6
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	011b      	lsls	r3, r3, #4
 8001c70:	4413      	add	r3, r2
 8001c72:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	0e1a      	lsrs	r2, r3, #24
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	3307      	adds	r3, #7
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d108      	bne.n	8001c9a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0220 	orr.w	r2, r2, #32
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	e007      	b.n	8001caa <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	691a      	ldr	r2, [r3, #16]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f042 0220 	orr.w	r2, r2, #32
 8001ca8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e006      	b.n	8001cbc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
  }
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	371c      	adds	r7, #28
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cd8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d002      	beq.n	8001ce6 <HAL_CAN_ActivateNotification+0x1e>
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d109      	bne.n	8001cfa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	6959      	ldr	r1, [r3, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e006      	b.n	8001d08 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
  }
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	@ 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001d50:	6a3b      	ldr	r3, [r7, #32]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d07c      	beq.n	8001e54 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d023      	beq.n	8001dac <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f983 	bl	8002082 <HAL_CAN_TxMailbox0CompleteCallback>
 8001d7c:	e016      	b.n	8001dac <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d004      	beq.n	8001d92 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d90:	e00c      	b.n	8001dac <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d004      	beq.n	8001da6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001da2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001da4:	e002      	b.n	8001dac <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f989 	bl	80020be <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d024      	beq.n	8001e00 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dbe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f963 	bl	8002096 <HAL_CAN_TxMailbox1CompleteCallback>
 8001dd0:	e016      	b.n	8001e00 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d004      	beq.n	8001de6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001de4:	e00c      	b.n	8001e00 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d004      	beq.n	8001dfa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001df8:	e002      	b.n	8001e00 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f969 	bl	80020d2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d024      	beq.n	8001e54 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001e12:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f943 	bl	80020aa <HAL_CAN_TxMailbox2CompleteCallback>
 8001e24:	e016      	b.n	8001e54 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d004      	beq.n	8001e3a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e38:	e00c      	b.n	8001e54 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d004      	beq.n	8001e4e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4c:	e002      	b.n	8001e54 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f949 	bl	80020e6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001e54:	6a3b      	ldr	r3, [r7, #32]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00c      	beq.n	8001e78 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f003 0310 	and.w	r3, r3, #16
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d007      	beq.n	8001e78 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e6e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2210      	movs	r2, #16
 8001e76:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	f003 0304 	and.w	r3, r3, #4
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00b      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d006      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2208      	movs	r2, #8
 8001e92:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f930 	bl	80020fa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d009      	beq.n	8001eb8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7fe fee6 	bl	8000c84 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001eb8:	6a3b      	ldr	r3, [r7, #32]
 8001eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00c      	beq.n	8001edc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	f003 0310 	and.w	r3, r3, #16
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d007      	beq.n	8001edc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ece:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ed2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2210      	movs	r2, #16
 8001eda:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001edc:	6a3b      	ldr	r3, [r7, #32]
 8001ede:	f003 0320 	and.w	r3, r3, #32
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00b      	beq.n	8001efe <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	f003 0308 	and.w	r3, r3, #8
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d006      	beq.n	8001efe <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2208      	movs	r2, #8
 8001ef6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f912 	bl	8002122 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001efe:	6a3b      	ldr	r3, [r7, #32]
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d009      	beq.n	8001f1c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f8f9 	bl	800210e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
 8001f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00b      	beq.n	8001f3e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	f003 0310 	and.w	r3, r3, #16
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2210      	movs	r2, #16
 8001f36:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f8fc 	bl	8002136 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d00b      	beq.n	8001f60 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d006      	beq.n	8001f60 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2208      	movs	r2, #8
 8001f58:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f8f5 	bl	800214a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001f60:	6a3b      	ldr	r3, [r7, #32]
 8001f62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d07b      	beq.n	8002062 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d072      	beq.n	800205a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d008      	beq.n	8001f90 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d003      	beq.n	8001f90 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f90:	6a3b      	ldr	r3, [r7, #32]
 8001f92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d008      	beq.n	8001fac <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d003      	beq.n	8001fac <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	f043 0302 	orr.w	r3, r3, #2
 8001faa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001fac:	6a3b      	ldr	r3, [r7, #32]
 8001fae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d008      	beq.n	8001fc8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d003      	beq.n	8001fc8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d043      	beq.n	800205a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d03e      	beq.n	800205a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fe2:	2b60      	cmp	r3, #96	@ 0x60
 8001fe4:	d02b      	beq.n	800203e <HAL_CAN_IRQHandler+0x32a>
 8001fe6:	2b60      	cmp	r3, #96	@ 0x60
 8001fe8:	d82e      	bhi.n	8002048 <HAL_CAN_IRQHandler+0x334>
 8001fea:	2b50      	cmp	r3, #80	@ 0x50
 8001fec:	d022      	beq.n	8002034 <HAL_CAN_IRQHandler+0x320>
 8001fee:	2b50      	cmp	r3, #80	@ 0x50
 8001ff0:	d82a      	bhi.n	8002048 <HAL_CAN_IRQHandler+0x334>
 8001ff2:	2b40      	cmp	r3, #64	@ 0x40
 8001ff4:	d019      	beq.n	800202a <HAL_CAN_IRQHandler+0x316>
 8001ff6:	2b40      	cmp	r3, #64	@ 0x40
 8001ff8:	d826      	bhi.n	8002048 <HAL_CAN_IRQHandler+0x334>
 8001ffa:	2b30      	cmp	r3, #48	@ 0x30
 8001ffc:	d010      	beq.n	8002020 <HAL_CAN_IRQHandler+0x30c>
 8001ffe:	2b30      	cmp	r3, #48	@ 0x30
 8002000:	d822      	bhi.n	8002048 <HAL_CAN_IRQHandler+0x334>
 8002002:	2b10      	cmp	r3, #16
 8002004:	d002      	beq.n	800200c <HAL_CAN_IRQHandler+0x2f8>
 8002006:	2b20      	cmp	r3, #32
 8002008:	d005      	beq.n	8002016 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800200a:	e01d      	b.n	8002048 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800200c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200e:	f043 0308 	orr.w	r3, r3, #8
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002014:	e019      	b.n	800204a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002018:	f043 0310 	orr.w	r3, r3, #16
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800201e:	e014      	b.n	800204a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	f043 0320 	orr.w	r3, r3, #32
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002028:	e00f      	b.n	800204a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002032:	e00a      	b.n	800204a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800203c:	e005      	b.n	800204a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002046:	e000      	b.n	800204a <HAL_CAN_IRQHandler+0x336>
            break;
 8002048:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	699a      	ldr	r2, [r3, #24]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002058:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2204      	movs	r2, #4
 8002060:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002064:	2b00      	cmp	r3, #0
 8002066:	d008      	beq.n	800207a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f000 f872 	bl	800215e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800207a:	bf00      	nop
 800207c:	3728      	adds	r7, #40	@ 0x28
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002166:	bf00      	nop
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002184:	4b0c      	ldr	r3, [pc, #48]	@ (80021b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218a:	68ba      	ldr	r2, [r7, #8]
 800218c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002190:	4013      	ands	r3, r2
 8002192:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800219c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021a6:	4a04      	ldr	r2, [pc, #16]	@ (80021b8 <__NVIC_SetPriorityGrouping+0x44>)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	60d3      	str	r3, [r2, #12]
}
 80021ac:	bf00      	nop
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c0:	4b04      	ldr	r3, [pc, #16]	@ (80021d4 <__NVIC_GetPriorityGrouping+0x18>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	0a1b      	lsrs	r3, r3, #8
 80021c6:	f003 0307 	and.w	r3, r3, #7
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	db0b      	blt.n	8002202 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	f003 021f 	and.w	r2, r3, #31
 80021f0:	4907      	ldr	r1, [pc, #28]	@ (8002210 <__NVIC_EnableIRQ+0x38>)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	095b      	lsrs	r3, r3, #5
 80021f8:	2001      	movs	r0, #1
 80021fa:	fa00 f202 	lsl.w	r2, r0, r2
 80021fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	e000e100 	.word	0xe000e100

08002214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	6039      	str	r1, [r7, #0]
 800221e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db0a      	blt.n	800223e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	b2da      	uxtb	r2, r3
 800222c:	490c      	ldr	r1, [pc, #48]	@ (8002260 <__NVIC_SetPriority+0x4c>)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	0112      	lsls	r2, r2, #4
 8002234:	b2d2      	uxtb	r2, r2
 8002236:	440b      	add	r3, r1
 8002238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800223c:	e00a      	b.n	8002254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	b2da      	uxtb	r2, r3
 8002242:	4908      	ldr	r1, [pc, #32]	@ (8002264 <__NVIC_SetPriority+0x50>)
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	3b04      	subs	r3, #4
 800224c:	0112      	lsls	r2, r2, #4
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	440b      	add	r3, r1
 8002252:	761a      	strb	r2, [r3, #24]
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000e100 	.word	0xe000e100
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002268:	b480      	push	{r7}
 800226a:	b089      	sub	sp, #36	@ 0x24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	f1c3 0307 	rsb	r3, r3, #7
 8002282:	2b04      	cmp	r3, #4
 8002284:	bf28      	it	cs
 8002286:	2304      	movcs	r3, #4
 8002288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3304      	adds	r3, #4
 800228e:	2b06      	cmp	r3, #6
 8002290:	d902      	bls.n	8002298 <NVIC_EncodePriority+0x30>
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3b03      	subs	r3, #3
 8002296:	e000      	b.n	800229a <NVIC_EncodePriority+0x32>
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800229c:	f04f 32ff 	mov.w	r2, #4294967295
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43da      	mvns	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	401a      	ands	r2, r3
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022b0:	f04f 31ff 	mov.w	r1, #4294967295
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ba:	43d9      	mvns	r1, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c0:	4313      	orrs	r3, r2
         );
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3724      	adds	r7, #36	@ 0x24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
	...

080022d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3b01      	subs	r3, #1
 80022dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022e0:	d301      	bcc.n	80022e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00f      	b.n	8002306 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <SysTick_Config+0x40>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ee:	210f      	movs	r1, #15
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f7ff ff8e 	bl	8002214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f8:	4b05      	ldr	r3, [pc, #20]	@ (8002310 <SysTick_Config+0x40>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022fe:	4b04      	ldr	r3, [pc, #16]	@ (8002310 <SysTick_Config+0x40>)
 8002300:	2207      	movs	r2, #7
 8002302:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	e000e010 	.word	0xe000e010

08002314 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f7ff ff29 	bl	8002174 <__NVIC_SetPriorityGrouping>
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b086      	sub	sp, #24
 800232e:	af00      	add	r7, sp, #0
 8002330:	4603      	mov	r3, r0
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	607a      	str	r2, [r7, #4]
 8002336:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800233c:	f7ff ff3e 	bl	80021bc <__NVIC_GetPriorityGrouping>
 8002340:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68b9      	ldr	r1, [r7, #8]
 8002346:	6978      	ldr	r0, [r7, #20]
 8002348:	f7ff ff8e 	bl	8002268 <NVIC_EncodePriority>
 800234c:	4602      	mov	r2, r0
 800234e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff5d 	bl	8002214 <__NVIC_SetPriority>
}
 800235a:	bf00      	nop
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff31 	bl	80021d8 <__NVIC_EnableIRQ>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f7ff ffa2 	bl	80022d0 <SysTick_Config>
 800238c:	4603      	mov	r3, r0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002396:	b480      	push	{r7}
 8002398:	b085      	sub	sp, #20
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800239e:	2300      	movs	r3, #0
 80023a0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d008      	beq.n	80023c0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2204      	movs	r2, #4
 80023b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e022      	b.n	8002406 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 020e 	bic.w	r2, r2, #14
 80023ce:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 0201 	bic.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e4:	f003 021c 	and.w	r2, r3, #28
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ec:	2101      	movs	r1, #1
 80023ee:	fa01 f202 	lsl.w	r2, r1, r2
 80023f2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002404:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002406:	4618      	mov	r0, r3
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d005      	beq.n	8002436 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2204      	movs	r2, #4
 800242e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
 8002434:	e029      	b.n	800248a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 020e 	bic.w	r2, r2, #14
 8002444:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 0201 	bic.w	r2, r2, #1
 8002454:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245a:	f003 021c 	and.w	r2, r3, #28
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	2101      	movs	r1, #1
 8002464:	fa01 f202 	lsl.w	r2, r1, r2
 8002468:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2201      	movs	r2, #1
 800246e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	4798      	blx	r3
    }
  }
  return status;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80024a2:	b2db      	uxtb	r3, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b087      	sub	sp, #28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024be:	e154      	b.n	800276a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	2101      	movs	r1, #1
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	4013      	ands	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 8146 	beq.w	8002764 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 0303 	and.w	r3, r3, #3
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d005      	beq.n	80024f0 <HAL_GPIO_Init+0x40>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d130      	bne.n	8002552 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002526:	2201      	movs	r2, #1
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 0201 	and.w	r2, r3, #1
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b03      	cmp	r3, #3
 800255c:	d017      	beq.n	800258e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	2203      	movs	r2, #3
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43db      	mvns	r3, r3
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4013      	ands	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d123      	bne.n	80025e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	08da      	lsrs	r2, r3, #3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3208      	adds	r2, #8
 80025a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	220f      	movs	r2, #15
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	691a      	ldr	r2, [r3, #16]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	08da      	lsrs	r2, r3, #3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3208      	adds	r2, #8
 80025dc:	6939      	ldr	r1, [r7, #16]
 80025de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	2203      	movs	r2, #3
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4013      	ands	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 0203 	and.w	r2, r3, #3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	4313      	orrs	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 80a0 	beq.w	8002764 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002624:	4b58      	ldr	r3, [pc, #352]	@ (8002788 <HAL_GPIO_Init+0x2d8>)
 8002626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002628:	4a57      	ldr	r2, [pc, #348]	@ (8002788 <HAL_GPIO_Init+0x2d8>)
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002630:	4b55      	ldr	r3, [pc, #340]	@ (8002788 <HAL_GPIO_Init+0x2d8>)
 8002632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800263c:	4a53      	ldr	r2, [pc, #332]	@ (800278c <HAL_GPIO_Init+0x2dc>)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	3302      	adds	r3, #2
 8002644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002648:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	220f      	movs	r2, #15
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002666:	d019      	beq.n	800269c <HAL_GPIO_Init+0x1ec>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a49      	ldr	r2, [pc, #292]	@ (8002790 <HAL_GPIO_Init+0x2e0>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d013      	beq.n	8002698 <HAL_GPIO_Init+0x1e8>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a48      	ldr	r2, [pc, #288]	@ (8002794 <HAL_GPIO_Init+0x2e4>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00d      	beq.n	8002694 <HAL_GPIO_Init+0x1e4>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a47      	ldr	r2, [pc, #284]	@ (8002798 <HAL_GPIO_Init+0x2e8>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d007      	beq.n	8002690 <HAL_GPIO_Init+0x1e0>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a46      	ldr	r2, [pc, #280]	@ (800279c <HAL_GPIO_Init+0x2ec>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d101      	bne.n	800268c <HAL_GPIO_Init+0x1dc>
 8002688:	2304      	movs	r3, #4
 800268a:	e008      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 800268c:	2307      	movs	r3, #7
 800268e:	e006      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 8002690:	2303      	movs	r3, #3
 8002692:	e004      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 8002694:	2302      	movs	r3, #2
 8002696:	e002      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <HAL_GPIO_Init+0x1ee>
 800269c:	2300      	movs	r3, #0
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	f002 0203 	and.w	r2, r2, #3
 80026a4:	0092      	lsls	r2, r2, #2
 80026a6:	4093      	lsls	r3, r2
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026ae:	4937      	ldr	r1, [pc, #220]	@ (800278c <HAL_GPIO_Init+0x2dc>)
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	089b      	lsrs	r3, r3, #2
 80026b4:	3302      	adds	r3, #2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026bc:	4b38      	ldr	r3, [pc, #224]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026e0:	4a2f      	ldr	r2, [pc, #188]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026e6:	4b2e      	ldr	r3, [pc, #184]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800270a:	4a25      	ldr	r2, [pc, #148]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002710:	4b23      	ldr	r3, [pc, #140]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	43db      	mvns	r3, r3
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	4313      	orrs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002734:	4a1a      	ldr	r2, [pc, #104]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800273a:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	43db      	mvns	r3, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4013      	ands	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4313      	orrs	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800275e:	4a10      	ldr	r2, [pc, #64]	@ (80027a0 <HAL_GPIO_Init+0x2f0>)
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	3301      	adds	r3, #1
 8002768:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
 8002774:	2b00      	cmp	r3, #0
 8002776:	f47f aea3 	bne.w	80024c0 <HAL_GPIO_Init+0x10>
  }
}
 800277a:	bf00      	nop
 800277c:	bf00      	nop
 800277e:	371c      	adds	r7, #28
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	40021000 	.word	0x40021000
 800278c:	40010000 	.word	0x40010000
 8002790:	48000400 	.word	0x48000400
 8002794:	48000800 	.word	0x48000800
 8002798:	48000c00 	.word	0x48000c00
 800279c:	48001000 	.word	0x48001000
 80027a0:	40010400 	.word	0x40010400

080027a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	807b      	strh	r3, [r7, #2]
 80027b0:	4613      	mov	r3, r2
 80027b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027b4:	787b      	ldrb	r3, [r7, #1]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027ba:	887a      	ldrh	r2, [r7, #2]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027c0:	e002      	b.n	80027c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027c2:	887a      	ldrh	r2, [r7, #2]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e08d      	b.n	8002902 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d106      	bne.n	8002800 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7fe fbd2 	bl	8000fa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2224      	movs	r2, #36	@ 0x24
 8002804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002824:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002834:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d107      	bne.n	800284e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	e006      	b.n	800285c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800285a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d108      	bne.n	8002876 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002872:	605a      	str	r2, [r3, #4]
 8002874:	e007      	b.n	8002886 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002884:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002898:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691a      	ldr	r2, [r3, #16]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	430a      	orrs	r2, r1
 80028c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69d9      	ldr	r1, [r3, #28]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a1a      	ldr	r2, [r3, #32]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0201 	orr.w	r2, r2, #1
 80028e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2220      	movs	r2, #32
 80028ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002926:	2b00      	cmp	r3, #0
 8002928:	d005      	beq.n	8002936 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	68f9      	ldr	r1, [r7, #12]
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	4798      	blx	r3
  }
}
 8002936:	bf00      	nop
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b086      	sub	sp, #24
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00f      	beq.n	8002980 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296e:	f043 0201 	orr.w	r2, r3, #1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800297e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00f      	beq.n	80029aa <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00a      	beq.n	80029aa <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002998:	f043 0208 	orr.w	r2, r3, #8
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029a8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00f      	beq.n	80029d4 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00a      	beq.n	80029d4 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f043 0202 	orr.w	r2, r3, #2
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029d2:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d8:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f003 030b 	and.w	r3, r3, #11
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80029e4:	68f9      	ldr	r1, [r7, #12]
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 fbd6 	bl	8003198 <I2C_ITError>
  }
}
 80029ec:	bf00      	nop
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	460b      	mov	r3, r1
 8002a26:	70fb      	strb	r3, [r7, #3]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a84:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d101      	bne.n	8002a98 <I2C_Slave_ISR_IT+0x24>
 8002a94:	2302      	movs	r3, #2
 8002a96:	e0e2      	b.n	8002c5e <I2C_Slave_ISR_IT+0x1ea>
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d009      	beq.n	8002abe <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d004      	beq.n	8002abe <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002ab4:	6939      	ldr	r1, [r7, #16]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f9b6 	bl	8002e28 <I2C_ITSlaveCplt>
 8002abc:	e0ca      	b.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d04b      	beq.n	8002b60 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d046      	beq.n	8002b60 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d128      	bne.n	8002b2e <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b28      	cmp	r3, #40	@ 0x28
 8002ae6:	d108      	bne.n	8002afa <I2C_Slave_ISR_IT+0x86>
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002aee:	d104      	bne.n	8002afa <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002af0:	6939      	ldr	r1, [r7, #16]
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f000 fafc 	bl	80030f0 <I2C_ITListenCplt>
 8002af8:	e031      	b.n	8002b5e <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b29      	cmp	r3, #41	@ 0x29
 8002b04:	d10e      	bne.n	8002b24 <I2C_Slave_ISR_IT+0xb0>
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b0c:	d00a      	beq.n	8002b24 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2210      	movs	r2, #16
 8002b14:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 fc55 	bl	80033c6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f926 	bl	8002d6e <I2C_ITSlaveSeqCplt>
 8002b22:	e01c      	b.n	8002b5e <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2210      	movs	r2, #16
 8002b2a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002b2c:	e08f      	b.n	8002c4e <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2210      	movs	r2, #16
 8002b34:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	f043 0204 	orr.w	r2, r3, #4
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <I2C_Slave_ISR_IT+0xdc>
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b4e:	d17e      	bne.n	8002c4e <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b54:	4619      	mov	r1, r3
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 fb1e 	bl	8003198 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002b5c:	e077      	b.n	8002c4e <I2C_Slave_ISR_IT+0x1da>
 8002b5e:	e076      	b.n	8002c4e <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d02f      	beq.n	8002bca <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d02a      	beq.n	8002bca <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d018      	beq.n	8002bb0 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	b2d2      	uxtb	r2, r2
 8002b8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d14b      	bne.n	8002c52 <I2C_Slave_ISR_IT+0x1de>
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002bc0:	d047      	beq.n	8002c52 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f000 f8d3 	bl	8002d6e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002bc8:	e043      	b.n	8002c52 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	f003 0308 	and.w	r3, r3, #8
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d009      	beq.n	8002be8 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d004      	beq.n	8002be8 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002bde:	6939      	ldr	r1, [r7, #16]
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f000 f840 	bl	8002c66 <I2C_ITAddrCplt>
 8002be6:	e035      	b.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d030      	beq.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d02b      	beq.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d018      	beq.n	8002c38 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0a:	781a      	ldrb	r2, [r3, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c16:	1c5a      	adds	r2, r3, #1
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	3b01      	subs	r3, #1
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002c36:	e00d      	b.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c3e:	d002      	beq.n	8002c46 <I2C_Slave_ISR_IT+0x1d2>
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d106      	bne.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f891 	bl	8002d6e <I2C_ITSlaveSeqCplt>
 8002c4c:	e002      	b.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8002c4e:	bf00      	nop
 8002c50:	e000      	b.n	8002c54 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8002c52:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c7c:	2b28      	cmp	r3, #40	@ 0x28
 8002c7e:	d16a      	bne.n	8002d56 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	0c1b      	lsrs	r3, r3, #16
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	0c1b      	lsrs	r3, r3, #16
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002c9e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cac:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002cba:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d138      	bne.n	8002d36 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002cc4:	897b      	ldrh	r3, [r7, #10]
 8002cc6:	09db      	lsrs	r3, r3, #7
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	89bb      	ldrh	r3, [r7, #12]
 8002ccc:	4053      	eors	r3, r2
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	f003 0306 	and.w	r3, r3, #6
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d11c      	bne.n	8002d12 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002cd8:	897b      	ldrh	r3, [r7, #10]
 8002cda:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d13b      	bne.n	8002d66 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2208      	movs	r2, #8
 8002cfa:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d04:	89ba      	ldrh	r2, [r7, #12]
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	4619      	mov	r1, r3
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7ff fe86 	bl	8002a1c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002d10:	e029      	b.n	8002d66 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002d12:	893b      	ldrh	r3, [r7, #8]
 8002d14:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d16:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 fb95 	bl	800344a <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d28:	89ba      	ldrh	r2, [r7, #12]
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff fe74 	bl	8002a1c <HAL_I2C_AddrCallback>
}
 8002d34:	e017      	b.n	8002d66 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d36:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 fb85 	bl	800344a <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d48:	89ba      	ldrh	r2, [r7, #12]
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff fe64 	bl	8002a1c <HAL_I2C_AddrCallback>
}
 8002d54:	e007      	b.n	8002d66 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2208      	movs	r2, #8
 8002d5c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b084      	sub	sp, #16
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d008      	beq.n	8002da2 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	e00c      	b.n	8002dbc <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d007      	beq.n	8002dbc <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dba:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b29      	cmp	r3, #41	@ 0x29
 8002dc6:	d112      	bne.n	8002dee <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2228      	movs	r2, #40	@ 0x28
 8002dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2221      	movs	r2, #33	@ 0x21
 8002dd4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 fb36 	bl	800344a <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff fe04 	bl	80029f4 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002dec:	e017      	b.n	8002e1e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b2a      	cmp	r3, #42	@ 0x2a
 8002df8:	d111      	bne.n	8002e1e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2228      	movs	r2, #40	@ 0x28
 8002dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2222      	movs	r2, #34	@ 0x22
 8002e06:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e08:	2102      	movs	r1, #2
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 fb1d 	bl	800344a <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff fdf5 	bl	8002a08 <HAL_I2C_SlaveRxCpltCallback>
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e42:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e4a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2220      	movs	r2, #32
 8002e52:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002e54:	7afb      	ldrb	r3, [r7, #11]
 8002e56:	2b21      	cmp	r3, #33	@ 0x21
 8002e58:	d002      	beq.n	8002e60 <I2C_ITSlaveCplt+0x38>
 8002e5a:	7afb      	ldrb	r3, [r7, #11]
 8002e5c:	2b29      	cmp	r3, #41	@ 0x29
 8002e5e:	d108      	bne.n	8002e72 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002e60:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 faf0 	bl	800344a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2221      	movs	r2, #33	@ 0x21
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e70:	e019      	b.n	8002ea6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002e72:	7afb      	ldrb	r3, [r7, #11]
 8002e74:	2b22      	cmp	r3, #34	@ 0x22
 8002e76:	d002      	beq.n	8002e7e <I2C_ITSlaveCplt+0x56>
 8002e78:	7afb      	ldrb	r3, [r7, #11]
 8002e7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e7c:	d108      	bne.n	8002e90 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002e7e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 fae1 	bl	800344a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2222      	movs	r2, #34	@ 0x22
 8002e8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e8e:	e00a      	b.n	8002ea6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002e90:	7afb      	ldrb	r3, [r7, #11]
 8002e92:	2b28      	cmp	r3, #40	@ 0x28
 8002e94:	d107      	bne.n	8002ea6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002e96:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fad5 	bl	800344a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eb4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6859      	ldr	r1, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4b89      	ldr	r3, [pc, #548]	@ (80030e8 <I2C_ITSlaveCplt+0x2c0>)
 8002ec2:	400b      	ands	r3, r1
 8002ec4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 fa7d 	bl	80033c6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d013      	beq.n	8002efe <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002ee4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d01f      	beq.n	8002f2e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002efc:	e017      	b.n	8002f2e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d012      	beq.n	8002f2e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f16:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d006      	beq.n	8002f2e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d020      	beq.n	8002f7a <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f023 0304 	bic.w	r3, r3, #4
 8002f3e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f52:	1c5a      	adds	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00c      	beq.n	8002f7a <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f88:	f043 0204 	orr.w	r2, r3, #4
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	f003 0310 	and.w	r3, r3, #16
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d049      	beq.n	800302e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d044      	beq.n	800302e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d128      	bne.n	8003000 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b28      	cmp	r3, #40	@ 0x28
 8002fb8:	d108      	bne.n	8002fcc <I2C_ITSlaveCplt+0x1a4>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fc0:	d104      	bne.n	8002fcc <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002fc2:	6979      	ldr	r1, [r7, #20]
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f893 	bl	80030f0 <I2C_ITListenCplt>
 8002fca:	e030      	b.n	800302e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b29      	cmp	r3, #41	@ 0x29
 8002fd6:	d10e      	bne.n	8002ff6 <I2C_ITSlaveCplt+0x1ce>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fde:	d00a      	beq.n	8002ff6 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2210      	movs	r2, #16
 8002fe6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 f9ec 	bl	80033c6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff febd 	bl	8002d6e <I2C_ITSlaveSeqCplt>
 8002ff4:	e01b      	b.n	800302e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	61da      	str	r2, [r3, #28]
 8002ffe:	e016      	b.n	800302e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2210      	movs	r2, #16
 8003006:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300c:	f043 0204 	orr.w	r2, r3, #4
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <I2C_ITSlaveCplt+0x1fa>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003020:	d105      	bne.n	800302e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003026:	4619      	mov	r1, r3
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f8b5 	bl	8003198 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003040:	2b00      	cmp	r3, #0
 8003042:	d010      	beq.n	8003066 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003048:	4619      	mov	r1, r3
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f8a4 	bl	8003198 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b28      	cmp	r3, #40	@ 0x28
 800305a:	d141      	bne.n	80030e0 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800305c:	6979      	ldr	r1, [r7, #20]
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f846 	bl	80030f0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003064:	e03c      	b.n	80030e0 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800306e:	d014      	beq.n	800309a <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f7ff fe7c 	bl	8002d6e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a1c      	ldr	r2, [pc, #112]	@ (80030ec <I2C_ITSlaveCplt+0x2c4>)
 800307a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff fcd0 	bl	8002a38 <HAL_I2C_ListenCpltCallback>
}
 8003098:	e022      	b.n	80030e0 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b22      	cmp	r3, #34	@ 0x22
 80030a4:	d10e      	bne.n	80030c4 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2220      	movs	r2, #32
 80030aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff fca3 	bl	8002a08 <HAL_I2C_SlaveRxCpltCallback>
}
 80030c2:	e00d      	b.n	80030e0 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2220      	movs	r2, #32
 80030c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7ff fc8a 	bl	80029f4 <HAL_I2C_SlaveTxCpltCallback>
}
 80030e0:	bf00      	nop
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	fe00e800 	.word	0xfe00e800
 80030ec:	ffff0000 	.word	0xffff0000

080030f0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a25      	ldr	r2, [pc, #148]	@ (8003194 <I2C_ITListenCplt+0xa4>)
 80030fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	d022      	beq.n	800316c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003142:	2b00      	cmp	r3, #0
 8003144:	d012      	beq.n	800316c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800314a:	3b01      	subs	r3, #1
 800314c:	b29a      	uxth	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003156:	b29b      	uxth	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	b29a      	uxth	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003164:	f043 0204 	orr.w	r2, r3, #4
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800316c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 f96a 	bl	800344a <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2210      	movs	r2, #16
 800317c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fc56 	bl	8002a38 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	ffff0000 	.word	0xffff0000

08003198 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031a8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a6d      	ldr	r2, [pc, #436]	@ (800336c <I2C_ITError+0x1d4>)
 80031b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	431a      	orrs	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b28      	cmp	r3, #40	@ 0x28
 80031ce:	d005      	beq.n	80031dc <I2C_ITError+0x44>
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
 80031d2:	2b29      	cmp	r3, #41	@ 0x29
 80031d4:	d002      	beq.n	80031dc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80031d6:	7bfb      	ldrb	r3, [r7, #15]
 80031d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80031da:	d10b      	bne.n	80031f4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80031dc:	2103      	movs	r1, #3
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f933 	bl	800344a <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2228      	movs	r2, #40	@ 0x28
 80031e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a60      	ldr	r2, [pc, #384]	@ (8003370 <I2C_ITError+0x1d8>)
 80031f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80031f2:	e030      	b.n	8003256 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80031f4:	f248 0103 	movw	r1, #32771	@ 0x8003
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f926 	bl	800344a <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f8e1 	bl	80033c6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b60      	cmp	r3, #96	@ 0x60
 800320e:	d01f      	beq.n	8003250 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	2b20      	cmp	r3, #32
 8003224:	d114      	bne.n	8003250 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2b10      	cmp	r3, #16
 8003232:	d109      	bne.n	8003248 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2210      	movs	r2, #16
 800323a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003240:	f043 0204 	orr.w	r2, r3, #4
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2220      	movs	r2, #32
 800324e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d039      	beq.n	80032d8 <I2C_ITError+0x140>
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	2b11      	cmp	r3, #17
 8003268:	d002      	beq.n	8003270 <I2C_ITError+0xd8>
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	2b21      	cmp	r3, #33	@ 0x21
 800326e:	d133      	bne.n	80032d8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800327a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800327e:	d107      	bne.n	8003290 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800328e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff f8fd 	bl	8002494 <HAL_DMA_GetState>
 800329a:	4603      	mov	r3, r0
 800329c:	2b01      	cmp	r3, #1
 800329e:	d017      	beq.n	80032d0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a4:	4a33      	ldr	r2, [pc, #204]	@ (8003374 <I2C_ITError+0x1dc>)
 80032a6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff f8ac 	bl	8002412 <HAL_DMA_Abort_IT>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d04d      	beq.n	800335c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80032ca:	4610      	mov	r0, r2
 80032cc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80032ce:	e045      	b.n	800335c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f851 	bl	8003378 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80032d6:	e041      	b.n	800335c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d039      	beq.n	8003354 <I2C_ITError+0x1bc>
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b12      	cmp	r3, #18
 80032e4:	d002      	beq.n	80032ec <I2C_ITError+0x154>
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b22      	cmp	r3, #34	@ 0x22
 80032ea:	d133      	bne.n	8003354 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032fa:	d107      	bne.n	800330c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800330a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff f8bf 	bl	8002494 <HAL_DMA_GetState>
 8003316:	4603      	mov	r3, r0
 8003318:	2b01      	cmp	r3, #1
 800331a:	d017      	beq.n	800334c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003320:	4a14      	ldr	r2, [pc, #80]	@ (8003374 <I2C_ITError+0x1dc>)
 8003322:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff f86e 	bl	8002412 <HAL_DMA_Abort_IT>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d011      	beq.n	8003360 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003346:	4610      	mov	r0, r2
 8003348:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800334a:	e009      	b.n	8003360 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 f813 	bl	8003378 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003352:	e005      	b.n	8003360 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 f80f 	bl	8003378 <I2C_TreatErrorCallback>
  }
}
 800335a:	e002      	b.n	8003362 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800335c:	bf00      	nop
 800335e:	e000      	b.n	8003362 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003360:	bf00      	nop
}
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	ffff0000 	.word	0xffff0000
 8003370:	08002a75 	.word	0x08002a75
 8003374:	0800340f 	.word	0x0800340f

08003378 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b60      	cmp	r3, #96	@ 0x60
 800338a:	d10e      	bne.n	80033aa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2220      	movs	r2, #32
 8003390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7ff fb5c 	bl	8002a60 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80033a8:	e009      	b.n	80033be <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff fb47 	bl	8002a4c <HAL_I2C_ErrorCallback>
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d103      	bne.n	80033e4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2200      	movs	r2, #0
 80033e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d007      	beq.n	8003402 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	699a      	ldr	r2, [r3, #24]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	619a      	str	r2, [r3, #24]
  }
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr

0800340e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003428:	2200      	movs	r2, #0
 800342a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003438:	2200      	movs	r2, #0
 800343a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f7ff ff9b 	bl	8003378 <I2C_TreatErrorCallback>
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800344a:	b480      	push	{r7}
 800344c:	b085      	sub	sp, #20
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
 8003452:	460b      	mov	r3, r1
 8003454:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800345a:	887b      	ldrh	r3, [r7, #2]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00f      	beq.n	8003484 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800346a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003472:	b2db      	uxtb	r3, r3
 8003474:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003478:	2b28      	cmp	r3, #40	@ 0x28
 800347a:	d003      	beq.n	8003484 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003482:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003484:	887b      	ldrh	r3, [r7, #2]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00f      	beq.n	80034ae <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003494:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800349c:	b2db      	uxtb	r3, r3
 800349e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80034a2:	2b28      	cmp	r3, #40	@ 0x28
 80034a4:	d003      	beq.n	80034ae <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80034ac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80034ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	da03      	bge.n	80034be <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80034bc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80034be:	887b      	ldrh	r3, [r7, #2]
 80034c0:	2b10      	cmp	r3, #16
 80034c2:	d103      	bne.n	80034cc <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80034ca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80034cc:	887b      	ldrh	r3, [r7, #2]
 80034ce:	2b20      	cmp	r3, #32
 80034d0:	d103      	bne.n	80034da <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f043 0320 	orr.w	r3, r3, #32
 80034d8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80034da:	887b      	ldrh	r3, [r7, #2]
 80034dc:	2b40      	cmp	r3, #64	@ 0x40
 80034de:	d103      	bne.n	80034e8 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034e6:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6819      	ldr	r1, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	43da      	mvns	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	400a      	ands	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
}
 80034fa:	bf00      	nop
 80034fc:	3714      	adds	r7, #20
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b20      	cmp	r3, #32
 800351a:	d138      	bne.n	800358e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003522:	2b01      	cmp	r3, #1
 8003524:	d101      	bne.n	800352a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003526:	2302      	movs	r3, #2
 8003528:	e032      	b.n	8003590 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2224      	movs	r2, #36	@ 0x24
 8003536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0201 	bic.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003558:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6819      	ldr	r1, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 0201 	orr.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	e000      	b.n	8003590 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800358e:	2302      	movs	r3, #2
  }
}
 8003590:	4618      	mov	r0, r3
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b20      	cmp	r3, #32
 80035b0:	d139      	bne.n	8003626 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035bc:	2302      	movs	r3, #2
 80035be:	e033      	b.n	8003628 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2224      	movs	r2, #36	@ 0x24
 80035cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0201 	bic.w	r2, r2, #1
 80035de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	021b      	lsls	r3, r3, #8
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f042 0201 	orr.w	r2, r2, #1
 8003610:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2220      	movs	r2, #32
 8003616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	e000      	b.n	8003628 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003626:	2302      	movs	r3, #2
  }
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003638:	4b04      	ldr	r3, [pc, #16]	@ (800364c <HAL_PWREx_GetVoltageRange+0x18>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003640:	4618      	mov	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40007000 	.word	0x40007000

08003650 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800365e:	d130      	bne.n	80036c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003660:	4b23      	ldr	r3, [pc, #140]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800366c:	d038      	beq.n	80036e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800366e:	4b20      	ldr	r3, [pc, #128]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003676:	4a1e      	ldr	r2, [pc, #120]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003678:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800367c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800367e:	4b1d      	ldr	r3, [pc, #116]	@ (80036f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2232      	movs	r2, #50	@ 0x32
 8003684:	fb02 f303 	mul.w	r3, r2, r3
 8003688:	4a1b      	ldr	r2, [pc, #108]	@ (80036f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	0c9b      	lsrs	r3, r3, #18
 8003690:	3301      	adds	r3, #1
 8003692:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003694:	e002      	b.n	800369c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	3b01      	subs	r3, #1
 800369a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800369c:	4b14      	ldr	r3, [pc, #80]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a8:	d102      	bne.n	80036b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1f2      	bne.n	8003696 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036b0:	4b0f      	ldr	r3, [pc, #60]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036bc:	d110      	bne.n	80036e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e00f      	b.n	80036e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80036c2:	4b0b      	ldr	r3, [pc, #44]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ce:	d007      	beq.n	80036e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036d0:	4b07      	ldr	r3, [pc, #28]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036d8:	4a05      	ldr	r2, [pc, #20]	@ (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3714      	adds	r7, #20
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	40007000 	.word	0x40007000
 80036f4:	2000000c 	.word	0x2000000c
 80036f8:	431bde83 	.word	0x431bde83

080036fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b088      	sub	sp, #32
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	f000 bc02 	b.w	8003f14 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003710:	4b96      	ldr	r3, [pc, #600]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 030c 	and.w	r3, r3, #12
 8003718:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800371a:	4b94      	ldr	r3, [pc, #592]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80e4 	beq.w	80038fa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d007      	beq.n	8003748 <HAL_RCC_OscConfig+0x4c>
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	2b0c      	cmp	r3, #12
 800373c:	f040 808b 	bne.w	8003856 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	2b01      	cmp	r3, #1
 8003744:	f040 8087 	bne.w	8003856 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003748:	4b88      	ldr	r3, [pc, #544]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <HAL_RCC_OscConfig+0x64>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e3d9      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a1a      	ldr	r2, [r3, #32]
 8003764:	4b81      	ldr	r3, [pc, #516]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0308 	and.w	r3, r3, #8
 800376c:	2b00      	cmp	r3, #0
 800376e:	d004      	beq.n	800377a <HAL_RCC_OscConfig+0x7e>
 8003770:	4b7e      	ldr	r3, [pc, #504]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003778:	e005      	b.n	8003786 <HAL_RCC_OscConfig+0x8a>
 800377a:	4b7c      	ldr	r3, [pc, #496]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 800377c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003780:	091b      	lsrs	r3, r3, #4
 8003782:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003786:	4293      	cmp	r3, r2
 8003788:	d223      	bcs.n	80037d2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	4618      	mov	r0, r3
 8003790:	f000 fd8c 	bl	80042ac <RCC_SetFlashLatencyFromMSIRange>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e3ba      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800379e:	4b73      	ldr	r3, [pc, #460]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a72      	ldr	r2, [pc, #456]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037a4:	f043 0308 	orr.w	r3, r3, #8
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	4b70      	ldr	r3, [pc, #448]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	496d      	ldr	r1, [pc, #436]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037bc:	4b6b      	ldr	r3, [pc, #428]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	69db      	ldr	r3, [r3, #28]
 80037c8:	021b      	lsls	r3, r3, #8
 80037ca:	4968      	ldr	r1, [pc, #416]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	604b      	str	r3, [r1, #4]
 80037d0:	e025      	b.n	800381e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037d2:	4b66      	ldr	r3, [pc, #408]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a65      	ldr	r2, [pc, #404]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037d8:	f043 0308 	orr.w	r3, r3, #8
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	4b63      	ldr	r3, [pc, #396]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4960      	ldr	r1, [pc, #384]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037f0:	4b5e      	ldr	r3, [pc, #376]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	495b      	ldr	r1, [pc, #364]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003800:	4313      	orrs	r3, r2
 8003802:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fd4c 	bl	80042ac <RCC_SetFlashLatencyFromMSIRange>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e37a      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800381e:	f000 fc81 	bl	8004124 <HAL_RCC_GetSysClockFreq>
 8003822:	4602      	mov	r2, r0
 8003824:	4b51      	ldr	r3, [pc, #324]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	091b      	lsrs	r3, r3, #4
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	4950      	ldr	r1, [pc, #320]	@ (8003970 <HAL_RCC_OscConfig+0x274>)
 8003830:	5ccb      	ldrb	r3, [r1, r3]
 8003832:	f003 031f 	and.w	r3, r3, #31
 8003836:	fa22 f303 	lsr.w	r3, r2, r3
 800383a:	4a4e      	ldr	r2, [pc, #312]	@ (8003974 <HAL_RCC_OscConfig+0x278>)
 800383c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800383e:	4b4e      	ldr	r3, [pc, #312]	@ (8003978 <HAL_RCC_OscConfig+0x27c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f7fd fdb4 	bl	80013b0 <HAL_InitTick>
 8003848:	4603      	mov	r3, r0
 800384a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d052      	beq.n	80038f8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003852:	7bfb      	ldrb	r3, [r7, #15]
 8003854:	e35e      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d032      	beq.n	80038c4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800385e:	4b43      	ldr	r3, [pc, #268]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a42      	ldr	r2, [pc, #264]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800386a:	f7fd fdf1 	bl	8001450 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003872:	f7fd fded 	bl	8001450 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e347      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003884:	4b39      	ldr	r3, [pc, #228]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003890:	4b36      	ldr	r3, [pc, #216]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a35      	ldr	r2, [pc, #212]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003896:	f043 0308 	orr.w	r3, r3, #8
 800389a:	6013      	str	r3, [r2, #0]
 800389c:	4b33      	ldr	r3, [pc, #204]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a1b      	ldr	r3, [r3, #32]
 80038a8:	4930      	ldr	r1, [pc, #192]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ae:	4b2f      	ldr	r3, [pc, #188]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	021b      	lsls	r3, r3, #8
 80038bc:	492b      	ldr	r1, [pc, #172]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	604b      	str	r3, [r1, #4]
 80038c2:	e01a      	b.n	80038fa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038c4:	4b29      	ldr	r3, [pc, #164]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a28      	ldr	r2, [pc, #160]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80038ca:	f023 0301 	bic.w	r3, r3, #1
 80038ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038d0:	f7fd fdbe 	bl	8001450 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038d8:	f7fd fdba 	bl	8001450 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e314      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038ea:	4b20      	ldr	r3, [pc, #128]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x1dc>
 80038f6:	e000      	b.n	80038fa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d073      	beq.n	80039ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b08      	cmp	r3, #8
 800390a:	d005      	beq.n	8003918 <HAL_RCC_OscConfig+0x21c>
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	2b0c      	cmp	r3, #12
 8003910:	d10e      	bne.n	8003930 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2b03      	cmp	r3, #3
 8003916:	d10b      	bne.n	8003930 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003918:	4b14      	ldr	r3, [pc, #80]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d063      	beq.n	80039ec <HAL_RCC_OscConfig+0x2f0>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d15f      	bne.n	80039ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e2f1      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003938:	d106      	bne.n	8003948 <HAL_RCC_OscConfig+0x24c>
 800393a:	4b0c      	ldr	r3, [pc, #48]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a0b      	ldr	r2, [pc, #44]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	e025      	b.n	8003994 <HAL_RCC_OscConfig+0x298>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003950:	d114      	bne.n	800397c <HAL_RCC_OscConfig+0x280>
 8003952:	4b06      	ldr	r3, [pc, #24]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a05      	ldr	r2, [pc, #20]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800395c:	6013      	str	r3, [r2, #0]
 800395e:	4b03      	ldr	r3, [pc, #12]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a02      	ldr	r2, [pc, #8]	@ (800396c <HAL_RCC_OscConfig+0x270>)
 8003964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	e013      	b.n	8003994 <HAL_RCC_OscConfig+0x298>
 800396c:	40021000 	.word	0x40021000
 8003970:	080063dc 	.word	0x080063dc
 8003974:	2000000c 	.word	0x2000000c
 8003978:	20000010 	.word	0x20000010
 800397c:	4ba0      	ldr	r3, [pc, #640]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a9f      	ldr	r2, [pc, #636]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003982:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003986:	6013      	str	r3, [r2, #0]
 8003988:	4b9d      	ldr	r3, [pc, #628]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a9c      	ldr	r2, [pc, #624]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 800398e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003992:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d013      	beq.n	80039c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399c:	f7fd fd58 	bl	8001450 <HAL_GetTick>
 80039a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039a2:	e008      	b.n	80039b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039a4:	f7fd fd54 	bl	8001450 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b64      	cmp	r3, #100	@ 0x64
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e2ae      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039b6:	4b92      	ldr	r3, [pc, #584]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d0f0      	beq.n	80039a4 <HAL_RCC_OscConfig+0x2a8>
 80039c2:	e014      	b.n	80039ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c4:	f7fd fd44 	bl	8001450 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039cc:	f7fd fd40 	bl	8001450 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b64      	cmp	r3, #100	@ 0x64
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e29a      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039de:	4b88      	ldr	r3, [pc, #544]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1f0      	bne.n	80039cc <HAL_RCC_OscConfig+0x2d0>
 80039ea:	e000      	b.n	80039ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d060      	beq.n	8003abc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d005      	beq.n	8003a0c <HAL_RCC_OscConfig+0x310>
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	2b0c      	cmp	r3, #12
 8003a04:	d119      	bne.n	8003a3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d116      	bne.n	8003a3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a0c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <HAL_RCC_OscConfig+0x328>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e277      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a24:	4b76      	ldr	r3, [pc, #472]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	061b      	lsls	r3, r3, #24
 8003a32:	4973      	ldr	r1, [pc, #460]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a38:	e040      	b.n	8003abc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d023      	beq.n	8003a8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a42:	4b6f      	ldr	r3, [pc, #444]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a6e      	ldr	r2, [pc, #440]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4e:	f7fd fcff 	bl	8001450 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a56:	f7fd fcfb 	bl	8001450 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e255      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a68:	4b65      	ldr	r3, [pc, #404]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a74:	4b62      	ldr	r3, [pc, #392]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	061b      	lsls	r3, r3, #24
 8003a82:	495f      	ldr	r1, [pc, #380]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	604b      	str	r3, [r1, #4]
 8003a88:	e018      	b.n	8003abc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a5c      	ldr	r2, [pc, #368]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a96:	f7fd fcdb 	bl	8001450 <HAL_GetTick>
 8003a9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a9c:	e008      	b.n	8003ab0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a9e:	f7fd fcd7 	bl	8001450 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e231      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ab0:	4b53      	ldr	r3, [pc, #332]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1f0      	bne.n	8003a9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d03c      	beq.n	8003b42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d01c      	beq.n	8003b0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ad0:	4b4b      	ldr	r3, [pc, #300]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ad6:	4a4a      	ldr	r2, [pc, #296]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae0:	f7fd fcb6 	bl	8001450 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae8:	f7fd fcb2 	bl	8001450 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e20c      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003afa:	4b41      	ldr	r3, [pc, #260]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0ef      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x3ec>
 8003b08:	e01b      	b.n	8003b42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b10:	4a3b      	ldr	r2, [pc, #236]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b12:	f023 0301 	bic.w	r3, r3, #1
 8003b16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1a:	f7fd fc99 	bl	8001450 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b22:	f7fd fc95 	bl	8001450 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e1ef      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b34:	4b32      	ldr	r3, [pc, #200]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1ef      	bne.n	8003b22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 80a6 	beq.w	8003c9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b50:	2300      	movs	r3, #0
 8003b52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003b54:	4b2a      	ldr	r3, [pc, #168]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d10d      	bne.n	8003b7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b60:	4b27      	ldr	r3, [pc, #156]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b64:	4a26      	ldr	r2, [pc, #152]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b6c:	4b24      	ldr	r3, [pc, #144]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b74:	60bb      	str	r3, [r7, #8]
 8003b76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b7c:	4b21      	ldr	r3, [pc, #132]	@ (8003c04 <HAL_RCC_OscConfig+0x508>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d118      	bne.n	8003bba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b88:	4b1e      	ldr	r3, [pc, #120]	@ (8003c04 <HAL_RCC_OscConfig+0x508>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003c04 <HAL_RCC_OscConfig+0x508>)
 8003b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b94:	f7fd fc5c 	bl	8001450 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9c:	f7fd fc58 	bl	8001450 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e1b2      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bae:	4b15      	ldr	r3, [pc, #84]	@ (8003c04 <HAL_RCC_OscConfig+0x508>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0f0      	beq.n	8003b9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d108      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x4d8>
 8003bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bd2:	e029      	b.n	8003c28 <HAL_RCC_OscConfig+0x52c>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	2b05      	cmp	r3, #5
 8003bda:	d115      	bne.n	8003c08 <HAL_RCC_OscConfig+0x50c>
 8003bdc:	4b08      	ldr	r3, [pc, #32]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be2:	4a07      	ldr	r2, [pc, #28]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003be4:	f043 0304 	orr.w	r3, r3, #4
 8003be8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bec:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf2:	4a03      	ldr	r2, [pc, #12]	@ (8003c00 <HAL_RCC_OscConfig+0x504>)
 8003bf4:	f043 0301 	orr.w	r3, r3, #1
 8003bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bfc:	e014      	b.n	8003c28 <HAL_RCC_OscConfig+0x52c>
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	40007000 	.word	0x40007000
 8003c08:	4b9a      	ldr	r3, [pc, #616]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0e:	4a99      	ldr	r2, [pc, #612]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c10:	f023 0301 	bic.w	r3, r3, #1
 8003c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c18:	4b96      	ldr	r3, [pc, #600]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1e:	4a95      	ldr	r2, [pc, #596]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c20:	f023 0304 	bic.w	r3, r3, #4
 8003c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d016      	beq.n	8003c5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c30:	f7fd fc0e 	bl	8001450 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c36:	e00a      	b.n	8003c4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c38:	f7fd fc0a 	bl	8001450 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e162      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c4e:	4b89      	ldr	r3, [pc, #548]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0ed      	beq.n	8003c38 <HAL_RCC_OscConfig+0x53c>
 8003c5c:	e015      	b.n	8003c8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5e:	f7fd fbf7 	bl	8001450 <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c64:	e00a      	b.n	8003c7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c66:	f7fd fbf3 	bl	8001450 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d901      	bls.n	8003c7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e14b      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c7c:	4b7d      	ldr	r3, [pc, #500]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1ed      	bne.n	8003c66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c8a:	7ffb      	ldrb	r3, [r7, #31]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d105      	bne.n	8003c9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c90:	4b78      	ldr	r3, [pc, #480]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c94:	4a77      	ldr	r2, [pc, #476]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003c96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d03c      	beq.n	8003d22 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01c      	beq.n	8003cea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cb0:	4b70      	ldr	r3, [pc, #448]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003cb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cb6:	4a6f      	ldr	r2, [pc, #444]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003cb8:	f043 0301 	orr.w	r3, r3, #1
 8003cbc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc0:	f7fd fbc6 	bl	8001450 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cc8:	f7fd fbc2 	bl	8001450 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e11c      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cda:	4b66      	ldr	r3, [pc, #408]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003cdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0ef      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x5cc>
 8003ce8:	e01b      	b.n	8003d22 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cea:	4b62      	ldr	r3, [pc, #392]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003cec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cf0:	4a60      	ldr	r2, [pc, #384]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003cf2:	f023 0301 	bic.w	r3, r3, #1
 8003cf6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfa:	f7fd fba9 	bl	8001450 <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d00:	e008      	b.n	8003d14 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d02:	f7fd fba5 	bl	8001450 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e0ff      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d14:	4b57      	ldr	r3, [pc, #348]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003d16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1ef      	bne.n	8003d02 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 80f3 	beq.w	8003f12 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	f040 80c9 	bne.w	8003ec8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d36:	4b4f      	ldr	r3, [pc, #316]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f003 0203 	and.w	r2, r3, #3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d12c      	bne.n	8003da4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d54:	3b01      	subs	r3, #1
 8003d56:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d123      	bne.n	8003da4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d66:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d11b      	bne.n	8003da4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d76:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d113      	bne.n	8003da4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d86:	085b      	lsrs	r3, r3, #1
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d109      	bne.n	8003da4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	085b      	lsrs	r3, r3, #1
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d06b      	beq.n	8003e7c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	2b0c      	cmp	r3, #12
 8003da8:	d062      	beq.n	8003e70 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003daa:	4b32      	ldr	r3, [pc, #200]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e0ac      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003dba:	4b2e      	ldr	r3, [pc, #184]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dc4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003dc6:	f7fd fb43 	bl	8001450 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dce:	f7fd fb3f 	bl	8001450 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e099      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de0:	4b24      	ldr	r3, [pc, #144]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f0      	bne.n	8003dce <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dec:	4b21      	ldr	r3, [pc, #132]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003dee:	68da      	ldr	r2, [r3, #12]
 8003df0:	4b21      	ldr	r3, [pc, #132]	@ (8003e78 <HAL_RCC_OscConfig+0x77c>)
 8003df2:	4013      	ands	r3, r2
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003dfc:	3a01      	subs	r2, #1
 8003dfe:	0112      	lsls	r2, r2, #4
 8003e00:	4311      	orrs	r1, r2
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e06:	0212      	lsls	r2, r2, #8
 8003e08:	4311      	orrs	r1, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e0e:	0852      	lsrs	r2, r2, #1
 8003e10:	3a01      	subs	r2, #1
 8003e12:	0552      	lsls	r2, r2, #21
 8003e14:	4311      	orrs	r1, r2
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e1a:	0852      	lsrs	r2, r2, #1
 8003e1c:	3a01      	subs	r2, #1
 8003e1e:	0652      	lsls	r2, r2, #25
 8003e20:	4311      	orrs	r1, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e26:	06d2      	lsls	r2, r2, #27
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	4912      	ldr	r1, [pc, #72]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e30:	4b10      	ldr	r3, [pc, #64]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a0f      	ldr	r2, [pc, #60]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003e36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e48:	f7fd fb02 	bl	8001450 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e50:	f7fd fafe 	bl	8001450 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e058      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e62:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <HAL_RCC_OscConfig+0x778>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0f0      	beq.n	8003e50 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e6e:	e050      	b.n	8003f12 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e04f      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
 8003e74:	40021000 	.word	0x40021000
 8003e78:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e7c:	4b27      	ldr	r3, [pc, #156]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d144      	bne.n	8003f12 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e88:	4b24      	ldr	r3, [pc, #144]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a23      	ldr	r2, [pc, #140]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003e8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e94:	4b21      	ldr	r3, [pc, #132]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4a20      	ldr	r2, [pc, #128]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ea0:	f7fd fad6 	bl	8001450 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea8:	f7fd fad2 	bl	8001450 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e02c      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eba:	4b18      	ldr	r3, [pc, #96]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x7ac>
 8003ec6:	e024      	b.n	8003f12 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	2b0c      	cmp	r3, #12
 8003ecc:	d01f      	beq.n	8003f0e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ece:	4b13      	ldr	r3, [pc, #76]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a12      	ldr	r2, [pc, #72]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003ed4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eda:	f7fd fab9 	bl	8001450 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee2:	f7fd fab5 	bl	8001450 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e00f      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ef4:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1f0      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003f00:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003f02:	68da      	ldr	r2, [r3, #12]
 8003f04:	4905      	ldr	r1, [pc, #20]	@ (8003f1c <HAL_RCC_OscConfig+0x820>)
 8003f06:	4b06      	ldr	r3, [pc, #24]	@ (8003f20 <HAL_RCC_OscConfig+0x824>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	60cb      	str	r3, [r1, #12]
 8003f0c:	e001      	b.n	8003f12 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3720      	adds	r7, #32
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	feeefffc 	.word	0xfeeefffc

08003f24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0e7      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f38:	4b75      	ldr	r3, [pc, #468]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d910      	bls.n	8003f68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f46:	4b72      	ldr	r3, [pc, #456]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f023 0207 	bic.w	r2, r3, #7
 8003f4e:	4970      	ldr	r1, [pc, #448]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f56:	4b6e      	ldr	r3, [pc, #440]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d001      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e0cf      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d010      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	4b66      	ldr	r3, [pc, #408]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d908      	bls.n	8003f96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f84:	4b63      	ldr	r3, [pc, #396]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	4960      	ldr	r1, [pc, #384]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d04c      	beq.n	800403c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b03      	cmp	r3, #3
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003faa:	4b5a      	ldr	r3, [pc, #360]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d121      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e0a6      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fc2:	4b54      	ldr	r3, [pc, #336]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d115      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e09a      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d107      	bne.n	8003fea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fda:	4b4e      	ldr	r3, [pc, #312]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d109      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e08e      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fea:	4b4a      	ldr	r3, [pc, #296]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e086      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ffa:	4b46      	ldr	r3, [pc, #280]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f023 0203 	bic.w	r2, r3, #3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4943      	ldr	r1, [pc, #268]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8004008:	4313      	orrs	r3, r2
 800400a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400c:	f7fd fa20 	bl	8001450 <HAL_GetTick>
 8004010:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	e00a      	b.n	800402a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004014:	f7fd fa1c 	bl	8001450 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d901      	bls.n	800402a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e06e      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402a:	4b3a      	ldr	r3, [pc, #232]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f003 020c 	and.w	r2, r3, #12
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	429a      	cmp	r2, r3
 800403a:	d1eb      	bne.n	8004014 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d010      	beq.n	800406a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	4b31      	ldr	r3, [pc, #196]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004054:	429a      	cmp	r2, r3
 8004056:	d208      	bcs.n	800406a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004058:	4b2e      	ldr	r3, [pc, #184]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	492b      	ldr	r1, [pc, #172]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 8004066:	4313      	orrs	r3, r2
 8004068:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800406a:	4b29      	ldr	r3, [pc, #164]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d210      	bcs.n	800409a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004078:	4b25      	ldr	r3, [pc, #148]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f023 0207 	bic.w	r2, r3, #7
 8004080:	4923      	ldr	r1, [pc, #140]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	4313      	orrs	r3, r2
 8004086:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004088:	4b21      	ldr	r3, [pc, #132]	@ (8004110 <HAL_RCC_ClockConfig+0x1ec>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0307 	and.w	r3, r3, #7
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	429a      	cmp	r2, r3
 8004094:	d001      	beq.n	800409a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e036      	b.n	8004108 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0304 	and.w	r3, r3, #4
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d008      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	4918      	ldr	r1, [pc, #96]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0308 	and.w	r3, r3, #8
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d009      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040c4:	4b13      	ldr	r3, [pc, #76]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	4910      	ldr	r1, [pc, #64]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040d8:	f000 f824 	bl	8004124 <HAL_RCC_GetSysClockFreq>
 80040dc:	4602      	mov	r2, r0
 80040de:	4b0d      	ldr	r3, [pc, #52]	@ (8004114 <HAL_RCC_ClockConfig+0x1f0>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	091b      	lsrs	r3, r3, #4
 80040e4:	f003 030f 	and.w	r3, r3, #15
 80040e8:	490b      	ldr	r1, [pc, #44]	@ (8004118 <HAL_RCC_ClockConfig+0x1f4>)
 80040ea:	5ccb      	ldrb	r3, [r1, r3]
 80040ec:	f003 031f 	and.w	r3, r3, #31
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
 80040f4:	4a09      	ldr	r2, [pc, #36]	@ (800411c <HAL_RCC_ClockConfig+0x1f8>)
 80040f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040f8:	4b09      	ldr	r3, [pc, #36]	@ (8004120 <HAL_RCC_ClockConfig+0x1fc>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fd f957 	bl	80013b0 <HAL_InitTick>
 8004102:	4603      	mov	r3, r0
 8004104:	72fb      	strb	r3, [r7, #11]

  return status;
 8004106:	7afb      	ldrb	r3, [r7, #11]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40022000 	.word	0x40022000
 8004114:	40021000 	.word	0x40021000
 8004118:	080063dc 	.word	0x080063dc
 800411c:	2000000c 	.word	0x2000000c
 8004120:	20000010 	.word	0x20000010

08004124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004124:	b480      	push	{r7}
 8004126:	b089      	sub	sp, #36	@ 0x24
 8004128:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800412a:	2300      	movs	r3, #0
 800412c:	61fb      	str	r3, [r7, #28]
 800412e:	2300      	movs	r3, #0
 8004130:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004132:	4b3e      	ldr	r3, [pc, #248]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 030c 	and.w	r3, r3, #12
 800413a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800413c:	4b3b      	ldr	r3, [pc, #236]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f003 0303 	and.w	r3, r3, #3
 8004144:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d005      	beq.n	8004158 <HAL_RCC_GetSysClockFreq+0x34>
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	2b0c      	cmp	r3, #12
 8004150:	d121      	bne.n	8004196 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d11e      	bne.n	8004196 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004158:	4b34      	ldr	r3, [pc, #208]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0308 	and.w	r3, r3, #8
 8004160:	2b00      	cmp	r3, #0
 8004162:	d107      	bne.n	8004174 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004164:	4b31      	ldr	r3, [pc, #196]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 8004166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800416a:	0a1b      	lsrs	r3, r3, #8
 800416c:	f003 030f 	and.w	r3, r3, #15
 8004170:	61fb      	str	r3, [r7, #28]
 8004172:	e005      	b.n	8004180 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004174:	4b2d      	ldr	r3, [pc, #180]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	091b      	lsrs	r3, r3, #4
 800417a:	f003 030f 	and.w	r3, r3, #15
 800417e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004180:	4a2b      	ldr	r2, [pc, #172]	@ (8004230 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004188:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10d      	bne.n	80041ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004194:	e00a      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	2b04      	cmp	r3, #4
 800419a:	d102      	bne.n	80041a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800419c:	4b25      	ldr	r3, [pc, #148]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x110>)
 800419e:	61bb      	str	r3, [r7, #24]
 80041a0:	e004      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	2b08      	cmp	r3, #8
 80041a6:	d101      	bne.n	80041ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041a8:	4b23      	ldr	r3, [pc, #140]	@ (8004238 <HAL_RCC_GetSysClockFreq+0x114>)
 80041aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	2b0c      	cmp	r3, #12
 80041b0:	d134      	bne.n	800421c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041b2:	4b1e      	ldr	r3, [pc, #120]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0303 	and.w	r3, r3, #3
 80041ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d003      	beq.n	80041ca <HAL_RCC_GetSysClockFreq+0xa6>
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b03      	cmp	r3, #3
 80041c6:	d003      	beq.n	80041d0 <HAL_RCC_GetSysClockFreq+0xac>
 80041c8:	e005      	b.n	80041d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x110>)
 80041cc:	617b      	str	r3, [r7, #20]
      break;
 80041ce:	e005      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041d0:	4b19      	ldr	r3, [pc, #100]	@ (8004238 <HAL_RCC_GetSysClockFreq+0x114>)
 80041d2:	617b      	str	r3, [r7, #20]
      break;
 80041d4:	e002      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	617b      	str	r3, [r7, #20]
      break;
 80041da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041dc:	4b13      	ldr	r3, [pc, #76]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	3301      	adds	r3, #1
 80041e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041ea:	4b10      	ldr	r3, [pc, #64]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	fb03 f202 	mul.w	r2, r3, r2
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004200:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004202:	4b0a      	ldr	r3, [pc, #40]	@ (800422c <HAL_RCC_GetSysClockFreq+0x108>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	0e5b      	lsrs	r3, r3, #25
 8004208:	f003 0303 	and.w	r3, r3, #3
 800420c:	3301      	adds	r3, #1
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	fbb2 f3f3 	udiv	r3, r2, r3
 800421a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800421c:	69bb      	ldr	r3, [r7, #24]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3724      	adds	r7, #36	@ 0x24
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	40021000 	.word	0x40021000
 8004230:	080063f4 	.word	0x080063f4
 8004234:	00f42400 	.word	0x00f42400
 8004238:	007a1200 	.word	0x007a1200

0800423c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004240:	4b03      	ldr	r3, [pc, #12]	@ (8004250 <HAL_RCC_GetHCLKFreq+0x14>)
 8004242:	681b      	ldr	r3, [r3, #0]
}
 8004244:	4618      	mov	r0, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	2000000c 	.word	0x2000000c

08004254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004258:	f7ff fff0 	bl	800423c <HAL_RCC_GetHCLKFreq>
 800425c:	4602      	mov	r2, r0
 800425e:	4b06      	ldr	r3, [pc, #24]	@ (8004278 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	0a1b      	lsrs	r3, r3, #8
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	4904      	ldr	r1, [pc, #16]	@ (800427c <HAL_RCC_GetPCLK1Freq+0x28>)
 800426a:	5ccb      	ldrb	r3, [r1, r3]
 800426c:	f003 031f 	and.w	r3, r3, #31
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004274:	4618      	mov	r0, r3
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40021000 	.word	0x40021000
 800427c:	080063ec 	.word	0x080063ec

08004280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004284:	f7ff ffda 	bl	800423c <HAL_RCC_GetHCLKFreq>
 8004288:	4602      	mov	r2, r0
 800428a:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	0adb      	lsrs	r3, r3, #11
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	4904      	ldr	r1, [pc, #16]	@ (80042a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004296:	5ccb      	ldrb	r3, [r1, r3]
 8004298:	f003 031f 	and.w	r3, r3, #31
 800429c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	40021000 	.word	0x40021000
 80042a8:	080063ec 	.word	0x080063ec

080042ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80042b4:	2300      	movs	r3, #0
 80042b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80042b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004364 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d003      	beq.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80042c4:	f7ff f9b6 	bl	8003634 <HAL_PWREx_GetVoltageRange>
 80042c8:	6178      	str	r0, [r7, #20]
 80042ca:	e014      	b.n	80042f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042cc:	4b25      	ldr	r3, [pc, #148]	@ (8004364 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d0:	4a24      	ldr	r2, [pc, #144]	@ (8004364 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80042d8:	4b22      	ldr	r3, [pc, #136]	@ (8004364 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80042e4:	f7ff f9a6 	bl	8003634 <HAL_PWREx_GetVoltageRange>
 80042e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80042ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004364 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004364 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042fc:	d10b      	bne.n	8004316 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b80      	cmp	r3, #128	@ 0x80
 8004302:	d919      	bls.n	8004338 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2ba0      	cmp	r3, #160	@ 0xa0
 8004308:	d902      	bls.n	8004310 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800430a:	2302      	movs	r3, #2
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	e013      	b.n	8004338 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004310:	2301      	movs	r3, #1
 8004312:	613b      	str	r3, [r7, #16]
 8004314:	e010      	b.n	8004338 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b80      	cmp	r3, #128	@ 0x80
 800431a:	d902      	bls.n	8004322 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800431c:	2303      	movs	r3, #3
 800431e:	613b      	str	r3, [r7, #16]
 8004320:	e00a      	b.n	8004338 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b80      	cmp	r3, #128	@ 0x80
 8004326:	d102      	bne.n	800432e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004328:	2302      	movs	r3, #2
 800432a:	613b      	str	r3, [r7, #16]
 800432c:	e004      	b.n	8004338 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b70      	cmp	r3, #112	@ 0x70
 8004332:	d101      	bne.n	8004338 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004334:	2301      	movs	r3, #1
 8004336:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004338:	4b0b      	ldr	r3, [pc, #44]	@ (8004368 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f023 0207 	bic.w	r2, r3, #7
 8004340:	4909      	ldr	r1, [pc, #36]	@ (8004368 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004348:	4b07      	ldr	r3, [pc, #28]	@ (8004368 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	429a      	cmp	r2, r3
 8004354:	d001      	beq.n	800435a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3718      	adds	r7, #24
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40021000 	.word	0x40021000
 8004368:	40022000 	.word	0x40022000

0800436c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004374:	2300      	movs	r3, #0
 8004376:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004378:	2300      	movs	r3, #0
 800437a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004384:	2b00      	cmp	r3, #0
 8004386:	d031      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004390:	d01a      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004392:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004396:	d814      	bhi.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004398:	2b00      	cmp	r3, #0
 800439a:	d009      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800439c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043a0:	d10f      	bne.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80043a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	4a5c      	ldr	r2, [pc, #368]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043ac:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80043ae:	e00c      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	2100      	movs	r1, #0
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fa22 	bl	8004800 <RCCEx_PLLSAI1_Config>
 80043bc:	4603      	mov	r3, r0
 80043be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80043c0:	e003      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	74fb      	strb	r3, [r7, #19]
      break;
 80043c6:	e000      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80043c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043ca:	7cfb      	ldrb	r3, [r7, #19]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10b      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043d0:	4b51      	ldr	r3, [pc, #324]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043de:	494e      	ldr	r1, [pc, #312]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80043e6:	e001      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e8:	7cfb      	ldrb	r3, [r7, #19]
 80043ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 809e 	beq.w	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043fa:	2300      	movs	r3, #0
 80043fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043fe:	4b46      	ldr	r3, [pc, #280]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800440a:	2301      	movs	r3, #1
 800440c:	e000      	b.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800440e:	2300      	movs	r3, #0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00d      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004414:	4b40      	ldr	r3, [pc, #256]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004418:	4a3f      	ldr	r2, [pc, #252]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800441a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800441e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004420:	4b3d      	ldr	r3, [pc, #244]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004428:	60bb      	str	r3, [r7, #8]
 800442a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800442c:	2301      	movs	r3, #1
 800442e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004430:	4b3a      	ldr	r3, [pc, #232]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a39      	ldr	r2, [pc, #228]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800443a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800443c:	f7fd f808 	bl	8001450 <HAL_GetTick>
 8004440:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004442:	e009      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004444:	f7fd f804 	bl	8001450 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d902      	bls.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	74fb      	strb	r3, [r7, #19]
        break;
 8004456:	e005      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004458:	4b30      	ldr	r3, [pc, #192]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0ef      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004464:	7cfb      	ldrb	r3, [r7, #19]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d15a      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800446a:	4b2b      	ldr	r3, [pc, #172]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800446c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004470:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004474:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d01e      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	429a      	cmp	r2, r3
 8004484:	d019      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004486:	4b24      	ldr	r3, [pc, #144]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004490:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004492:	4b21      	ldr	r3, [pc, #132]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004498:	4a1f      	ldr	r2, [pc, #124]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800449a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800449e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044b2:	4a19      	ldr	r2, [pc, #100]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d016      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fc ffc4 	bl	8001450 <HAL_GetTick>
 80044c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044ca:	e00b      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044cc:	f7fc ffc0 	bl	8001450 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044da:	4293      	cmp	r3, r2
 80044dc:	d902      	bls.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	74fb      	strb	r3, [r7, #19]
            break;
 80044e2:	e006      	b.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0ec      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80044f2:	7cfb      	ldrb	r3, [r7, #19]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10b      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f8:	4b07      	ldr	r3, [pc, #28]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004506:	4904      	ldr	r1, [pc, #16]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800450e:	e009      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004510:	7cfb      	ldrb	r3, [r7, #19]
 8004512:	74bb      	strb	r3, [r7, #18]
 8004514:	e006      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
 800451c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004524:	7c7b      	ldrb	r3, [r7, #17]
 8004526:	2b01      	cmp	r3, #1
 8004528:	d105      	bne.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800452a:	4b8d      	ldr	r3, [pc, #564]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800452c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800452e:	4a8c      	ldr	r2, [pc, #560]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004530:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004534:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004542:	4b87      	ldr	r3, [pc, #540]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004548:	f023 0203 	bic.w	r2, r3, #3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	4983      	ldr	r1, [pc, #524]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004552:	4313      	orrs	r3, r2
 8004554:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00a      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004564:	4b7e      	ldr	r3, [pc, #504]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800456a:	f023 020c 	bic.w	r2, r3, #12
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	497b      	ldr	r1, [pc, #492]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004574:	4313      	orrs	r3, r2
 8004576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0304 	and.w	r3, r3, #4
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00a      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004586:	4b76      	ldr	r3, [pc, #472]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800458c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004594:	4972      	ldr	r1, [pc, #456]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00a      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045a8:	4b6d      	ldr	r3, [pc, #436]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b6:	496a      	ldr	r1, [pc, #424]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00a      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045ca:	4b65      	ldr	r3, [pc, #404]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d8:	4961      	ldr	r1, [pc, #388]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00a      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045ec:	4b5c      	ldr	r3, [pc, #368]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fa:	4959      	ldr	r1, [pc, #356]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800460e:	4b54      	ldr	r3, [pc, #336]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004614:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	4950      	ldr	r1, [pc, #320]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800461e:	4313      	orrs	r3, r2
 8004620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00a      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004630:	4b4b      	ldr	r3, [pc, #300]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004636:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800463e:	4948      	ldr	r1, [pc, #288]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004640:	4313      	orrs	r3, r2
 8004642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00a      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004652:	4b43      	ldr	r3, [pc, #268]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004658:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004660:	493f      	ldr	r1, [pc, #252]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d028      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004674:	4b3a      	ldr	r3, [pc, #232]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800467a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004682:	4937      	ldr	r1, [pc, #220]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800468e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004692:	d106      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004694:	4b32      	ldr	r3, [pc, #200]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	4a31      	ldr	r2, [pc, #196]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800469a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800469e:	60d3      	str	r3, [r2, #12]
 80046a0:	e011      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046aa:	d10c      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3304      	adds	r3, #4
 80046b0:	2101      	movs	r1, #1
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 f8a4 	bl	8004800 <RCCEx_PLLSAI1_Config>
 80046b8:	4603      	mov	r3, r0
 80046ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046bc:	7cfb      	ldrb	r3, [r7, #19]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80046c2:	7cfb      	ldrb	r3, [r7, #19]
 80046c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d028      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80046d2:	4b23      	ldr	r3, [pc, #140]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80046d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e0:	491f      	ldr	r1, [pc, #124]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f0:	d106      	bne.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	4a1a      	ldr	r2, [pc, #104]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80046f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046fc:	60d3      	str	r3, [r2, #12]
 80046fe:	e011      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004704:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004708:	d10c      	bne.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3304      	adds	r3, #4
 800470e:	2101      	movs	r1, #1
 8004710:	4618      	mov	r0, r3
 8004712:	f000 f875 	bl	8004800 <RCCEx_PLLSAI1_Config>
 8004716:	4603      	mov	r3, r0
 8004718:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800471a:	7cfb      	ldrb	r3, [r7, #19]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004720:	7cfb      	ldrb	r3, [r7, #19]
 8004722:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d02b      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004736:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800473e:	4908      	ldr	r1, [pc, #32]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004740:	4313      	orrs	r3, r2
 8004742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800474a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800474e:	d109      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004750:	4b03      	ldr	r3, [pc, #12]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4a02      	ldr	r2, [pc, #8]	@ (8004760 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004756:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800475a:	60d3      	str	r3, [r2, #12]
 800475c:	e014      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800475e:	bf00      	nop
 8004760:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004768:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800476c:	d10c      	bne.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3304      	adds	r3, #4
 8004772:	2101      	movs	r1, #1
 8004774:	4618      	mov	r0, r3
 8004776:	f000 f843 	bl	8004800 <RCCEx_PLLSAI1_Config>
 800477a:	4603      	mov	r3, r0
 800477c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800477e:	7cfb      	ldrb	r3, [r7, #19]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004784:	7cfb      	ldrb	r3, [r7, #19]
 8004786:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d01c      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004794:	4b19      	ldr	r3, [pc, #100]	@ (80047fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a2:	4916      	ldr	r1, [pc, #88]	@ (80047fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047b2:	d10c      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3304      	adds	r3, #4
 80047b8:	2102      	movs	r1, #2
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 f820 	bl	8004800 <RCCEx_PLLSAI1_Config>
 80047c0:	4603      	mov	r3, r0
 80047c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047c4:	7cfb      	ldrb	r3, [r7, #19]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80047ca:	7cfb      	ldrb	r3, [r7, #19]
 80047cc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00a      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80047da:	4b08      	ldr	r3, [pc, #32]	@ (80047fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e8:	4904      	ldr	r1, [pc, #16]	@ (80047fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3718      	adds	r7, #24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40021000 	.word	0x40021000

08004800 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800480a:	2300      	movs	r3, #0
 800480c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800480e:	4b74      	ldr	r3, [pc, #464]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d018      	beq.n	800484c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800481a:	4b71      	ldr	r3, [pc, #452]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f003 0203 	and.w	r2, r3, #3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	429a      	cmp	r2, r3
 8004828:	d10d      	bne.n	8004846 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
       ||
 800482e:	2b00      	cmp	r3, #0
 8004830:	d009      	beq.n	8004846 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004832:	4b6b      	ldr	r3, [pc, #428]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
       ||
 8004842:	429a      	cmp	r2, r3
 8004844:	d047      	beq.n	80048d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	73fb      	strb	r3, [r7, #15]
 800484a:	e044      	b.n	80048d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b03      	cmp	r3, #3
 8004852:	d018      	beq.n	8004886 <RCCEx_PLLSAI1_Config+0x86>
 8004854:	2b03      	cmp	r3, #3
 8004856:	d825      	bhi.n	80048a4 <RCCEx_PLLSAI1_Config+0xa4>
 8004858:	2b01      	cmp	r3, #1
 800485a:	d002      	beq.n	8004862 <RCCEx_PLLSAI1_Config+0x62>
 800485c:	2b02      	cmp	r3, #2
 800485e:	d009      	beq.n	8004874 <RCCEx_PLLSAI1_Config+0x74>
 8004860:	e020      	b.n	80048a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004862:	4b5f      	ldr	r3, [pc, #380]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d11d      	bne.n	80048aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004872:	e01a      	b.n	80048aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004874:	4b5a      	ldr	r3, [pc, #360]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800487c:	2b00      	cmp	r3, #0
 800487e:	d116      	bne.n	80048ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004884:	e013      	b.n	80048ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004886:	4b56      	ldr	r3, [pc, #344]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10f      	bne.n	80048b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004892:	4b53      	ldr	r3, [pc, #332]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d109      	bne.n	80048b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048a2:	e006      	b.n	80048b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	73fb      	strb	r3, [r7, #15]
      break;
 80048a8:	e004      	b.n	80048b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048aa:	bf00      	nop
 80048ac:	e002      	b.n	80048b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048ae:	bf00      	nop
 80048b0:	e000      	b.n	80048b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80048b4:	7bfb      	ldrb	r3, [r7, #15]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10d      	bne.n	80048d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80048ba:	4b49      	ldr	r3, [pc, #292]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6819      	ldr	r1, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	3b01      	subs	r3, #1
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	430b      	orrs	r3, r1
 80048d0:	4943      	ldr	r1, [pc, #268]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048d6:	7bfb      	ldrb	r3, [r7, #15]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d17c      	bne.n	80049d6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048dc:	4b40      	ldr	r3, [pc, #256]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a3f      	ldr	r2, [pc, #252]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80048e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048e8:	f7fc fdb2 	bl	8001450 <HAL_GetTick>
 80048ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048ee:	e009      	b.n	8004904 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048f0:	f7fc fdae 	bl	8001450 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d902      	bls.n	8004904 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	73fb      	strb	r3, [r7, #15]
        break;
 8004902:	e005      	b.n	8004910 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004904:	4b36      	ldr	r3, [pc, #216]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1ef      	bne.n	80048f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004910:	7bfb      	ldrb	r3, [r7, #15]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d15f      	bne.n	80049d6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d110      	bne.n	800493e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800491c:	4b30      	ldr	r3, [pc, #192]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004924:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6892      	ldr	r2, [r2, #8]
 800492c:	0211      	lsls	r1, r2, #8
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	68d2      	ldr	r2, [r2, #12]
 8004932:	06d2      	lsls	r2, r2, #27
 8004934:	430a      	orrs	r2, r1
 8004936:	492a      	ldr	r1, [pc, #168]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004938:	4313      	orrs	r3, r2
 800493a:	610b      	str	r3, [r1, #16]
 800493c:	e027      	b.n	800498e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d112      	bne.n	800496a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004944:	4b26      	ldr	r3, [pc, #152]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800494c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6892      	ldr	r2, [r2, #8]
 8004954:	0211      	lsls	r1, r2, #8
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	6912      	ldr	r2, [r2, #16]
 800495a:	0852      	lsrs	r2, r2, #1
 800495c:	3a01      	subs	r2, #1
 800495e:	0552      	lsls	r2, r2, #21
 8004960:	430a      	orrs	r2, r1
 8004962:	491f      	ldr	r1, [pc, #124]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004964:	4313      	orrs	r3, r2
 8004966:	610b      	str	r3, [r1, #16]
 8004968:	e011      	b.n	800498e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800496a:	4b1d      	ldr	r3, [pc, #116]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004972:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6892      	ldr	r2, [r2, #8]
 800497a:	0211      	lsls	r1, r2, #8
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	6952      	ldr	r2, [r2, #20]
 8004980:	0852      	lsrs	r2, r2, #1
 8004982:	3a01      	subs	r2, #1
 8004984:	0652      	lsls	r2, r2, #25
 8004986:	430a      	orrs	r2, r1
 8004988:	4915      	ldr	r1, [pc, #84]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800498a:	4313      	orrs	r3, r2
 800498c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800498e:	4b14      	ldr	r3, [pc, #80]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a13      	ldr	r2, [pc, #76]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004994:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004998:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800499a:	f7fc fd59 	bl	8001450 <HAL_GetTick>
 800499e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049a0:	e009      	b.n	80049b6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049a2:	f7fc fd55 	bl	8001450 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d902      	bls.n	80049b6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	73fb      	strb	r3, [r7, #15]
          break;
 80049b4:	e005      	b.n	80049c2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049b6:	4b0a      	ldr	r3, [pc, #40]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0ef      	beq.n	80049a2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80049c2:	7bfb      	ldrb	r3, [r7, #15]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d106      	bne.n	80049d6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80049c8:	4b05      	ldr	r3, [pc, #20]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ca:	691a      	ldr	r2, [r3, #16]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	4903      	ldr	r1, [pc, #12]	@ (80049e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	40021000 	.word	0x40021000

080049e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e040      	b.n	8004a78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d106      	bne.n	8004a0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fc fb36 	bl	8001078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2224      	movs	r2, #36	@ 0x24
 8004a10:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 0201 	bic.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fe32 	bl	8005694 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 fbd5 	bl	80051e0 <UART_SetConfig>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e01b      	b.n	8004a78 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689a      	ldr	r2, [r3, #8]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 feb1 	bl	80057d8 <UART_CheckIdleState>
 8004a76:	4603      	mov	r3, r0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08a      	sub	sp, #40	@ 0x28
 8004a84:	af02      	add	r7, sp, #8
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a94:	2b20      	cmp	r3, #32
 8004a96:	d177      	bne.n	8004b88 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <HAL_UART_Transmit+0x24>
 8004a9e:	88fb      	ldrh	r3, [r7, #6]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e070      	b.n	8004b8a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2221      	movs	r2, #33	@ 0x21
 8004ab4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ab6:	f7fc fccb 	bl	8001450 <HAL_GetTick>
 8004aba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	88fa      	ldrh	r2, [r7, #6]
 8004ac0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	88fa      	ldrh	r2, [r7, #6]
 8004ac8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad4:	d108      	bne.n	8004ae8 <HAL_UART_Transmit+0x68>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d104      	bne.n	8004ae8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	61bb      	str	r3, [r7, #24]
 8004ae6:	e003      	b.n	8004af0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004af0:	e02f      	b.n	8004b52 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2180      	movs	r1, #128	@ 0x80
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 ff13 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d004      	beq.n	8004b12 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e03b      	b.n	8004b8a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10b      	bne.n	8004b30 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	881a      	ldrh	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b24:	b292      	uxth	r2, r2
 8004b26:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	3302      	adds	r3, #2
 8004b2c:	61bb      	str	r3, [r7, #24]
 8004b2e:	e007      	b.n	8004b40 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	781a      	ldrb	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1c9      	bne.n	8004af2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	9300      	str	r3, [sp, #0]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2200      	movs	r2, #0
 8004b66:	2140      	movs	r1, #64	@ 0x40
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	f000 fedd 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d004      	beq.n	8004b7e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2220      	movs	r2, #32
 8004b78:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e005      	b.n	8004b8a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2220      	movs	r2, #32
 8004b82:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004b84:	2300      	movs	r3, #0
 8004b86:	e000      	b.n	8004b8a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004b88:	2302      	movs	r3, #2
  }
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3720      	adds	r7, #32
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
	...

08004b94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b0ba      	sub	sp, #232	@ 0xe8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004bba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004bbe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004bc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d115      	bne.n	8004bfc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bd4:	f003 0320 	and.w	r3, r3, #32
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00f      	beq.n	8004bfc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004be0:	f003 0320 	and.w	r3, r3, #32
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d009      	beq.n	8004bfc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f000 82ca 	beq.w	8005186 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	4798      	blx	r3
      }
      return;
 8004bfa:	e2c4      	b.n	8005186 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004bfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	f000 8117 	beq.w	8004e34 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d106      	bne.n	8004c20 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004c12:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004c16:	4b85      	ldr	r3, [pc, #532]	@ (8004e2c <HAL_UART_IRQHandler+0x298>)
 8004c18:	4013      	ands	r3, r2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 810a 	beq.w	8004e34 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d011      	beq.n	8004c50 <HAL_UART_IRQHandler+0xbc>
 8004c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c46:	f043 0201 	orr.w	r2, r3, #1
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d011      	beq.n	8004c80 <HAL_UART_IRQHandler+0xec>
 8004c5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00b      	beq.n	8004c80 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c76:	f043 0204 	orr.w	r2, r3, #4
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c84:	f003 0304 	and.w	r3, r3, #4
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d011      	beq.n	8004cb0 <HAL_UART_IRQHandler+0x11c>
 8004c8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c90:	f003 0301 	and.w	r3, r3, #1
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00b      	beq.n	8004cb0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ca6:	f043 0202 	orr.w	r2, r3, #2
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cb4:	f003 0308 	and.w	r3, r3, #8
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d017      	beq.n	8004cec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cc0:	f003 0320 	and.w	r3, r3, #32
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d105      	bne.n	8004cd4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004cc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ccc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00b      	beq.n	8004cec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2208      	movs	r2, #8
 8004cda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ce2:	f043 0208 	orr.w	r2, r3, #8
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d012      	beq.n	8004d1e <HAL_UART_IRQHandler+0x18a>
 8004cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cfc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00c      	beq.n	8004d1e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d14:	f043 0220 	orr.w	r2, r3, #32
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f000 8230 	beq.w	800518a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d2e:	f003 0320 	and.w	r3, r3, #32
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00d      	beq.n	8004d52 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d007      	beq.n	8004d52 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d003      	beq.n	8004d52 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d66:	2b40      	cmp	r3, #64	@ 0x40
 8004d68:	d005      	beq.n	8004d76 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004d6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d6e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d04f      	beq.n	8004e16 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fe43 	bl	8005a02 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d86:	2b40      	cmp	r3, #64	@ 0x40
 8004d88:	d141      	bne.n	8004e0e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3308      	adds	r3, #8
 8004d90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004da0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004da4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004da8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	3308      	adds	r3, #8
 8004db2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004db6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004dba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004dc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004dc6:	e841 2300 	strex	r3, r2, [r1]
 8004dca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004dce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1d9      	bne.n	8004d8a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d013      	beq.n	8004e06 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004de2:	4a13      	ldr	r2, [pc, #76]	@ (8004e30 <HAL_UART_IRQHandler+0x29c>)
 8004de4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fd fb11 	bl	8002412 <HAL_DMA_Abort_IT>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d017      	beq.n	8004e26 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004e00:	4610      	mov	r0, r2
 8004e02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e04:	e00f      	b.n	8004e26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f9d4 	bl	80051b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e0c:	e00b      	b.n	8004e26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f9d0 	bl	80051b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e14:	e007      	b.n	8004e26 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f9cc 	bl	80051b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004e24:	e1b1      	b.n	800518a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e26:	bf00      	nop
    return;
 8004e28:	e1af      	b.n	800518a <HAL_UART_IRQHandler+0x5f6>
 8004e2a:	bf00      	nop
 8004e2c:	04000120 	.word	0x04000120
 8004e30:	08005acb 	.word	0x08005acb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	f040 816a 	bne.w	8005112 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e42:	f003 0310 	and.w	r3, r3, #16
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 8163 	beq.w	8005112 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 815c 	beq.w	8005112 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2210      	movs	r2, #16
 8004e60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6c:	2b40      	cmp	r3, #64	@ 0x40
 8004e6e:	f040 80d4 	bne.w	800501a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e7e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f000 80ad 	beq.w	8004fe2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004e8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e92:	429a      	cmp	r2, r3
 8004e94:	f080 80a5 	bcs.w	8004fe2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f040 8086 	bne.w	8004fc0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ec8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ed0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	461a      	mov	r2, r3
 8004eda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004ee2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004eea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004eee:	e841 2300 	strex	r3, r2, [r1]
 8004ef2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004ef6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1da      	bne.n	8004eb4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3308      	adds	r3, #8
 8004f04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f08:	e853 3f00 	ldrex	r3, [r3]
 8004f0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f2e:	e841 2300 	strex	r3, r2, [r1]
 8004f32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1e1      	bne.n	8004efe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	3308      	adds	r3, #8
 8004f40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f44:	e853 3f00 	ldrex	r3, [r3]
 8004f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3308      	adds	r3, #8
 8004f5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f66:	e841 2300 	strex	r3, r2, [r1]
 8004f6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1e3      	bne.n	8004f3a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2220      	movs	r2, #32
 8004f76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f90:	f023 0310 	bic.w	r3, r3, #16
 8004f94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fa2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fa4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004faa:	e841 2300 	strex	r3, r2, [r1]
 8004fae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004fb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1e4      	bne.n	8004f80 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fd f9eb 	bl	8002396 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	4619      	mov	r1, r3
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f8f4 	bl	80051c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004fe0:	e0d5      	b.n	800518e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fe8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fec:	429a      	cmp	r2, r3
 8004fee:	f040 80ce 	bne.w	800518e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0320 	and.w	r3, r3, #32
 8004ffe:	2b20      	cmp	r3, #32
 8005000:	f040 80c5 	bne.w	800518e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2202      	movs	r2, #2
 8005008:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005010:	4619      	mov	r1, r3
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f8d8 	bl	80051c8 <HAL_UARTEx_RxEventCallback>
      return;
 8005018:	e0b9      	b.n	800518e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005026:	b29b      	uxth	r3, r3
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005034:	b29b      	uxth	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 80ab 	beq.w	8005192 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800503c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 80a6 	beq.w	8005192 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005056:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800505a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005068:	647b      	str	r3, [r7, #68]	@ 0x44
 800506a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800506e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005070:	e841 2300 	strex	r3, r2, [r1]
 8005074:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1e4      	bne.n	8005046 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3308      	adds	r3, #8
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005086:	e853 3f00 	ldrex	r3, [r3]
 800508a:	623b      	str	r3, [r7, #32]
   return(result);
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	f023 0301 	bic.w	r3, r3, #1
 8005092:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3308      	adds	r3, #8
 800509c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80050a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80050a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050a8:	e841 2300 	strex	r3, r2, [r1]
 80050ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1e3      	bne.n	800507c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	e853 3f00 	ldrex	r3, [r3]
 80050d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f023 0310 	bic.w	r3, r3, #16
 80050dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	461a      	mov	r2, r3
 80050e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050ea:	61fb      	str	r3, [r7, #28]
 80050ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ee:	69b9      	ldr	r1, [r7, #24]
 80050f0:	69fa      	ldr	r2, [r7, #28]
 80050f2:	e841 2300 	strex	r3, r2, [r1]
 80050f6:	617b      	str	r3, [r7, #20]
   return(result);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1e4      	bne.n	80050c8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2202      	movs	r2, #2
 8005102:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005104:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005108:	4619      	mov	r1, r3
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f85c 	bl	80051c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005110:	e03f      	b.n	8005192 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00e      	beq.n	800513c <HAL_UART_IRQHandler+0x5a8>
 800511e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d008      	beq.n	800513c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005132:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fd08 	bl	8005b4a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800513a:	e02d      	b.n	8005198 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800513c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00e      	beq.n	8005166 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800514c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005150:	2b00      	cmp	r3, #0
 8005152:	d008      	beq.n	8005166 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d01c      	beq.n	8005196 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	4798      	blx	r3
    }
    return;
 8005164:	e017      	b.n	8005196 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800516a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d012      	beq.n	8005198 <HAL_UART_IRQHandler+0x604>
 8005172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00c      	beq.n	8005198 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fcb9 	bl	8005af6 <UART_EndTransmit_IT>
    return;
 8005184:	e008      	b.n	8005198 <HAL_UART_IRQHandler+0x604>
      return;
 8005186:	bf00      	nop
 8005188:	e006      	b.n	8005198 <HAL_UART_IRQHandler+0x604>
    return;
 800518a:	bf00      	nop
 800518c:	e004      	b.n	8005198 <HAL_UART_IRQHandler+0x604>
      return;
 800518e:	bf00      	nop
 8005190:	e002      	b.n	8005198 <HAL_UART_IRQHandler+0x604>
      return;
 8005192:	bf00      	nop
 8005194:	e000      	b.n	8005198 <HAL_UART_IRQHandler+0x604>
    return;
 8005196:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005198:	37e8      	adds	r7, #232	@ 0xe8
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop

080051a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	460b      	mov	r3, r1
 80051d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051e4:	b08a      	sub	sp, #40	@ 0x28
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051ea:	2300      	movs	r3, #0
 80051ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	431a      	orrs	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	431a      	orrs	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	69db      	ldr	r3, [r3, #28]
 8005204:	4313      	orrs	r3, r2
 8005206:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	4b9e      	ldr	r3, [pc, #632]	@ (8005488 <UART_SetConfig+0x2a8>)
 8005210:	4013      	ands	r3, r2
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	6812      	ldr	r2, [r2, #0]
 8005216:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005218:	430b      	orrs	r3, r1
 800521a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a93      	ldr	r2, [pc, #588]	@ (800548c <UART_SetConfig+0x2ac>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d004      	beq.n	800524c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005248:	4313      	orrs	r3, r2
 800524a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800525c:	430a      	orrs	r2, r1
 800525e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a8a      	ldr	r2, [pc, #552]	@ (8005490 <UART_SetConfig+0x2b0>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d126      	bne.n	80052b8 <UART_SetConfig+0xd8>
 800526a:	4b8a      	ldr	r3, [pc, #552]	@ (8005494 <UART_SetConfig+0x2b4>)
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005270:	f003 0303 	and.w	r3, r3, #3
 8005274:	2b03      	cmp	r3, #3
 8005276:	d81b      	bhi.n	80052b0 <UART_SetConfig+0xd0>
 8005278:	a201      	add	r2, pc, #4	@ (adr r2, 8005280 <UART_SetConfig+0xa0>)
 800527a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800527e:	bf00      	nop
 8005280:	08005291 	.word	0x08005291
 8005284:	080052a1 	.word	0x080052a1
 8005288:	08005299 	.word	0x08005299
 800528c:	080052a9 	.word	0x080052a9
 8005290:	2301      	movs	r3, #1
 8005292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005296:	e0ab      	b.n	80053f0 <UART_SetConfig+0x210>
 8005298:	2302      	movs	r3, #2
 800529a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800529e:	e0a7      	b.n	80053f0 <UART_SetConfig+0x210>
 80052a0:	2304      	movs	r3, #4
 80052a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052a6:	e0a3      	b.n	80053f0 <UART_SetConfig+0x210>
 80052a8:	2308      	movs	r3, #8
 80052aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ae:	e09f      	b.n	80053f0 <UART_SetConfig+0x210>
 80052b0:	2310      	movs	r3, #16
 80052b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052b6:	e09b      	b.n	80053f0 <UART_SetConfig+0x210>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a76      	ldr	r2, [pc, #472]	@ (8005498 <UART_SetConfig+0x2b8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d138      	bne.n	8005334 <UART_SetConfig+0x154>
 80052c2:	4b74      	ldr	r3, [pc, #464]	@ (8005494 <UART_SetConfig+0x2b4>)
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c8:	f003 030c 	and.w	r3, r3, #12
 80052cc:	2b0c      	cmp	r3, #12
 80052ce:	d82d      	bhi.n	800532c <UART_SetConfig+0x14c>
 80052d0:	a201      	add	r2, pc, #4	@ (adr r2, 80052d8 <UART_SetConfig+0xf8>)
 80052d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d6:	bf00      	nop
 80052d8:	0800530d 	.word	0x0800530d
 80052dc:	0800532d 	.word	0x0800532d
 80052e0:	0800532d 	.word	0x0800532d
 80052e4:	0800532d 	.word	0x0800532d
 80052e8:	0800531d 	.word	0x0800531d
 80052ec:	0800532d 	.word	0x0800532d
 80052f0:	0800532d 	.word	0x0800532d
 80052f4:	0800532d 	.word	0x0800532d
 80052f8:	08005315 	.word	0x08005315
 80052fc:	0800532d 	.word	0x0800532d
 8005300:	0800532d 	.word	0x0800532d
 8005304:	0800532d 	.word	0x0800532d
 8005308:	08005325 	.word	0x08005325
 800530c:	2300      	movs	r3, #0
 800530e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005312:	e06d      	b.n	80053f0 <UART_SetConfig+0x210>
 8005314:	2302      	movs	r3, #2
 8005316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800531a:	e069      	b.n	80053f0 <UART_SetConfig+0x210>
 800531c:	2304      	movs	r3, #4
 800531e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005322:	e065      	b.n	80053f0 <UART_SetConfig+0x210>
 8005324:	2308      	movs	r3, #8
 8005326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800532a:	e061      	b.n	80053f0 <UART_SetConfig+0x210>
 800532c:	2310      	movs	r3, #16
 800532e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005332:	e05d      	b.n	80053f0 <UART_SetConfig+0x210>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a58      	ldr	r2, [pc, #352]	@ (800549c <UART_SetConfig+0x2bc>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d125      	bne.n	800538a <UART_SetConfig+0x1aa>
 800533e:	4b55      	ldr	r3, [pc, #340]	@ (8005494 <UART_SetConfig+0x2b4>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005344:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005348:	2b30      	cmp	r3, #48	@ 0x30
 800534a:	d016      	beq.n	800537a <UART_SetConfig+0x19a>
 800534c:	2b30      	cmp	r3, #48	@ 0x30
 800534e:	d818      	bhi.n	8005382 <UART_SetConfig+0x1a2>
 8005350:	2b20      	cmp	r3, #32
 8005352:	d00a      	beq.n	800536a <UART_SetConfig+0x18a>
 8005354:	2b20      	cmp	r3, #32
 8005356:	d814      	bhi.n	8005382 <UART_SetConfig+0x1a2>
 8005358:	2b00      	cmp	r3, #0
 800535a:	d002      	beq.n	8005362 <UART_SetConfig+0x182>
 800535c:	2b10      	cmp	r3, #16
 800535e:	d008      	beq.n	8005372 <UART_SetConfig+0x192>
 8005360:	e00f      	b.n	8005382 <UART_SetConfig+0x1a2>
 8005362:	2300      	movs	r3, #0
 8005364:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005368:	e042      	b.n	80053f0 <UART_SetConfig+0x210>
 800536a:	2302      	movs	r3, #2
 800536c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005370:	e03e      	b.n	80053f0 <UART_SetConfig+0x210>
 8005372:	2304      	movs	r3, #4
 8005374:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005378:	e03a      	b.n	80053f0 <UART_SetConfig+0x210>
 800537a:	2308      	movs	r3, #8
 800537c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005380:	e036      	b.n	80053f0 <UART_SetConfig+0x210>
 8005382:	2310      	movs	r3, #16
 8005384:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005388:	e032      	b.n	80053f0 <UART_SetConfig+0x210>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a3f      	ldr	r2, [pc, #252]	@ (800548c <UART_SetConfig+0x2ac>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d12a      	bne.n	80053ea <UART_SetConfig+0x20a>
 8005394:	4b3f      	ldr	r3, [pc, #252]	@ (8005494 <UART_SetConfig+0x2b4>)
 8005396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800539a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800539e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053a2:	d01a      	beq.n	80053da <UART_SetConfig+0x1fa>
 80053a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053a8:	d81b      	bhi.n	80053e2 <UART_SetConfig+0x202>
 80053aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ae:	d00c      	beq.n	80053ca <UART_SetConfig+0x1ea>
 80053b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053b4:	d815      	bhi.n	80053e2 <UART_SetConfig+0x202>
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <UART_SetConfig+0x1e2>
 80053ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053be:	d008      	beq.n	80053d2 <UART_SetConfig+0x1f2>
 80053c0:	e00f      	b.n	80053e2 <UART_SetConfig+0x202>
 80053c2:	2300      	movs	r3, #0
 80053c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053c8:	e012      	b.n	80053f0 <UART_SetConfig+0x210>
 80053ca:	2302      	movs	r3, #2
 80053cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053d0:	e00e      	b.n	80053f0 <UART_SetConfig+0x210>
 80053d2:	2304      	movs	r3, #4
 80053d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053d8:	e00a      	b.n	80053f0 <UART_SetConfig+0x210>
 80053da:	2308      	movs	r3, #8
 80053dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053e0:	e006      	b.n	80053f0 <UART_SetConfig+0x210>
 80053e2:	2310      	movs	r3, #16
 80053e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053e8:	e002      	b.n	80053f0 <UART_SetConfig+0x210>
 80053ea:	2310      	movs	r3, #16
 80053ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a25      	ldr	r2, [pc, #148]	@ (800548c <UART_SetConfig+0x2ac>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	f040 808a 	bne.w	8005510 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005400:	2b08      	cmp	r3, #8
 8005402:	d824      	bhi.n	800544e <UART_SetConfig+0x26e>
 8005404:	a201      	add	r2, pc, #4	@ (adr r2, 800540c <UART_SetConfig+0x22c>)
 8005406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540a:	bf00      	nop
 800540c:	08005431 	.word	0x08005431
 8005410:	0800544f 	.word	0x0800544f
 8005414:	08005439 	.word	0x08005439
 8005418:	0800544f 	.word	0x0800544f
 800541c:	0800543f 	.word	0x0800543f
 8005420:	0800544f 	.word	0x0800544f
 8005424:	0800544f 	.word	0x0800544f
 8005428:	0800544f 	.word	0x0800544f
 800542c:	08005447 	.word	0x08005447
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005430:	f7fe ff10 	bl	8004254 <HAL_RCC_GetPCLK1Freq>
 8005434:	61f8      	str	r0, [r7, #28]
        break;
 8005436:	e010      	b.n	800545a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005438:	4b19      	ldr	r3, [pc, #100]	@ (80054a0 <UART_SetConfig+0x2c0>)
 800543a:	61fb      	str	r3, [r7, #28]
        break;
 800543c:	e00d      	b.n	800545a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800543e:	f7fe fe71 	bl	8004124 <HAL_RCC_GetSysClockFreq>
 8005442:	61f8      	str	r0, [r7, #28]
        break;
 8005444:	e009      	b.n	800545a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005446:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800544a:	61fb      	str	r3, [r7, #28]
        break;
 800544c:	e005      	b.n	800545a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800544e:	2300      	movs	r3, #0
 8005450:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005458:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8109 	beq.w	8005674 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	005b      	lsls	r3, r3, #1
 800546a:	4413      	add	r3, r2
 800546c:	69fa      	ldr	r2, [r7, #28]
 800546e:	429a      	cmp	r2, r3
 8005470:	d305      	bcc.n	800547e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	429a      	cmp	r2, r3
 800547c:	d912      	bls.n	80054a4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005484:	e0f6      	b.n	8005674 <UART_SetConfig+0x494>
 8005486:	bf00      	nop
 8005488:	efff69f3 	.word	0xefff69f3
 800548c:	40008000 	.word	0x40008000
 8005490:	40013800 	.word	0x40013800
 8005494:	40021000 	.word	0x40021000
 8005498:	40004400 	.word	0x40004400
 800549c:	40004800 	.word	0x40004800
 80054a0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	2200      	movs	r2, #0
 80054a8:	461c      	mov	r4, r3
 80054aa:	4615      	mov	r5, r2
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	022b      	lsls	r3, r5, #8
 80054b6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80054ba:	0222      	lsls	r2, r4, #8
 80054bc:	68f9      	ldr	r1, [r7, #12]
 80054be:	6849      	ldr	r1, [r1, #4]
 80054c0:	0849      	lsrs	r1, r1, #1
 80054c2:	2000      	movs	r0, #0
 80054c4:	4688      	mov	r8, r1
 80054c6:	4681      	mov	r9, r0
 80054c8:	eb12 0a08 	adds.w	sl, r2, r8
 80054cc:	eb43 0b09 	adc.w	fp, r3, r9
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	607a      	str	r2, [r7, #4]
 80054da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054de:	4650      	mov	r0, sl
 80054e0:	4659      	mov	r1, fp
 80054e2:	f7fa fe73 	bl	80001cc <__aeabi_uldivmod>
 80054e6:	4602      	mov	r2, r0
 80054e8:	460b      	mov	r3, r1
 80054ea:	4613      	mov	r3, r2
 80054ec:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054f4:	d308      	bcc.n	8005508 <UART_SetConfig+0x328>
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054fc:	d204      	bcs.n	8005508 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	60da      	str	r2, [r3, #12]
 8005506:	e0b5      	b.n	8005674 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800550e:	e0b1      	b.n	8005674 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	69db      	ldr	r3, [r3, #28]
 8005514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005518:	d15d      	bne.n	80055d6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800551a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800551e:	2b08      	cmp	r3, #8
 8005520:	d827      	bhi.n	8005572 <UART_SetConfig+0x392>
 8005522:	a201      	add	r2, pc, #4	@ (adr r2, 8005528 <UART_SetConfig+0x348>)
 8005524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005528:	0800554d 	.word	0x0800554d
 800552c:	08005555 	.word	0x08005555
 8005530:	0800555d 	.word	0x0800555d
 8005534:	08005573 	.word	0x08005573
 8005538:	08005563 	.word	0x08005563
 800553c:	08005573 	.word	0x08005573
 8005540:	08005573 	.word	0x08005573
 8005544:	08005573 	.word	0x08005573
 8005548:	0800556b 	.word	0x0800556b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800554c:	f7fe fe82 	bl	8004254 <HAL_RCC_GetPCLK1Freq>
 8005550:	61f8      	str	r0, [r7, #28]
        break;
 8005552:	e014      	b.n	800557e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005554:	f7fe fe94 	bl	8004280 <HAL_RCC_GetPCLK2Freq>
 8005558:	61f8      	str	r0, [r7, #28]
        break;
 800555a:	e010      	b.n	800557e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800555c:	4b4c      	ldr	r3, [pc, #304]	@ (8005690 <UART_SetConfig+0x4b0>)
 800555e:	61fb      	str	r3, [r7, #28]
        break;
 8005560:	e00d      	b.n	800557e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005562:	f7fe fddf 	bl	8004124 <HAL_RCC_GetSysClockFreq>
 8005566:	61f8      	str	r0, [r7, #28]
        break;
 8005568:	e009      	b.n	800557e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800556a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800556e:	61fb      	str	r3, [r7, #28]
        break;
 8005570:	e005      	b.n	800557e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8005572:	2300      	movs	r3, #0
 8005574:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800557c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d077      	beq.n	8005674 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	005a      	lsls	r2, r3, #1
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	085b      	lsrs	r3, r3, #1
 800558e:	441a      	add	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	fbb2 f3f3 	udiv	r3, r2, r3
 8005598:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	2b0f      	cmp	r3, #15
 800559e:	d916      	bls.n	80055ce <UART_SetConfig+0x3ee>
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055a6:	d212      	bcs.n	80055ce <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	f023 030f 	bic.w	r3, r3, #15
 80055b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	085b      	lsrs	r3, r3, #1
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	f003 0307 	and.w	r3, r3, #7
 80055bc:	b29a      	uxth	r2, r3
 80055be:	8afb      	ldrh	r3, [r7, #22]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	8afa      	ldrh	r2, [r7, #22]
 80055ca:	60da      	str	r2, [r3, #12]
 80055cc:	e052      	b.n	8005674 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80055d4:	e04e      	b.n	8005674 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80055da:	2b08      	cmp	r3, #8
 80055dc:	d827      	bhi.n	800562e <UART_SetConfig+0x44e>
 80055de:	a201      	add	r2, pc, #4	@ (adr r2, 80055e4 <UART_SetConfig+0x404>)
 80055e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e4:	08005609 	.word	0x08005609
 80055e8:	08005611 	.word	0x08005611
 80055ec:	08005619 	.word	0x08005619
 80055f0:	0800562f 	.word	0x0800562f
 80055f4:	0800561f 	.word	0x0800561f
 80055f8:	0800562f 	.word	0x0800562f
 80055fc:	0800562f 	.word	0x0800562f
 8005600:	0800562f 	.word	0x0800562f
 8005604:	08005627 	.word	0x08005627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005608:	f7fe fe24 	bl	8004254 <HAL_RCC_GetPCLK1Freq>
 800560c:	61f8      	str	r0, [r7, #28]
        break;
 800560e:	e014      	b.n	800563a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005610:	f7fe fe36 	bl	8004280 <HAL_RCC_GetPCLK2Freq>
 8005614:	61f8      	str	r0, [r7, #28]
        break;
 8005616:	e010      	b.n	800563a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005618:	4b1d      	ldr	r3, [pc, #116]	@ (8005690 <UART_SetConfig+0x4b0>)
 800561a:	61fb      	str	r3, [r7, #28]
        break;
 800561c:	e00d      	b.n	800563a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800561e:	f7fe fd81 	bl	8004124 <HAL_RCC_GetSysClockFreq>
 8005622:	61f8      	str	r0, [r7, #28]
        break;
 8005624:	e009      	b.n	800563a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800562a:	61fb      	str	r3, [r7, #28]
        break;
 800562c:	e005      	b.n	800563a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800562e:	2300      	movs	r3, #0
 8005630:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005638:	bf00      	nop
    }

    if (pclk != 0U)
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d019      	beq.n	8005674 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	085a      	lsrs	r2, r3, #1
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	441a      	add	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005652:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	2b0f      	cmp	r3, #15
 8005658:	d909      	bls.n	800566e <UART_SetConfig+0x48e>
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005660:	d205      	bcs.n	800566e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	60da      	str	r2, [r3, #12]
 800566c:	e002      	b.n	8005674 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005680:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005684:	4618      	mov	r0, r3
 8005686:	3728      	adds	r7, #40	@ 0x28
 8005688:	46bd      	mov	sp, r7
 800568a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800568e:	bf00      	nop
 8005690:	00f42400 	.word	0x00f42400

08005694 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00a      	beq.n	80056be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	430a      	orrs	r2, r1
 80056bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00a      	beq.n	80056e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00a      	beq.n	8005702 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	430a      	orrs	r2, r1
 8005700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005706:	f003 0304 	and.w	r3, r3, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00a      	beq.n	8005724 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00a      	beq.n	8005746 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574a:	f003 0320 	and.w	r3, r3, #32
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	430a      	orrs	r2, r1
 8005766:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01a      	beq.n	80057aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	430a      	orrs	r2, r1
 8005788:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005792:	d10a      	bne.n	80057aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	430a      	orrs	r2, r1
 80057ca:	605a      	str	r2, [r3, #4]
  }
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b098      	sub	sp, #96	@ 0x60
 80057dc:	af02      	add	r7, sp, #8
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057e8:	f7fb fe32 	bl	8001450 <HAL_GetTick>
 80057ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0308 	and.w	r3, r3, #8
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d12e      	bne.n	800585a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005804:	2200      	movs	r2, #0
 8005806:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f88c 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d021      	beq.n	800585a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800582a:	653b      	str	r3, [r7, #80]	@ 0x50
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	461a      	mov	r2, r3
 8005832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005834:	647b      	str	r3, [r7, #68]	@ 0x44
 8005836:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005838:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800583a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800583c:	e841 2300 	strex	r3, r2, [r1]
 8005840:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1e6      	bne.n	8005816 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2220      	movs	r2, #32
 800584c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e062      	b.n	8005920 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b04      	cmp	r3, #4
 8005866:	d149      	bne.n	80058fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005868:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005870:	2200      	movs	r2, #0
 8005872:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f856 	bl	8005928 <UART_WaitOnFlagUntilTimeout>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d03c      	beq.n	80058fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	623b      	str	r3, [r7, #32]
   return(result);
 8005890:	6a3b      	ldr	r3, [r7, #32]
 8005892:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80058a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e6      	bne.n	8005882 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3308      	adds	r3, #8
 80058ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	e853 3f00 	ldrex	r3, [r3]
 80058c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0301 	bic.w	r3, r3, #1
 80058ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3308      	adds	r3, #8
 80058d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058d4:	61fa      	str	r2, [r7, #28]
 80058d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d8:	69b9      	ldr	r1, [r7, #24]
 80058da:	69fa      	ldr	r2, [r7, #28]
 80058dc:	e841 2300 	strex	r3, r2, [r1]
 80058e0:	617b      	str	r3, [r7, #20]
   return(result);
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e5      	bne.n	80058b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e011      	b.n	8005920 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2220      	movs	r2, #32
 8005906:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3758      	adds	r7, #88	@ 0x58
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	4613      	mov	r3, r2
 8005936:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005938:	e04f      	b.n	80059da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005940:	d04b      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005942:	f7fb fd85 	bl	8001450 <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	429a      	cmp	r2, r3
 8005950:	d302      	bcc.n	8005958 <UART_WaitOnFlagUntilTimeout+0x30>
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e04e      	b.n	80059fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b00      	cmp	r3, #0
 8005968:	d037      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0xb2>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b80      	cmp	r3, #128	@ 0x80
 800596e:	d034      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0xb2>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b40      	cmp	r3, #64	@ 0x40
 8005974:	d031      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	f003 0308 	and.w	r3, r3, #8
 8005980:	2b08      	cmp	r3, #8
 8005982:	d110      	bne.n	80059a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2208      	movs	r2, #8
 800598a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 f838 	bl	8005a02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2208      	movs	r2, #8
 8005996:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e029      	b.n	80059fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059b4:	d111      	bne.n	80059da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f81e 	bl	8005a02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e00f      	b.n	80059fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69da      	ldr	r2, [r3, #28]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	4013      	ands	r3, r2
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	bf0c      	ite	eq
 80059ea:	2301      	moveq	r3, #1
 80059ec:	2300      	movne	r3, #0
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	461a      	mov	r2, r3
 80059f2:	79fb      	ldrb	r3, [r7, #7]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d0a0      	beq.n	800593a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b095      	sub	sp, #84	@ 0x54
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a12:	e853 3f00 	ldrex	r3, [r3]
 8005a16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	461a      	mov	r2, r3
 8005a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a28:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a30:	e841 2300 	strex	r3, r2, [r1]
 8005a34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1e6      	bne.n	8005a0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3308      	adds	r3, #8
 8005a42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	e853 3f00 	ldrex	r3, [r3]
 8005a4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	f023 0301 	bic.w	r3, r3, #1
 8005a52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	3308      	adds	r3, #8
 8005a5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a64:	e841 2300 	strex	r3, r2, [r1]
 8005a68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1e5      	bne.n	8005a3c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d118      	bne.n	8005aaa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	f023 0310 	bic.w	r3, r3, #16
 8005a8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a96:	61bb      	str	r3, [r7, #24]
 8005a98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6979      	ldr	r1, [r7, #20]
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	613b      	str	r3, [r7, #16]
   return(result);
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e6      	bne.n	8005a78 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005abe:	bf00      	nop
 8005ac0:	3754      	adds	r7, #84	@ 0x54
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b084      	sub	sp, #16
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f7ff fb63 	bl	80051b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aee:	bf00      	nop
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b088      	sub	sp, #32
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	e853 3f00 	ldrex	r3, [r3]
 8005b0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b20:	6979      	ldr	r1, [r7, #20]
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	e841 2300 	strex	r3, r2, [r1]
 8005b28:	613b      	str	r3, [r7, #16]
   return(result);
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1e6      	bne.n	8005afe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2220      	movs	r2, #32
 8005b34:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f7ff fb2f 	bl	80051a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b42:	bf00      	nop
 8005b44:	3720      	adds	r7, #32
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b083      	sub	sp, #12
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005b52:	bf00      	nop
 8005b54:	370c      	adds	r7, #12
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
	...

08005b60 <std>:
 8005b60:	2300      	movs	r3, #0
 8005b62:	b510      	push	{r4, lr}
 8005b64:	4604      	mov	r4, r0
 8005b66:	e9c0 3300 	strd	r3, r3, [r0]
 8005b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b6e:	6083      	str	r3, [r0, #8]
 8005b70:	8181      	strh	r1, [r0, #12]
 8005b72:	6643      	str	r3, [r0, #100]	@ 0x64
 8005b74:	81c2      	strh	r2, [r0, #14]
 8005b76:	6183      	str	r3, [r0, #24]
 8005b78:	4619      	mov	r1, r3
 8005b7a:	2208      	movs	r2, #8
 8005b7c:	305c      	adds	r0, #92	@ 0x5c
 8005b7e:	f000 f9b0 	bl	8005ee2 <memset>
 8005b82:	4b0d      	ldr	r3, [pc, #52]	@ (8005bb8 <std+0x58>)
 8005b84:	6263      	str	r3, [r4, #36]	@ 0x24
 8005b86:	4b0d      	ldr	r3, [pc, #52]	@ (8005bbc <std+0x5c>)
 8005b88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc0 <std+0x60>)
 8005b8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc4 <std+0x64>)
 8005b90:	6323      	str	r3, [r4, #48]	@ 0x30
 8005b92:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc8 <std+0x68>)
 8005b94:	6224      	str	r4, [r4, #32]
 8005b96:	429c      	cmp	r4, r3
 8005b98:	d006      	beq.n	8005ba8 <std+0x48>
 8005b9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005b9e:	4294      	cmp	r4, r2
 8005ba0:	d002      	beq.n	8005ba8 <std+0x48>
 8005ba2:	33d0      	adds	r3, #208	@ 0xd0
 8005ba4:	429c      	cmp	r4, r3
 8005ba6:	d105      	bne.n	8005bb4 <std+0x54>
 8005ba8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bb0:	f000 ba10 	b.w	8005fd4 <__retarget_lock_init_recursive>
 8005bb4:	bd10      	pop	{r4, pc}
 8005bb6:	bf00      	nop
 8005bb8:	08005e5d 	.word	0x08005e5d
 8005bbc:	08005e7f 	.word	0x08005e7f
 8005bc0:	08005eb7 	.word	0x08005eb7
 8005bc4:	08005edb 	.word	0x08005edb
 8005bc8:	2000021c 	.word	0x2000021c

08005bcc <stdio_exit_handler>:
 8005bcc:	4a02      	ldr	r2, [pc, #8]	@ (8005bd8 <stdio_exit_handler+0xc>)
 8005bce:	4903      	ldr	r1, [pc, #12]	@ (8005bdc <stdio_exit_handler+0x10>)
 8005bd0:	4803      	ldr	r0, [pc, #12]	@ (8005be0 <stdio_exit_handler+0x14>)
 8005bd2:	f000 b869 	b.w	8005ca8 <_fwalk_sglue>
 8005bd6:	bf00      	nop
 8005bd8:	20000018 	.word	0x20000018
 8005bdc:	080062e5 	.word	0x080062e5
 8005be0:	20000028 	.word	0x20000028

08005be4 <cleanup_stdio>:
 8005be4:	6841      	ldr	r1, [r0, #4]
 8005be6:	4b0c      	ldr	r3, [pc, #48]	@ (8005c18 <cleanup_stdio+0x34>)
 8005be8:	4299      	cmp	r1, r3
 8005bea:	b510      	push	{r4, lr}
 8005bec:	4604      	mov	r4, r0
 8005bee:	d001      	beq.n	8005bf4 <cleanup_stdio+0x10>
 8005bf0:	f000 fb78 	bl	80062e4 <_fflush_r>
 8005bf4:	68a1      	ldr	r1, [r4, #8]
 8005bf6:	4b09      	ldr	r3, [pc, #36]	@ (8005c1c <cleanup_stdio+0x38>)
 8005bf8:	4299      	cmp	r1, r3
 8005bfa:	d002      	beq.n	8005c02 <cleanup_stdio+0x1e>
 8005bfc:	4620      	mov	r0, r4
 8005bfe:	f000 fb71 	bl	80062e4 <_fflush_r>
 8005c02:	68e1      	ldr	r1, [r4, #12]
 8005c04:	4b06      	ldr	r3, [pc, #24]	@ (8005c20 <cleanup_stdio+0x3c>)
 8005c06:	4299      	cmp	r1, r3
 8005c08:	d004      	beq.n	8005c14 <cleanup_stdio+0x30>
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c10:	f000 bb68 	b.w	80062e4 <_fflush_r>
 8005c14:	bd10      	pop	{r4, pc}
 8005c16:	bf00      	nop
 8005c18:	2000021c 	.word	0x2000021c
 8005c1c:	20000284 	.word	0x20000284
 8005c20:	200002ec 	.word	0x200002ec

08005c24 <global_stdio_init.part.0>:
 8005c24:	b510      	push	{r4, lr}
 8005c26:	4b0b      	ldr	r3, [pc, #44]	@ (8005c54 <global_stdio_init.part.0+0x30>)
 8005c28:	4c0b      	ldr	r4, [pc, #44]	@ (8005c58 <global_stdio_init.part.0+0x34>)
 8005c2a:	4a0c      	ldr	r2, [pc, #48]	@ (8005c5c <global_stdio_init.part.0+0x38>)
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	4620      	mov	r0, r4
 8005c30:	2200      	movs	r2, #0
 8005c32:	2104      	movs	r1, #4
 8005c34:	f7ff ff94 	bl	8005b60 <std>
 8005c38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	2109      	movs	r1, #9
 8005c40:	f7ff ff8e 	bl	8005b60 <std>
 8005c44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c48:	2202      	movs	r2, #2
 8005c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c4e:	2112      	movs	r1, #18
 8005c50:	f7ff bf86 	b.w	8005b60 <std>
 8005c54:	20000354 	.word	0x20000354
 8005c58:	2000021c 	.word	0x2000021c
 8005c5c:	08005bcd 	.word	0x08005bcd

08005c60 <__sfp_lock_acquire>:
 8005c60:	4801      	ldr	r0, [pc, #4]	@ (8005c68 <__sfp_lock_acquire+0x8>)
 8005c62:	f000 b9b8 	b.w	8005fd6 <__retarget_lock_acquire_recursive>
 8005c66:	bf00      	nop
 8005c68:	2000035d 	.word	0x2000035d

08005c6c <__sfp_lock_release>:
 8005c6c:	4801      	ldr	r0, [pc, #4]	@ (8005c74 <__sfp_lock_release+0x8>)
 8005c6e:	f000 b9b3 	b.w	8005fd8 <__retarget_lock_release_recursive>
 8005c72:	bf00      	nop
 8005c74:	2000035d 	.word	0x2000035d

08005c78 <__sinit>:
 8005c78:	b510      	push	{r4, lr}
 8005c7a:	4604      	mov	r4, r0
 8005c7c:	f7ff fff0 	bl	8005c60 <__sfp_lock_acquire>
 8005c80:	6a23      	ldr	r3, [r4, #32]
 8005c82:	b11b      	cbz	r3, 8005c8c <__sinit+0x14>
 8005c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c88:	f7ff bff0 	b.w	8005c6c <__sfp_lock_release>
 8005c8c:	4b04      	ldr	r3, [pc, #16]	@ (8005ca0 <__sinit+0x28>)
 8005c8e:	6223      	str	r3, [r4, #32]
 8005c90:	4b04      	ldr	r3, [pc, #16]	@ (8005ca4 <__sinit+0x2c>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1f5      	bne.n	8005c84 <__sinit+0xc>
 8005c98:	f7ff ffc4 	bl	8005c24 <global_stdio_init.part.0>
 8005c9c:	e7f2      	b.n	8005c84 <__sinit+0xc>
 8005c9e:	bf00      	nop
 8005ca0:	08005be5 	.word	0x08005be5
 8005ca4:	20000354 	.word	0x20000354

08005ca8 <_fwalk_sglue>:
 8005ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cac:	4607      	mov	r7, r0
 8005cae:	4688      	mov	r8, r1
 8005cb0:	4614      	mov	r4, r2
 8005cb2:	2600      	movs	r6, #0
 8005cb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cb8:	f1b9 0901 	subs.w	r9, r9, #1
 8005cbc:	d505      	bpl.n	8005cca <_fwalk_sglue+0x22>
 8005cbe:	6824      	ldr	r4, [r4, #0]
 8005cc0:	2c00      	cmp	r4, #0
 8005cc2:	d1f7      	bne.n	8005cb4 <_fwalk_sglue+0xc>
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cca:	89ab      	ldrh	r3, [r5, #12]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d907      	bls.n	8005ce0 <_fwalk_sglue+0x38>
 8005cd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	d003      	beq.n	8005ce0 <_fwalk_sglue+0x38>
 8005cd8:	4629      	mov	r1, r5
 8005cda:	4638      	mov	r0, r7
 8005cdc:	47c0      	blx	r8
 8005cde:	4306      	orrs	r6, r0
 8005ce0:	3568      	adds	r5, #104	@ 0x68
 8005ce2:	e7e9      	b.n	8005cb8 <_fwalk_sglue+0x10>

08005ce4 <setbuf>:
 8005ce4:	fab1 f281 	clz	r2, r1
 8005ce8:	0952      	lsrs	r2, r2, #5
 8005cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cee:	0052      	lsls	r2, r2, #1
 8005cf0:	f000 b800 	b.w	8005cf4 <setvbuf>

08005cf4 <setvbuf>:
 8005cf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005cf8:	461d      	mov	r5, r3
 8005cfa:	4b57      	ldr	r3, [pc, #348]	@ (8005e58 <setvbuf+0x164>)
 8005cfc:	681f      	ldr	r7, [r3, #0]
 8005cfe:	4604      	mov	r4, r0
 8005d00:	460e      	mov	r6, r1
 8005d02:	4690      	mov	r8, r2
 8005d04:	b127      	cbz	r7, 8005d10 <setvbuf+0x1c>
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	b913      	cbnz	r3, 8005d10 <setvbuf+0x1c>
 8005d0a:	4638      	mov	r0, r7
 8005d0c:	f7ff ffb4 	bl	8005c78 <__sinit>
 8005d10:	f1b8 0f02 	cmp.w	r8, #2
 8005d14:	d006      	beq.n	8005d24 <setvbuf+0x30>
 8005d16:	f1b8 0f01 	cmp.w	r8, #1
 8005d1a:	f200 809a 	bhi.w	8005e52 <setvbuf+0x15e>
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	f2c0 8097 	blt.w	8005e52 <setvbuf+0x15e>
 8005d24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d26:	07d9      	lsls	r1, r3, #31
 8005d28:	d405      	bmi.n	8005d36 <setvbuf+0x42>
 8005d2a:	89a3      	ldrh	r3, [r4, #12]
 8005d2c:	059a      	lsls	r2, r3, #22
 8005d2e:	d402      	bmi.n	8005d36 <setvbuf+0x42>
 8005d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d32:	f000 f950 	bl	8005fd6 <__retarget_lock_acquire_recursive>
 8005d36:	4621      	mov	r1, r4
 8005d38:	4638      	mov	r0, r7
 8005d3a:	f000 fad3 	bl	80062e4 <_fflush_r>
 8005d3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d40:	b141      	cbz	r1, 8005d54 <setvbuf+0x60>
 8005d42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d46:	4299      	cmp	r1, r3
 8005d48:	d002      	beq.n	8005d50 <setvbuf+0x5c>
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	f000 f946 	bl	8005fdc <_free_r>
 8005d50:	2300      	movs	r3, #0
 8005d52:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d54:	2300      	movs	r3, #0
 8005d56:	61a3      	str	r3, [r4, #24]
 8005d58:	6063      	str	r3, [r4, #4]
 8005d5a:	89a3      	ldrh	r3, [r4, #12]
 8005d5c:	061b      	lsls	r3, r3, #24
 8005d5e:	d503      	bpl.n	8005d68 <setvbuf+0x74>
 8005d60:	6921      	ldr	r1, [r4, #16]
 8005d62:	4638      	mov	r0, r7
 8005d64:	f000 f93a 	bl	8005fdc <_free_r>
 8005d68:	89a3      	ldrh	r3, [r4, #12]
 8005d6a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005d6e:	f023 0303 	bic.w	r3, r3, #3
 8005d72:	f1b8 0f02 	cmp.w	r8, #2
 8005d76:	81a3      	strh	r3, [r4, #12]
 8005d78:	d061      	beq.n	8005e3e <setvbuf+0x14a>
 8005d7a:	ab01      	add	r3, sp, #4
 8005d7c:	466a      	mov	r2, sp
 8005d7e:	4621      	mov	r1, r4
 8005d80:	4638      	mov	r0, r7
 8005d82:	f000 fad7 	bl	8006334 <__swhatbuf_r>
 8005d86:	89a3      	ldrh	r3, [r4, #12]
 8005d88:	4318      	orrs	r0, r3
 8005d8a:	81a0      	strh	r0, [r4, #12]
 8005d8c:	bb2d      	cbnz	r5, 8005dda <setvbuf+0xe6>
 8005d8e:	9d00      	ldr	r5, [sp, #0]
 8005d90:	4628      	mov	r0, r5
 8005d92:	f000 f96d 	bl	8006070 <malloc>
 8005d96:	4606      	mov	r6, r0
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	d152      	bne.n	8005e42 <setvbuf+0x14e>
 8005d9c:	f8dd 9000 	ldr.w	r9, [sp]
 8005da0:	45a9      	cmp	r9, r5
 8005da2:	d140      	bne.n	8005e26 <setvbuf+0x132>
 8005da4:	f04f 35ff 	mov.w	r5, #4294967295
 8005da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dac:	f043 0202 	orr.w	r2, r3, #2
 8005db0:	81a2      	strh	r2, [r4, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	60a2      	str	r2, [r4, #8]
 8005db6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005dba:	6022      	str	r2, [r4, #0]
 8005dbc:	6122      	str	r2, [r4, #16]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	6162      	str	r2, [r4, #20]
 8005dc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005dc4:	07d6      	lsls	r6, r2, #31
 8005dc6:	d404      	bmi.n	8005dd2 <setvbuf+0xde>
 8005dc8:	0598      	lsls	r0, r3, #22
 8005dca:	d402      	bmi.n	8005dd2 <setvbuf+0xde>
 8005dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dce:	f000 f903 	bl	8005fd8 <__retarget_lock_release_recursive>
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	b003      	add	sp, #12
 8005dd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dda:	2e00      	cmp	r6, #0
 8005ddc:	d0d8      	beq.n	8005d90 <setvbuf+0x9c>
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	b913      	cbnz	r3, 8005de8 <setvbuf+0xf4>
 8005de2:	4638      	mov	r0, r7
 8005de4:	f7ff ff48 	bl	8005c78 <__sinit>
 8005de8:	f1b8 0f01 	cmp.w	r8, #1
 8005dec:	bf08      	it	eq
 8005dee:	89a3      	ldrheq	r3, [r4, #12]
 8005df0:	6026      	str	r6, [r4, #0]
 8005df2:	bf04      	itt	eq
 8005df4:	f043 0301 	orreq.w	r3, r3, #1
 8005df8:	81a3      	strheq	r3, [r4, #12]
 8005dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dfe:	f013 0208 	ands.w	r2, r3, #8
 8005e02:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005e06:	d01e      	beq.n	8005e46 <setvbuf+0x152>
 8005e08:	07d9      	lsls	r1, r3, #31
 8005e0a:	bf41      	itttt	mi
 8005e0c:	2200      	movmi	r2, #0
 8005e0e:	426d      	negmi	r5, r5
 8005e10:	60a2      	strmi	r2, [r4, #8]
 8005e12:	61a5      	strmi	r5, [r4, #24]
 8005e14:	bf58      	it	pl
 8005e16:	60a5      	strpl	r5, [r4, #8]
 8005e18:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e1a:	07d2      	lsls	r2, r2, #31
 8005e1c:	d401      	bmi.n	8005e22 <setvbuf+0x12e>
 8005e1e:	059b      	lsls	r3, r3, #22
 8005e20:	d513      	bpl.n	8005e4a <setvbuf+0x156>
 8005e22:	2500      	movs	r5, #0
 8005e24:	e7d5      	b.n	8005dd2 <setvbuf+0xde>
 8005e26:	4648      	mov	r0, r9
 8005e28:	f000 f922 	bl	8006070 <malloc>
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d0b8      	beq.n	8005da4 <setvbuf+0xb0>
 8005e32:	89a3      	ldrh	r3, [r4, #12]
 8005e34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e38:	81a3      	strh	r3, [r4, #12]
 8005e3a:	464d      	mov	r5, r9
 8005e3c:	e7cf      	b.n	8005dde <setvbuf+0xea>
 8005e3e:	2500      	movs	r5, #0
 8005e40:	e7b2      	b.n	8005da8 <setvbuf+0xb4>
 8005e42:	46a9      	mov	r9, r5
 8005e44:	e7f5      	b.n	8005e32 <setvbuf+0x13e>
 8005e46:	60a2      	str	r2, [r4, #8]
 8005e48:	e7e6      	b.n	8005e18 <setvbuf+0x124>
 8005e4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e4c:	f000 f8c4 	bl	8005fd8 <__retarget_lock_release_recursive>
 8005e50:	e7e7      	b.n	8005e22 <setvbuf+0x12e>
 8005e52:	f04f 35ff 	mov.w	r5, #4294967295
 8005e56:	e7bc      	b.n	8005dd2 <setvbuf+0xde>
 8005e58:	20000024 	.word	0x20000024

08005e5c <__sread>:
 8005e5c:	b510      	push	{r4, lr}
 8005e5e:	460c      	mov	r4, r1
 8005e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e64:	f000 f868 	bl	8005f38 <_read_r>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	bfab      	itete	ge
 8005e6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e6e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e70:	181b      	addge	r3, r3, r0
 8005e72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e76:	bfac      	ite	ge
 8005e78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e7a:	81a3      	strhlt	r3, [r4, #12]
 8005e7c:	bd10      	pop	{r4, pc}

08005e7e <__swrite>:
 8005e7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e82:	461f      	mov	r7, r3
 8005e84:	898b      	ldrh	r3, [r1, #12]
 8005e86:	05db      	lsls	r3, r3, #23
 8005e88:	4605      	mov	r5, r0
 8005e8a:	460c      	mov	r4, r1
 8005e8c:	4616      	mov	r6, r2
 8005e8e:	d505      	bpl.n	8005e9c <__swrite+0x1e>
 8005e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e94:	2302      	movs	r3, #2
 8005e96:	2200      	movs	r2, #0
 8005e98:	f000 f83c 	bl	8005f14 <_lseek_r>
 8005e9c:	89a3      	ldrh	r3, [r4, #12]
 8005e9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ea2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ea6:	81a3      	strh	r3, [r4, #12]
 8005ea8:	4632      	mov	r2, r6
 8005eaa:	463b      	mov	r3, r7
 8005eac:	4628      	mov	r0, r5
 8005eae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eb2:	f000 b853 	b.w	8005f5c <_write_r>

08005eb6 <__sseek>:
 8005eb6:	b510      	push	{r4, lr}
 8005eb8:	460c      	mov	r4, r1
 8005eba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ebe:	f000 f829 	bl	8005f14 <_lseek_r>
 8005ec2:	1c43      	adds	r3, r0, #1
 8005ec4:	89a3      	ldrh	r3, [r4, #12]
 8005ec6:	bf15      	itete	ne
 8005ec8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005eca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ece:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ed2:	81a3      	strheq	r3, [r4, #12]
 8005ed4:	bf18      	it	ne
 8005ed6:	81a3      	strhne	r3, [r4, #12]
 8005ed8:	bd10      	pop	{r4, pc}

08005eda <__sclose>:
 8005eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ede:	f000 b809 	b.w	8005ef4 <_close_r>

08005ee2 <memset>:
 8005ee2:	4402      	add	r2, r0
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d100      	bne.n	8005eec <memset+0xa>
 8005eea:	4770      	bx	lr
 8005eec:	f803 1b01 	strb.w	r1, [r3], #1
 8005ef0:	e7f9      	b.n	8005ee6 <memset+0x4>
	...

08005ef4 <_close_r>:
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4d06      	ldr	r5, [pc, #24]	@ (8005f10 <_close_r+0x1c>)
 8005ef8:	2300      	movs	r3, #0
 8005efa:	4604      	mov	r4, r0
 8005efc:	4608      	mov	r0, r1
 8005efe:	602b      	str	r3, [r5, #0]
 8005f00:	f7fb f99b 	bl	800123a <_close>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d102      	bne.n	8005f0e <_close_r+0x1a>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	b103      	cbz	r3, 8005f0e <_close_r+0x1a>
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	20000358 	.word	0x20000358

08005f14 <_lseek_r>:
 8005f14:	b538      	push	{r3, r4, r5, lr}
 8005f16:	4d07      	ldr	r5, [pc, #28]	@ (8005f34 <_lseek_r+0x20>)
 8005f18:	4604      	mov	r4, r0
 8005f1a:	4608      	mov	r0, r1
 8005f1c:	4611      	mov	r1, r2
 8005f1e:	2200      	movs	r2, #0
 8005f20:	602a      	str	r2, [r5, #0]
 8005f22:	461a      	mov	r2, r3
 8005f24:	f7fb f9a5 	bl	8001272 <_lseek>
 8005f28:	1c43      	adds	r3, r0, #1
 8005f2a:	d102      	bne.n	8005f32 <_lseek_r+0x1e>
 8005f2c:	682b      	ldr	r3, [r5, #0]
 8005f2e:	b103      	cbz	r3, 8005f32 <_lseek_r+0x1e>
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	bd38      	pop	{r3, r4, r5, pc}
 8005f34:	20000358 	.word	0x20000358

08005f38 <_read_r>:
 8005f38:	b538      	push	{r3, r4, r5, lr}
 8005f3a:	4d07      	ldr	r5, [pc, #28]	@ (8005f58 <_read_r+0x20>)
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	4608      	mov	r0, r1
 8005f40:	4611      	mov	r1, r2
 8005f42:	2200      	movs	r2, #0
 8005f44:	602a      	str	r2, [r5, #0]
 8005f46:	461a      	mov	r2, r3
 8005f48:	f7fb f95a 	bl	8001200 <_read>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d102      	bne.n	8005f56 <_read_r+0x1e>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	b103      	cbz	r3, 8005f56 <_read_r+0x1e>
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	bd38      	pop	{r3, r4, r5, pc}
 8005f58:	20000358 	.word	0x20000358

08005f5c <_write_r>:
 8005f5c:	b538      	push	{r3, r4, r5, lr}
 8005f5e:	4d07      	ldr	r5, [pc, #28]	@ (8005f7c <_write_r+0x20>)
 8005f60:	4604      	mov	r4, r0
 8005f62:	4608      	mov	r0, r1
 8005f64:	4611      	mov	r1, r2
 8005f66:	2200      	movs	r2, #0
 8005f68:	602a      	str	r2, [r5, #0]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	f7fa fac2 	bl	80004f4 <_write>
 8005f70:	1c43      	adds	r3, r0, #1
 8005f72:	d102      	bne.n	8005f7a <_write_r+0x1e>
 8005f74:	682b      	ldr	r3, [r5, #0]
 8005f76:	b103      	cbz	r3, 8005f7a <_write_r+0x1e>
 8005f78:	6023      	str	r3, [r4, #0]
 8005f7a:	bd38      	pop	{r3, r4, r5, pc}
 8005f7c:	20000358 	.word	0x20000358

08005f80 <__errno>:
 8005f80:	4b01      	ldr	r3, [pc, #4]	@ (8005f88 <__errno+0x8>)
 8005f82:	6818      	ldr	r0, [r3, #0]
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	20000024 	.word	0x20000024

08005f8c <__libc_init_array>:
 8005f8c:	b570      	push	{r4, r5, r6, lr}
 8005f8e:	4d0d      	ldr	r5, [pc, #52]	@ (8005fc4 <__libc_init_array+0x38>)
 8005f90:	4c0d      	ldr	r4, [pc, #52]	@ (8005fc8 <__libc_init_array+0x3c>)
 8005f92:	1b64      	subs	r4, r4, r5
 8005f94:	10a4      	asrs	r4, r4, #2
 8005f96:	2600      	movs	r6, #0
 8005f98:	42a6      	cmp	r6, r4
 8005f9a:	d109      	bne.n	8005fb0 <__libc_init_array+0x24>
 8005f9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005fcc <__libc_init_array+0x40>)
 8005f9e:	4c0c      	ldr	r4, [pc, #48]	@ (8005fd0 <__libc_init_array+0x44>)
 8005fa0:	f000 fa10 	bl	80063c4 <_init>
 8005fa4:	1b64      	subs	r4, r4, r5
 8005fa6:	10a4      	asrs	r4, r4, #2
 8005fa8:	2600      	movs	r6, #0
 8005faa:	42a6      	cmp	r6, r4
 8005fac:	d105      	bne.n	8005fba <__libc_init_array+0x2e>
 8005fae:	bd70      	pop	{r4, r5, r6, pc}
 8005fb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fb4:	4798      	blx	r3
 8005fb6:	3601      	adds	r6, #1
 8005fb8:	e7ee      	b.n	8005f98 <__libc_init_array+0xc>
 8005fba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fbe:	4798      	blx	r3
 8005fc0:	3601      	adds	r6, #1
 8005fc2:	e7f2      	b.n	8005faa <__libc_init_array+0x1e>
 8005fc4:	0800642c 	.word	0x0800642c
 8005fc8:	0800642c 	.word	0x0800642c
 8005fcc:	0800642c 	.word	0x0800642c
 8005fd0:	08006430 	.word	0x08006430

08005fd4 <__retarget_lock_init_recursive>:
 8005fd4:	4770      	bx	lr

08005fd6 <__retarget_lock_acquire_recursive>:
 8005fd6:	4770      	bx	lr

08005fd8 <__retarget_lock_release_recursive>:
 8005fd8:	4770      	bx	lr
	...

08005fdc <_free_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4605      	mov	r5, r0
 8005fe0:	2900      	cmp	r1, #0
 8005fe2:	d041      	beq.n	8006068 <_free_r+0x8c>
 8005fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fe8:	1f0c      	subs	r4, r1, #4
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	bfb8      	it	lt
 8005fee:	18e4      	addlt	r4, r4, r3
 8005ff0:	f000 f8e8 	bl	80061c4 <__malloc_lock>
 8005ff4:	4a1d      	ldr	r2, [pc, #116]	@ (800606c <_free_r+0x90>)
 8005ff6:	6813      	ldr	r3, [r2, #0]
 8005ff8:	b933      	cbnz	r3, 8006008 <_free_r+0x2c>
 8005ffa:	6063      	str	r3, [r4, #4]
 8005ffc:	6014      	str	r4, [r2, #0]
 8005ffe:	4628      	mov	r0, r5
 8006000:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006004:	f000 b8e4 	b.w	80061d0 <__malloc_unlock>
 8006008:	42a3      	cmp	r3, r4
 800600a:	d908      	bls.n	800601e <_free_r+0x42>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	1821      	adds	r1, r4, r0
 8006010:	428b      	cmp	r3, r1
 8006012:	bf01      	itttt	eq
 8006014:	6819      	ldreq	r1, [r3, #0]
 8006016:	685b      	ldreq	r3, [r3, #4]
 8006018:	1809      	addeq	r1, r1, r0
 800601a:	6021      	streq	r1, [r4, #0]
 800601c:	e7ed      	b.n	8005ffa <_free_r+0x1e>
 800601e:	461a      	mov	r2, r3
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	b10b      	cbz	r3, 8006028 <_free_r+0x4c>
 8006024:	42a3      	cmp	r3, r4
 8006026:	d9fa      	bls.n	800601e <_free_r+0x42>
 8006028:	6811      	ldr	r1, [r2, #0]
 800602a:	1850      	adds	r0, r2, r1
 800602c:	42a0      	cmp	r0, r4
 800602e:	d10b      	bne.n	8006048 <_free_r+0x6c>
 8006030:	6820      	ldr	r0, [r4, #0]
 8006032:	4401      	add	r1, r0
 8006034:	1850      	adds	r0, r2, r1
 8006036:	4283      	cmp	r3, r0
 8006038:	6011      	str	r1, [r2, #0]
 800603a:	d1e0      	bne.n	8005ffe <_free_r+0x22>
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	6053      	str	r3, [r2, #4]
 8006042:	4408      	add	r0, r1
 8006044:	6010      	str	r0, [r2, #0]
 8006046:	e7da      	b.n	8005ffe <_free_r+0x22>
 8006048:	d902      	bls.n	8006050 <_free_r+0x74>
 800604a:	230c      	movs	r3, #12
 800604c:	602b      	str	r3, [r5, #0]
 800604e:	e7d6      	b.n	8005ffe <_free_r+0x22>
 8006050:	6820      	ldr	r0, [r4, #0]
 8006052:	1821      	adds	r1, r4, r0
 8006054:	428b      	cmp	r3, r1
 8006056:	bf04      	itt	eq
 8006058:	6819      	ldreq	r1, [r3, #0]
 800605a:	685b      	ldreq	r3, [r3, #4]
 800605c:	6063      	str	r3, [r4, #4]
 800605e:	bf04      	itt	eq
 8006060:	1809      	addeq	r1, r1, r0
 8006062:	6021      	streq	r1, [r4, #0]
 8006064:	6054      	str	r4, [r2, #4]
 8006066:	e7ca      	b.n	8005ffe <_free_r+0x22>
 8006068:	bd38      	pop	{r3, r4, r5, pc}
 800606a:	bf00      	nop
 800606c:	20000364 	.word	0x20000364

08006070 <malloc>:
 8006070:	4b02      	ldr	r3, [pc, #8]	@ (800607c <malloc+0xc>)
 8006072:	4601      	mov	r1, r0
 8006074:	6818      	ldr	r0, [r3, #0]
 8006076:	f000 b825 	b.w	80060c4 <_malloc_r>
 800607a:	bf00      	nop
 800607c:	20000024 	.word	0x20000024

08006080 <sbrk_aligned>:
 8006080:	b570      	push	{r4, r5, r6, lr}
 8006082:	4e0f      	ldr	r6, [pc, #60]	@ (80060c0 <sbrk_aligned+0x40>)
 8006084:	460c      	mov	r4, r1
 8006086:	6831      	ldr	r1, [r6, #0]
 8006088:	4605      	mov	r5, r0
 800608a:	b911      	cbnz	r1, 8006092 <sbrk_aligned+0x12>
 800608c:	f000 f98a 	bl	80063a4 <_sbrk_r>
 8006090:	6030      	str	r0, [r6, #0]
 8006092:	4621      	mov	r1, r4
 8006094:	4628      	mov	r0, r5
 8006096:	f000 f985 	bl	80063a4 <_sbrk_r>
 800609a:	1c43      	adds	r3, r0, #1
 800609c:	d103      	bne.n	80060a6 <sbrk_aligned+0x26>
 800609e:	f04f 34ff 	mov.w	r4, #4294967295
 80060a2:	4620      	mov	r0, r4
 80060a4:	bd70      	pop	{r4, r5, r6, pc}
 80060a6:	1cc4      	adds	r4, r0, #3
 80060a8:	f024 0403 	bic.w	r4, r4, #3
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	d0f8      	beq.n	80060a2 <sbrk_aligned+0x22>
 80060b0:	1a21      	subs	r1, r4, r0
 80060b2:	4628      	mov	r0, r5
 80060b4:	f000 f976 	bl	80063a4 <_sbrk_r>
 80060b8:	3001      	adds	r0, #1
 80060ba:	d1f2      	bne.n	80060a2 <sbrk_aligned+0x22>
 80060bc:	e7ef      	b.n	800609e <sbrk_aligned+0x1e>
 80060be:	bf00      	nop
 80060c0:	20000360 	.word	0x20000360

080060c4 <_malloc_r>:
 80060c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060c8:	1ccd      	adds	r5, r1, #3
 80060ca:	f025 0503 	bic.w	r5, r5, #3
 80060ce:	3508      	adds	r5, #8
 80060d0:	2d0c      	cmp	r5, #12
 80060d2:	bf38      	it	cc
 80060d4:	250c      	movcc	r5, #12
 80060d6:	2d00      	cmp	r5, #0
 80060d8:	4606      	mov	r6, r0
 80060da:	db01      	blt.n	80060e0 <_malloc_r+0x1c>
 80060dc:	42a9      	cmp	r1, r5
 80060de:	d904      	bls.n	80060ea <_malloc_r+0x26>
 80060e0:	230c      	movs	r3, #12
 80060e2:	6033      	str	r3, [r6, #0]
 80060e4:	2000      	movs	r0, #0
 80060e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061c0 <_malloc_r+0xfc>
 80060ee:	f000 f869 	bl	80061c4 <__malloc_lock>
 80060f2:	f8d8 3000 	ldr.w	r3, [r8]
 80060f6:	461c      	mov	r4, r3
 80060f8:	bb44      	cbnz	r4, 800614c <_malloc_r+0x88>
 80060fa:	4629      	mov	r1, r5
 80060fc:	4630      	mov	r0, r6
 80060fe:	f7ff ffbf 	bl	8006080 <sbrk_aligned>
 8006102:	1c43      	adds	r3, r0, #1
 8006104:	4604      	mov	r4, r0
 8006106:	d158      	bne.n	80061ba <_malloc_r+0xf6>
 8006108:	f8d8 4000 	ldr.w	r4, [r8]
 800610c:	4627      	mov	r7, r4
 800610e:	2f00      	cmp	r7, #0
 8006110:	d143      	bne.n	800619a <_malloc_r+0xd6>
 8006112:	2c00      	cmp	r4, #0
 8006114:	d04b      	beq.n	80061ae <_malloc_r+0xea>
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	4639      	mov	r1, r7
 800611a:	4630      	mov	r0, r6
 800611c:	eb04 0903 	add.w	r9, r4, r3
 8006120:	f000 f940 	bl	80063a4 <_sbrk_r>
 8006124:	4581      	cmp	r9, r0
 8006126:	d142      	bne.n	80061ae <_malloc_r+0xea>
 8006128:	6821      	ldr	r1, [r4, #0]
 800612a:	1a6d      	subs	r5, r5, r1
 800612c:	4629      	mov	r1, r5
 800612e:	4630      	mov	r0, r6
 8006130:	f7ff ffa6 	bl	8006080 <sbrk_aligned>
 8006134:	3001      	adds	r0, #1
 8006136:	d03a      	beq.n	80061ae <_malloc_r+0xea>
 8006138:	6823      	ldr	r3, [r4, #0]
 800613a:	442b      	add	r3, r5
 800613c:	6023      	str	r3, [r4, #0]
 800613e:	f8d8 3000 	ldr.w	r3, [r8]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	bb62      	cbnz	r2, 80061a0 <_malloc_r+0xdc>
 8006146:	f8c8 7000 	str.w	r7, [r8]
 800614a:	e00f      	b.n	800616c <_malloc_r+0xa8>
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	1b52      	subs	r2, r2, r5
 8006150:	d420      	bmi.n	8006194 <_malloc_r+0xd0>
 8006152:	2a0b      	cmp	r2, #11
 8006154:	d917      	bls.n	8006186 <_malloc_r+0xc2>
 8006156:	1961      	adds	r1, r4, r5
 8006158:	42a3      	cmp	r3, r4
 800615a:	6025      	str	r5, [r4, #0]
 800615c:	bf18      	it	ne
 800615e:	6059      	strne	r1, [r3, #4]
 8006160:	6863      	ldr	r3, [r4, #4]
 8006162:	bf08      	it	eq
 8006164:	f8c8 1000 	streq.w	r1, [r8]
 8006168:	5162      	str	r2, [r4, r5]
 800616a:	604b      	str	r3, [r1, #4]
 800616c:	4630      	mov	r0, r6
 800616e:	f000 f82f 	bl	80061d0 <__malloc_unlock>
 8006172:	f104 000b 	add.w	r0, r4, #11
 8006176:	1d23      	adds	r3, r4, #4
 8006178:	f020 0007 	bic.w	r0, r0, #7
 800617c:	1ac2      	subs	r2, r0, r3
 800617e:	bf1c      	itt	ne
 8006180:	1a1b      	subne	r3, r3, r0
 8006182:	50a3      	strne	r3, [r4, r2]
 8006184:	e7af      	b.n	80060e6 <_malloc_r+0x22>
 8006186:	6862      	ldr	r2, [r4, #4]
 8006188:	42a3      	cmp	r3, r4
 800618a:	bf0c      	ite	eq
 800618c:	f8c8 2000 	streq.w	r2, [r8]
 8006190:	605a      	strne	r2, [r3, #4]
 8006192:	e7eb      	b.n	800616c <_malloc_r+0xa8>
 8006194:	4623      	mov	r3, r4
 8006196:	6864      	ldr	r4, [r4, #4]
 8006198:	e7ae      	b.n	80060f8 <_malloc_r+0x34>
 800619a:	463c      	mov	r4, r7
 800619c:	687f      	ldr	r7, [r7, #4]
 800619e:	e7b6      	b.n	800610e <_malloc_r+0x4a>
 80061a0:	461a      	mov	r2, r3
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	d1fb      	bne.n	80061a0 <_malloc_r+0xdc>
 80061a8:	2300      	movs	r3, #0
 80061aa:	6053      	str	r3, [r2, #4]
 80061ac:	e7de      	b.n	800616c <_malloc_r+0xa8>
 80061ae:	230c      	movs	r3, #12
 80061b0:	6033      	str	r3, [r6, #0]
 80061b2:	4630      	mov	r0, r6
 80061b4:	f000 f80c 	bl	80061d0 <__malloc_unlock>
 80061b8:	e794      	b.n	80060e4 <_malloc_r+0x20>
 80061ba:	6005      	str	r5, [r0, #0]
 80061bc:	e7d6      	b.n	800616c <_malloc_r+0xa8>
 80061be:	bf00      	nop
 80061c0:	20000364 	.word	0x20000364

080061c4 <__malloc_lock>:
 80061c4:	4801      	ldr	r0, [pc, #4]	@ (80061cc <__malloc_lock+0x8>)
 80061c6:	f7ff bf06 	b.w	8005fd6 <__retarget_lock_acquire_recursive>
 80061ca:	bf00      	nop
 80061cc:	2000035c 	.word	0x2000035c

080061d0 <__malloc_unlock>:
 80061d0:	4801      	ldr	r0, [pc, #4]	@ (80061d8 <__malloc_unlock+0x8>)
 80061d2:	f7ff bf01 	b.w	8005fd8 <__retarget_lock_release_recursive>
 80061d6:	bf00      	nop
 80061d8:	2000035c 	.word	0x2000035c

080061dc <__sflush_r>:
 80061dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e4:	0716      	lsls	r6, r2, #28
 80061e6:	4605      	mov	r5, r0
 80061e8:	460c      	mov	r4, r1
 80061ea:	d454      	bmi.n	8006296 <__sflush_r+0xba>
 80061ec:	684b      	ldr	r3, [r1, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	dc02      	bgt.n	80061f8 <__sflush_r+0x1c>
 80061f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	dd48      	ble.n	800628a <__sflush_r+0xae>
 80061f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061fa:	2e00      	cmp	r6, #0
 80061fc:	d045      	beq.n	800628a <__sflush_r+0xae>
 80061fe:	2300      	movs	r3, #0
 8006200:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006204:	682f      	ldr	r7, [r5, #0]
 8006206:	6a21      	ldr	r1, [r4, #32]
 8006208:	602b      	str	r3, [r5, #0]
 800620a:	d030      	beq.n	800626e <__sflush_r+0x92>
 800620c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800620e:	89a3      	ldrh	r3, [r4, #12]
 8006210:	0759      	lsls	r1, r3, #29
 8006212:	d505      	bpl.n	8006220 <__sflush_r+0x44>
 8006214:	6863      	ldr	r3, [r4, #4]
 8006216:	1ad2      	subs	r2, r2, r3
 8006218:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800621a:	b10b      	cbz	r3, 8006220 <__sflush_r+0x44>
 800621c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800621e:	1ad2      	subs	r2, r2, r3
 8006220:	2300      	movs	r3, #0
 8006222:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006224:	6a21      	ldr	r1, [r4, #32]
 8006226:	4628      	mov	r0, r5
 8006228:	47b0      	blx	r6
 800622a:	1c43      	adds	r3, r0, #1
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	d106      	bne.n	800623e <__sflush_r+0x62>
 8006230:	6829      	ldr	r1, [r5, #0]
 8006232:	291d      	cmp	r1, #29
 8006234:	d82b      	bhi.n	800628e <__sflush_r+0xb2>
 8006236:	4a2a      	ldr	r2, [pc, #168]	@ (80062e0 <__sflush_r+0x104>)
 8006238:	410a      	asrs	r2, r1
 800623a:	07d6      	lsls	r6, r2, #31
 800623c:	d427      	bmi.n	800628e <__sflush_r+0xb2>
 800623e:	2200      	movs	r2, #0
 8006240:	6062      	str	r2, [r4, #4]
 8006242:	04d9      	lsls	r1, r3, #19
 8006244:	6922      	ldr	r2, [r4, #16]
 8006246:	6022      	str	r2, [r4, #0]
 8006248:	d504      	bpl.n	8006254 <__sflush_r+0x78>
 800624a:	1c42      	adds	r2, r0, #1
 800624c:	d101      	bne.n	8006252 <__sflush_r+0x76>
 800624e:	682b      	ldr	r3, [r5, #0]
 8006250:	b903      	cbnz	r3, 8006254 <__sflush_r+0x78>
 8006252:	6560      	str	r0, [r4, #84]	@ 0x54
 8006254:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006256:	602f      	str	r7, [r5, #0]
 8006258:	b1b9      	cbz	r1, 800628a <__sflush_r+0xae>
 800625a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800625e:	4299      	cmp	r1, r3
 8006260:	d002      	beq.n	8006268 <__sflush_r+0x8c>
 8006262:	4628      	mov	r0, r5
 8006264:	f7ff feba 	bl	8005fdc <_free_r>
 8006268:	2300      	movs	r3, #0
 800626a:	6363      	str	r3, [r4, #52]	@ 0x34
 800626c:	e00d      	b.n	800628a <__sflush_r+0xae>
 800626e:	2301      	movs	r3, #1
 8006270:	4628      	mov	r0, r5
 8006272:	47b0      	blx	r6
 8006274:	4602      	mov	r2, r0
 8006276:	1c50      	adds	r0, r2, #1
 8006278:	d1c9      	bne.n	800620e <__sflush_r+0x32>
 800627a:	682b      	ldr	r3, [r5, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d0c6      	beq.n	800620e <__sflush_r+0x32>
 8006280:	2b1d      	cmp	r3, #29
 8006282:	d001      	beq.n	8006288 <__sflush_r+0xac>
 8006284:	2b16      	cmp	r3, #22
 8006286:	d11e      	bne.n	80062c6 <__sflush_r+0xea>
 8006288:	602f      	str	r7, [r5, #0]
 800628a:	2000      	movs	r0, #0
 800628c:	e022      	b.n	80062d4 <__sflush_r+0xf8>
 800628e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006292:	b21b      	sxth	r3, r3
 8006294:	e01b      	b.n	80062ce <__sflush_r+0xf2>
 8006296:	690f      	ldr	r7, [r1, #16]
 8006298:	2f00      	cmp	r7, #0
 800629a:	d0f6      	beq.n	800628a <__sflush_r+0xae>
 800629c:	0793      	lsls	r3, r2, #30
 800629e:	680e      	ldr	r6, [r1, #0]
 80062a0:	bf08      	it	eq
 80062a2:	694b      	ldreq	r3, [r1, #20]
 80062a4:	600f      	str	r7, [r1, #0]
 80062a6:	bf18      	it	ne
 80062a8:	2300      	movne	r3, #0
 80062aa:	eba6 0807 	sub.w	r8, r6, r7
 80062ae:	608b      	str	r3, [r1, #8]
 80062b0:	f1b8 0f00 	cmp.w	r8, #0
 80062b4:	dde9      	ble.n	800628a <__sflush_r+0xae>
 80062b6:	6a21      	ldr	r1, [r4, #32]
 80062b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80062ba:	4643      	mov	r3, r8
 80062bc:	463a      	mov	r2, r7
 80062be:	4628      	mov	r0, r5
 80062c0:	47b0      	blx	r6
 80062c2:	2800      	cmp	r0, #0
 80062c4:	dc08      	bgt.n	80062d8 <__sflush_r+0xfc>
 80062c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ce:	81a3      	strh	r3, [r4, #12]
 80062d0:	f04f 30ff 	mov.w	r0, #4294967295
 80062d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062d8:	4407      	add	r7, r0
 80062da:	eba8 0800 	sub.w	r8, r8, r0
 80062de:	e7e7      	b.n	80062b0 <__sflush_r+0xd4>
 80062e0:	dfbffffe 	.word	0xdfbffffe

080062e4 <_fflush_r>:
 80062e4:	b538      	push	{r3, r4, r5, lr}
 80062e6:	690b      	ldr	r3, [r1, #16]
 80062e8:	4605      	mov	r5, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	b913      	cbnz	r3, 80062f4 <_fflush_r+0x10>
 80062ee:	2500      	movs	r5, #0
 80062f0:	4628      	mov	r0, r5
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	b118      	cbz	r0, 80062fe <_fflush_r+0x1a>
 80062f6:	6a03      	ldr	r3, [r0, #32]
 80062f8:	b90b      	cbnz	r3, 80062fe <_fflush_r+0x1a>
 80062fa:	f7ff fcbd 	bl	8005c78 <__sinit>
 80062fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d0f3      	beq.n	80062ee <_fflush_r+0xa>
 8006306:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006308:	07d0      	lsls	r0, r2, #31
 800630a:	d404      	bmi.n	8006316 <_fflush_r+0x32>
 800630c:	0599      	lsls	r1, r3, #22
 800630e:	d402      	bmi.n	8006316 <_fflush_r+0x32>
 8006310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006312:	f7ff fe60 	bl	8005fd6 <__retarget_lock_acquire_recursive>
 8006316:	4628      	mov	r0, r5
 8006318:	4621      	mov	r1, r4
 800631a:	f7ff ff5f 	bl	80061dc <__sflush_r>
 800631e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006320:	07da      	lsls	r2, r3, #31
 8006322:	4605      	mov	r5, r0
 8006324:	d4e4      	bmi.n	80062f0 <_fflush_r+0xc>
 8006326:	89a3      	ldrh	r3, [r4, #12]
 8006328:	059b      	lsls	r3, r3, #22
 800632a:	d4e1      	bmi.n	80062f0 <_fflush_r+0xc>
 800632c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800632e:	f7ff fe53 	bl	8005fd8 <__retarget_lock_release_recursive>
 8006332:	e7dd      	b.n	80062f0 <_fflush_r+0xc>

08006334 <__swhatbuf_r>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	460c      	mov	r4, r1
 8006338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800633c:	2900      	cmp	r1, #0
 800633e:	b096      	sub	sp, #88	@ 0x58
 8006340:	4615      	mov	r5, r2
 8006342:	461e      	mov	r6, r3
 8006344:	da0d      	bge.n	8006362 <__swhatbuf_r+0x2e>
 8006346:	89a3      	ldrh	r3, [r4, #12]
 8006348:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800634c:	f04f 0100 	mov.w	r1, #0
 8006350:	bf14      	ite	ne
 8006352:	2340      	movne	r3, #64	@ 0x40
 8006354:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006358:	2000      	movs	r0, #0
 800635a:	6031      	str	r1, [r6, #0]
 800635c:	602b      	str	r3, [r5, #0]
 800635e:	b016      	add	sp, #88	@ 0x58
 8006360:	bd70      	pop	{r4, r5, r6, pc}
 8006362:	466a      	mov	r2, sp
 8006364:	f000 f80c 	bl	8006380 <_fstat_r>
 8006368:	2800      	cmp	r0, #0
 800636a:	dbec      	blt.n	8006346 <__swhatbuf_r+0x12>
 800636c:	9901      	ldr	r1, [sp, #4]
 800636e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006372:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006376:	4259      	negs	r1, r3
 8006378:	4159      	adcs	r1, r3
 800637a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800637e:	e7eb      	b.n	8006358 <__swhatbuf_r+0x24>

08006380 <_fstat_r>:
 8006380:	b538      	push	{r3, r4, r5, lr}
 8006382:	4d07      	ldr	r5, [pc, #28]	@ (80063a0 <_fstat_r+0x20>)
 8006384:	2300      	movs	r3, #0
 8006386:	4604      	mov	r4, r0
 8006388:	4608      	mov	r0, r1
 800638a:	4611      	mov	r1, r2
 800638c:	602b      	str	r3, [r5, #0]
 800638e:	f7fa ff60 	bl	8001252 <_fstat>
 8006392:	1c43      	adds	r3, r0, #1
 8006394:	d102      	bne.n	800639c <_fstat_r+0x1c>
 8006396:	682b      	ldr	r3, [r5, #0]
 8006398:	b103      	cbz	r3, 800639c <_fstat_r+0x1c>
 800639a:	6023      	str	r3, [r4, #0]
 800639c:	bd38      	pop	{r3, r4, r5, pc}
 800639e:	bf00      	nop
 80063a0:	20000358 	.word	0x20000358

080063a4 <_sbrk_r>:
 80063a4:	b538      	push	{r3, r4, r5, lr}
 80063a6:	4d06      	ldr	r5, [pc, #24]	@ (80063c0 <_sbrk_r+0x1c>)
 80063a8:	2300      	movs	r3, #0
 80063aa:	4604      	mov	r4, r0
 80063ac:	4608      	mov	r0, r1
 80063ae:	602b      	str	r3, [r5, #0]
 80063b0:	f7fa ff6c 	bl	800128c <_sbrk>
 80063b4:	1c43      	adds	r3, r0, #1
 80063b6:	d102      	bne.n	80063be <_sbrk_r+0x1a>
 80063b8:	682b      	ldr	r3, [r5, #0]
 80063ba:	b103      	cbz	r3, 80063be <_sbrk_r+0x1a>
 80063bc:	6023      	str	r3, [r4, #0]
 80063be:	bd38      	pop	{r3, r4, r5, pc}
 80063c0:	20000358 	.word	0x20000358

080063c4 <_init>:
 80063c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063c6:	bf00      	nop
 80063c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ca:	bc08      	pop	{r3}
 80063cc:	469e      	mov	lr, r3
 80063ce:	4770      	bx	lr

080063d0 <_fini>:
 80063d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063d2:	bf00      	nop
 80063d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063d6:	bc08      	pop	{r3}
 80063d8:	469e      	mov	lr, r3
 80063da:	4770      	bx	lr
