<?xml version="1.0" encoding="utf-8"?>
<module description="CIM" id="CIM">
	<register acronym="IRQIVEC" description="IRQ Index Offset Vector Register" id="IRQIVEC" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Index vector" end="0" id="IRQIVEC" rwaccess="R" width="8">
		</bitfield>
	</register>
	<register acronym="FIQIVEC" description="FIQ Index Offset Vector Register" id="FIQIVEC" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Index vector" end="0" id="FIQIVEC" rwaccess="R" width="8">
		</bitfield>
	</register>
	<register acronym="FIRQPR" description="FIQ/IRQ Program Control Register" id="FIRQPR" offset="0x0C" width="32">
		<bitfield begin="31" description="Interrupt 31" end="31" id="FIRQPR31" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="Interrupt 30" end="30" id="FIRQPR30" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Interrupt 29" end="29" id="FIRQPR29" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Interrupt 28" end="28" id="FIRQPR28" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Interrupt 27" end="27" id="FIRQPR27" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Interrupt 26" end="26" id="FIRQPR26" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Interrupt 25" end="25" id="FIRQPR25" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Interrupt 24" end="24" id="FIRQPR24" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Interrupt 23" end="23" id="FIRQPR23" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Interrupt 22" end="22" id="FIRQPR22" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Interrupt 21" end="21" id="FIRQPR21" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Interrupt 20" end="20" id="FIRQPR20" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Interrupt 19" end="19" id="FIRQPR19" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Interrupt 18" end="18" id="FIRQPR18" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Interrupt 17" end="17" id="FIRQPR17" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt 16" end="16" id="FIRQPR16" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Interrupt 15" end="15" id="FIRQPR15" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Interrupt 14" end="14" id="FIRQPR14" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Interrupt 13" end="13" id="FIRQPR13" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Interrupt 12" end="12" id="FIRQPR12" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Interrupt 11" end="11" id="FIRQPR11" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Interrupt 10" end="10" id="FIRQPR10" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Interrupt 9" end="9" id="FIRQPR9" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Interrupt 8" end="8" id="FIRQPR8" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Interrupt 7" end="7" id="FIRQPR7" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Interrupt 6" end="6" id="FIRQPR6" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Interrupt 5" end="5" id="FIRQPR5" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Interrupt 4" end="4" id="FIRQPR4" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Interrupt 3" end="3" id="FIRQPR3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Interrupt 2" end="2" id="FIRQPR2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Interrupt 1" end="1" id="FIRQPR1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Interrupt 0" end="0" id="FIRQPR0" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="INTREQ" description="Pending Interrupt Read Location" id="INTREQ" offset="0x10" width="32">
		<bitfield begin="31" description="Interrupt 31" end="31" id="INTREQ31" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="Interrupt 30" end="30" id="INTREQ30" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Interrupt 29" end="29" id="INTREQ29" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Interrupt 28" end="28" id="INTREQ28" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Interrupt 27" end="27" id="INTREQ27" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Interrupt 26" end="26" id="INTREQ26" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Interrupt 25" end="25" id="INTREQ25" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Interrupt 24" end="24" id="INTREQ24" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Interrupt 23" end="23" id="INTREQ23" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Interrupt 22" end="22" id="INTREQ22" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Interrupt 21" end="21" id="INTREQ21" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Interrupt 20" end="20" id="INTREQ20" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Interrupt 19" end="19" id="INTREQ19" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Interrupt 18" end="18" id="INTREQ18" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Interrupt 17" end="17" id="INTREQ17" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt 16" end="16" id="INTREQ16" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Interrupt 15" end="15" id="INTREQ15" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Interrupt 14" end="14" id="INTREQ14" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Interrupt 13" end="13" id="INTREQ13" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Interrupt 12" end="12" id="INTREQ12" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Interrupt 11" end="11" id="INTREQ11" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Interrupt 10" end="10" id="INTREQ10" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Interrupt 9" end="9" id="INTREQ9" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Interrupt 8" end="8" id="INTREQ8" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Interrupt 7" end="7" id="INTREQ7" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Interrupt 6" end="6" id="INTREQ6" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Interrupt 5" end="5" id="INTREQ5" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Interrupt 4" end="4" id="INTREQ4" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Interrupt 3" end="3" id="INTREQ3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Interrupt 2" end="2" id="INTREQ2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Interrupt 1" end="1" id="INTREQ1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Interrupt 0" end="0" id="INTREQ0" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="REQMASK" description="Interrupt Mask Register" id="REQMASK" offset="0x14" width="32">
		<bitfield begin="31" description="Interrupt 31" end="31" id="REQMASK31" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="Interrupt 30" end="30" id="REQMASK30" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Interrupt 29" end="29" id="REQMASK29" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Interrupt 28" end="28" id="REQMASK28" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Interrupt 27" end="27" id="REQMASK27" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Interrupt 26" end="26" id="REQMASK26" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Interrupt 25" end="25" id="REQMASK25" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Interrupt 24" end="24" id="REQMASK24" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Interrupt 23" end="23" id="REQMASK23" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Interrupt 22" end="22" id="REQMASK22" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Interrupt 21" end="21" id="REQMASK21" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Interrupt 20" end="20" id="REQMASK20" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Interrupt 19" end="19" id="REQMASK19" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Interrupt 18" end="18" id="REQMASK18" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Interrupt 17" end="17" id="REQMASK17" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt 16" end="16" id="REQMASK16" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Interrupt 15" end="15" id="REQMASK15" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Interrupt 14" end="14" id="REQMASK14" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Interrupt 13" end="13" id="REQMASK13" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Interrupt 12" end="12" id="REQMASK12" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Interrupt 11" end="11" id="REQMASK11" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Interrupt 10" end="10" id="REQMASK10" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Interrupt 9" end="9" id="REQMASK9" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Interrupt 8" end="8" id="REQMASK8" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Interrupt 7" end="7" id="REQMASK7" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Interrupt 6" end="6" id="REQMASK6" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Interrupt 5" end="5" id="REQMASK5" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Interrupt 4" end="4" id="REQMASK4" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Interrupt 3" end="3" id="REQMASK3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Interrupt 2" end="2" id="REQMASK2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Interrupt 1" end="1" id="REQMASK1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Interrupt 0" end="0" id="REQMASK0" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>