Fitter report for LD_10
Wed Nov 18 10:37:57 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Nov 18 10:37:57 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; LD_10                                       ;
; Top-level Entity Name           ; nios2_system_v0                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,091 / 29,080 ( 21 % )                     ;
; Total registers                 ; 9409                                        ;
; Total pins                      ; 124 / 364 ( 34 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 532,840 / 4,567,040 ( 12 % )                ;
; Total RAM Blocks                ; 95 / 446 ( 21 % )                           ;
; Total DSP Blocks                ; 3 / 150 ( 2 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 2 / 12 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.2%      ;
;     Processor 3            ;   9.9%      ;
;     Processor 4            ;   9.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_write_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; memory_mem_ca[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ck[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ck_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_cke[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_cs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                               ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|adc_clk_cps                                                                                                   ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|hr_seq_clock                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|adc_clk_cps                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|adc_clk_cps                                                                                                   ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|hr_seq_clock                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|hr_seq_clock                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|hr_seq_clock                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                         ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|leveled_dqs_clocks[0]                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|leveled_hr_clocks[0]                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                 ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|phy_clk_dqs_2x                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_dqs_clocks[0]                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                       ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|phy_clk_dqs_2x                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                 ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                 ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                 ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                 ; CLKOUT                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                              ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk                                                                                                                                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; AX                       ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                ; RESULTA                  ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[16]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[17]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[18]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[19]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[20]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[21]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[22]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[23]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[24]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[25]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[26]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[27]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[28]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[29]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[30]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[31]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[16]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[17]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[18]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[19]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[20]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[21]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[22]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[23]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[24]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[25]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[26]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[27]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[28]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[29]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[30]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[31]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[16]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[17]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[18]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[19]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[20]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[21]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[22]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[23]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[24]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[25]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[26]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[27]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[28]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[29]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[30]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[31]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[16]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[17]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[18]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[19]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[20]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[21]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[22]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[23]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[24]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[25]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[26]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[27]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[28]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[29]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[30]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[31]                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[3]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[4]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[5]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[6]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[7]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[8]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[9]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[10]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[11]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[12]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[13]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[14]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[15]                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]      ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[64]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[65]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[66]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[67]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[68]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[69]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[70]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[71]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[72]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[73]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[74]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[75]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[76]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[77]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[78]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[79]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[80]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[81]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[82]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[83]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[84]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[85]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[86]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[87]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[88]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[89]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[90]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[91]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[92]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[93]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[94]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[95]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[96]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[97]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[98]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[99]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[100]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[101]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[102]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[103]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[104]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[105]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[106]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[107]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[108]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[109]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[110]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[111]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[112]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[113]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[114]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[115]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[116]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[117]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[118]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[119]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[120]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[121]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[122]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[123]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[124]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[125]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[126]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[127]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|isr_rden_dly                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|isr_rden_dly~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[4]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[5]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low_rden_dly                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low_rden_dly~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[7]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[9]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[12]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold_rden_dly                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold_rden_dly~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_hold_flag                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_hold_flag~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[1]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_HOLD                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_HOLD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[8]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|clear_read_fifos                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|clear_read_fifos~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|done_dac_channel_sync                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|done_dac_channel_sync~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_audio_0:audio_0|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_audio_0:audio_0|readdata[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[18]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[20]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[23]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[26]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_ctrl_ld_st                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_ctrl_ld_st~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_pass2                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill2                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[0]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[1]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[3]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[6]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[37]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[37]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|ien_AE~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_jtag_uart:jtag_uart|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_led_pio:led_pio|data_out[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_led_pio:led_pio|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_led_pio:led_pio|data_out[6]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_led_pio:led_pio|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_led_pio:seg_pio_0|data_out[6]                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_led_pio:seg_pio_0|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_row_grant                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_row_grant~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[3]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[1]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_read                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_read~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1]~DUPLICATE                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[11]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[11]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[4]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[4]~DUPLICATE                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~DUPLICATE                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~DUPLICATE                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff~DUPLICATE      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|full_dff       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|full_dff~DUPLICATE       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_1_dff ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_1_dff~DUPLICATE ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_2_dff ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_2_dff~DUPLICATE ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]~DUPLICATE     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[7]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[7]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[9]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[9]~DUPLICATE                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[13]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[13]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]~DUPLICATE                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[1]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[2]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[2]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[5]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[5]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]~DUPLICATE                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]~DUPLICATE                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[14]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[14]~DUPLICATE                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[0]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter_full                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter_full~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_wdata_path[0]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_wdata_path[0]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector_r[0][4]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector_r[0][4]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|afi_ctl_refresh_done[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|afi_ctl_refresh_done[0]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~DUPLICATE                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[8]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[8]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|trk_rfsh_cntr[0][0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|trk_rfsh_cntr[0][0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[1]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[3]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[1][1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[1][1]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[1][2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[1][2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset~DUPLICATE                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset~DUPLICATE                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_ap_to_valid_less_than_offset                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_ap_to_valid_less_than_offset~DUPLICATE                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete[3]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[3]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[4]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[4]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[4]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[3]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[3]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][6]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][6]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][7]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][7]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][8]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][8]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][12]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][12]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][8]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][8]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][10]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][10]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][11]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][11]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][12]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][12]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[0]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_act[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_act[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_pch[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_pch[1]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_pch[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_pch[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_ap_to_valid[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_ap_to_valid[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_pch[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_pch[0]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[1]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]~DUPLICATE                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]~DUPLICATE                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]~DUPLICATE                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~DUPLICATE                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full~DUPLICATE                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]~DUPLICATE                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][1]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][1]~DUPLICATE                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~DUPLICATE                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[1]~DUPLICATE                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3~DUPLICATE                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_accepted_r                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_accepted_r~DUPLICATE                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]~DUPLICATE                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~DUPLICATE                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~DUPLICATE                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]~DUPLICATE                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~DUPLICATE                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~DUPLICATE                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]~DUPLICATE                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[0][17]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[0][17]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][7]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[5]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[5]~DUPLICATE                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[23]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[23]~DUPLICATE                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[10]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[7]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[16]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[22]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[25]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[22]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[25]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[25]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[4]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[30]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[30]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator|read_accepted                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|pending_response_count[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[4]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[6]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[6]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[24]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[24]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[5]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[5]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[6]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][3]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[3]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[6]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[6]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[14]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[14]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_READING                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_READING~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_read_r                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_read_r~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr.STATE_PHY_DONE                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr.STATE_PHY_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ2                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ2~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][8]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][6]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][10]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][3]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][4]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][9]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][9]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][12]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_long_ack                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_long_ack~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DO_SAMPLE                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DO_SAMPLE~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INCR_VFIFO                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INCR_VFIFO~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INIT                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INIT~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_DELAY                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_DELAY~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_PHASE                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_PHASE~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[21]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[29]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[30]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[31]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[21]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[23]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[26]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[29]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[30]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|increment_vfifo                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|increment_vfifo~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[16]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[26]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][15]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][18]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][28]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][10]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][10]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][13]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][22]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][28]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][31]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][25]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][27]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][18]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][26]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][28]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][8]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][10]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][11]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][24]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][28]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][18]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][28]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][24]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[16]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[7]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|rd_ptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_2_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[4]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[7]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[12]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[13]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[22]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[24]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[26]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0_sys_clk_timer:sys_clk_timer|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                  ;
+-----------------------------+--------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                 ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------------------+--------------+---------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[0]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[1]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[2]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[3]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[4]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[5]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[6]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex0_pio_export[7]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio[7]               ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[0]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[1]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[2]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[3]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[4]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[5]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex1_pio_export[6]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[0]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[1]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[2]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[3]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[4]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[5]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; hex2_pio_export[6]        ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[0]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[1]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[2]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[3]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[4]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[5]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[6]          ; 1.2-V HSUL    ; QSF Assignment             ;
; I/O Standard                ; nios2_system_v0                ;              ; switch_export[7]          ; 1.2-V HSUL    ; QSF Assignment             ;
+-----------------------------+--------------------------------+--------------+---------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19648 ) ; 0.00 % ( 0 / 19648 )       ; 0.00 % ( 0 / 19648 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19648 ) ; 0.00 % ( 0 / 19648 )       ; 0.00 % ( 0 / 19648 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 18444 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 261 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 777 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/output_files/LD_10.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,091 / 29,080        ; 21 %  ;
; ALMs needed [=A-B+C]                                        ; 6,091                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,166 / 29,080        ; 25 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,467                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,831                 ;       ;
;         [c] ALMs used for registers                         ; 1,718                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,140 / 29,080        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 65 / 29,080           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ;       ;
;         [c] Due to LAB input limits                         ; 59                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 950 / 2,908           ; 33 %  ;
;     -- Logic LABs                                           ; 935                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 8,991                 ;       ;
;     -- 7 input functions                                    ; 91                    ;       ;
;     -- 6 input functions                                    ; 1,792                 ;       ;
;     -- 5 input functions                                    ; 1,855                 ;       ;
;     -- 4 input functions                                    ; 1,954                 ;       ;
;     -- <=3 input functions                                  ; 3,299                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,949                 ;       ;
; Memory ALUT usage                                           ; 247                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 247                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 9,209                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,369 / 58,160        ; 14 %  ;
;         -- Secondary logic registers                        ; 840 / 58,160          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 8,432                 ;       ;
;         -- Routing optimization registers                   ; 777                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 124 / 364             ; 34 %  ;
;     -- Clock pins                                           ; 4 / 14                ; 29 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
; I/O registers                                               ; 200                   ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 95 / 446              ; 21 %  ;
; Total MLAB memory bits                                      ; 5,824                 ;       ;
; Total block memory bits                                     ; 532,840 / 4,567,040   ; 12 %  ;
; Total block memory implementation bits                      ; 972,800 / 4,567,040   ; 21 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 150               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 9                     ;       ;
;     -- Global clocks                                        ; 8 / 16                ; 50 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 9.8% / 9.8% / 9.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 36.2% / 38.2% / 32.9% ;       ;
; Maximum fan-out                                             ; 3545                  ;       ;
; Highest non-global fan-out                                  ; 1822                  ;       ;
; Total fan-out                                               ; 80478                 ;       ;
; Average fan-out                                             ; 3.77                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5934 / 29080 ( 20 % ) ; 61 / 29080 ( < 1 % ) ; 97 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5934                  ; 61                   ; 97                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6981 / 29080 ( 24 % ) ; 75 / 29080 ( < 1 % ) ; 111 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2421                  ; 14                   ; 32                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2733                  ; 39                   ; 60                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1677                  ; 22                   ; 19                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1112 / 29080 ( 4 % )  ; 14 / 29080 ( < 1 % ) ; 14 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 65 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )     ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ; 0                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 59                    ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 929 / 2908 ( 32 % )   ; 11 / 2908 ( < 1 % )  ; 15 / 2908 ( < 1 % )   ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 914                   ; 11                   ; 15                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 8984                  ; 94                   ; 160                   ; 0                              ;
;     -- 7 input functions                                    ; 80                    ; 3                    ; 8                     ; 0                              ;
;     -- 6 input functions                                    ; 1751                  ; 13                   ; 28                    ; 0                              ;
;     -- 5 input functions                                    ; 1806                  ; 15                   ; 34                    ; 0                              ;
;     -- 4 input functions                                    ; 1918                  ; 18                   ; 18                    ; 0                              ;
;     -- <=3 input functions                                  ; 3182                  ; 45                   ; 72                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1902                  ; 35                   ; 12                    ; 0                              ;
; Memory ALUT usage                                           ; 247                   ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 247                   ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 8196 / 58160 ( 14 % ) ; 72 / 58160 ( < 1 % ) ; 101 / 58160 ( < 1 % ) ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 825 / 58160 ( 1 % )   ; 5 / 58160 ( < 1 % )  ; 10 / 58160 ( < 1 % )  ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 8259                  ; 72                   ; 101                   ; 0                              ;
;         -- Routing optimization registers                   ; 762                   ; 5                    ; 10                    ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 50                    ; 0                    ; 0                     ; 74                             ;
; I/O registers                                               ; 0                     ; 0                    ; 0                     ; 200                            ;
; Total block memory bits                                     ; 532840                ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 972800                ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 95 / 446 ( 21 % )     ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )       ; 0 / 446 ( 0 % )                ;
; DSP block                                                   ; 3 / 150 ( 2 % )       ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )       ; 0 / 150 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 8 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )        ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1161 ( 0 % )      ; 0 / 1161 ( 0 % )     ; 0 / 1161 ( 0 % )      ; 152 / 1161 ( 13 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 53 / 352 ( 15 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 373 ( 0 % )       ; 0 / 373 ( 0 % )      ; 0 / 373 ( 0 % )       ; 36 / 373 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ;
; DQS pin delay chain                                         ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; DQS pin enable control                                      ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Delay chain                                                 ; 0 / 1140 ( 0 % )      ; 0 / 1140 ( 0 % )     ; 0 / 1140 ( 0 % )      ; 120 / 1140 ( 10 % )            ;
; Pin configuration                                           ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )       ; 40 / 336 ( 11 % )              ;
; DQS pin configuration                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Signal Splitter                                             ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 5 / 352 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )        ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )        ; 8 / 48 ( 16 % )                ;
; Clock Phase Select                                          ; 0 / 147 ( 0 % )       ; 0 / 147 ( 0 % )      ; 0 / 147 ( 0 % )       ; 26 / 147 ( 17 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; LFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )        ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 7 / 54 ( 12 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 10062                 ; 64                   ; 181                   ; 593                            ;
;     -- Registered Input Connections                         ; 9113                  ; 29                   ; 118                   ; 0                              ;
;     -- Output Connections                                   ; 572                   ; 7                    ; 464                   ; 9857                           ;
;     -- Registered Output Connections                        ; 496                   ; 5                    ; 464                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 78989                 ; 582                  ; 1485                  ; 14790                          ;
;     -- Registered Connections                               ; 44189                 ; 353                  ; 1144                  ; 100                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Top                                                  ; 4                     ; 1                    ; 446                   ; 10183                          ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 39                    ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 446                   ; 39                   ; 4                     ; 156                            ;
;     -- hard_block:auto_generated_inst                       ; 10183                 ; 31                   ; 156                   ; 80                             ;
;                                                             ;                       ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 79                    ; 11                   ; 116                   ; 600                            ;
;     -- Output Ports                                         ; 75                    ; 4                    ; 133                   ; 221                            ;
;     -- Bidir Ports                                          ; 42                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 2                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 81                    ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 7                     ; 36                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 92                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 97                    ; 278                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name                                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; audio_0_external_interface_ADCDAT       ; D7    ; 8A       ; 17           ; 61           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; audio_0_external_interface_ADCLRCK      ; C7    ; 8A       ; 17           ; 61           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; audio_0_external_interface_BCLK         ; E6    ; 8A       ; 18           ; 61           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; audio_0_external_interface_DACLRCK      ; G10   ; 8A       ; 17           ; 61           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; clk_clk                                 ; R20   ; 5B       ; 68           ; 22           ; 43           ; 2498                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; oct_rzqin                               ; AE11  ; 4A       ; 32           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2-V HSUL   ; Off         ; --                        ; User                 ; no        ;
; reset_reset_n                           ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 12                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[0]    ; AC9   ; 3B       ; 14           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[1]    ; AE10  ; 4A       ; 36           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[2]    ; AD13  ; 4A       ; 34           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[3]    ; AC8   ; 3B       ; 14           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[4]    ; W11   ; 3B       ; 10           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[5]    ; AB10  ; 3B       ; 12           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[6]    ; V10   ; 3B       ; 17           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[7]    ; AC10  ; 3B       ; 12           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; audio_0_external_interface_DACDAT                          ; H10   ; 8A       ; 17           ; 61           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; audio_xclk_clk                                             ; D6    ; 8A       ; 18           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[0]                      ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[1]                      ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[2]                      ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[3]                      ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[4]                      ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[5]                      ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[6]                      ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[7]                      ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; C18   ; 7A       ; 59           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; G24   ; 6A       ; 68           ; 41           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; B17   ; 7A       ; 53           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; C23   ; 7A       ; 66           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; B20   ; 7A       ; 62           ; 61           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; P8    ; 3A       ; 7            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; B15   ; 7A       ; 50           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; C20   ; 7A       ; 61           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; J21   ; 6A       ; 68           ; 51           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; E24   ; 6A       ; 68           ; 40           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; AC22  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; V23   ; 5B       ; 68           ; 14           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; A12   ; 7A       ; 36           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ca[0]                                           ; AE6   ; 3B       ; 21           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[1]                                           ; AF6   ; 3B       ; 21           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[2]                                           ; AF7   ; 3B       ; 19           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[3]                                           ; AF8   ; 3B       ; 19           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[4]                                           ; U10   ; 3B       ; 19           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[5]                                           ; U11   ; 3B       ; 19           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[6]                                           ; AE9   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[7]                                           ; AF9   ; 3B       ; 18           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[8]                                           ; AB12  ; 3B       ; 14           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[9]                                           ; AB11  ; 3B       ; 14           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck[0]                                           ; N10   ; 3B       ; 18           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n[0]                                         ; P10   ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke[0]                                          ; AF14  ; 4A       ; 44           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n[0]                                         ; R11   ; 3B       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]                                           ; AF11  ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]                                           ; AE18  ; 4A       ; 46           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]                                           ; AE20  ; 4A       ; 53           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]                                           ; AE24  ; 4A       ; 61           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[0]                    ; V19   ; 4A       ; 66           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[1]                    ; V18   ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[2]                    ; V17   ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[3]                    ; W18   ; 4A       ; 66           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[4]                    ; Y20   ; 4A       ; 65           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[5]                    ; Y19   ; 4A       ; 65           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[6]                    ; Y18   ; 4A       ; 62           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_0_external_connection_export[7]                    ; P11   ; 3B       ; 21           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; seg_pio_1_external_connection_export[0]                    ; AA18  ; 4A       ; 62           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[1]                    ; AD26  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[2]                    ; AB19  ; 4A       ; 65           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[3]                    ; AE26  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[4]                    ; AE25  ; 4A       ; 62           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[5]                    ; AC19  ; 4A       ; 65           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[6]                    ; AF24  ; 4A       ; 62           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_1_external_connection_export[7]                    ; V24   ; 5B       ; 68           ; 14           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; seg_pio_2_external_connection_export[0]                    ; AD7   ; 3A       ; 7            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[1]                    ; AD6   ; 3A       ; 7            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[2]                    ; U20   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[3]                    ; V22   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[4]                    ; V20   ; 5A       ; 68           ; 10           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[5]                    ; W21   ; 5A       ; 68           ; 11           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[6]                    ; W20   ; 5A       ; 68           ; 11           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg_pio_2_external_connection_export[7]                    ; Y9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i2c_0_i2c_serial_scl_inout ; B7    ; 8A       ; 19           ; 61           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                   ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|clk_oe                                                                                                                                                                                                                                                                                                            ;
; i2c_0_i2c_serial_sda_inout ; G11   ; 7A       ; 38           ; 61           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                   ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|data_oe                                                                                                                                                                                                                                                                                                           ;
; memory_mem_dq[0]           ; AA14  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]          ; AC14  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]          ; AF13  ; 4A       ; 42           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]          ; AB16  ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]          ; AA16  ; 4A       ; 44           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]          ; AE14  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]          ; AF18  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]          ; AD16  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]          ; AD17  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]          ; AC18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]          ; AF19  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]           ; Y14   ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]          ; AC17  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]          ; AB17  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]          ; AF21  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]          ; AE21  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]          ; AE15  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]          ; AE16  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]          ; AC20  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]          ; AD21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]          ; AF16  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]          ; AF17  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]           ; AD11  ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]          ; AD23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]          ; AF23  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]           ; AD12  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]           ; Y13   ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]           ; W12   ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]           ; AD10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]           ; AF12  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]           ; AC15  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]           ; AB15  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]          ; V13   ; 4A       ; 34           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]          ; U14   ; 4A       ; 42           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]          ; V15   ; 4A       ; 50           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]          ; W16   ; 4A       ; 57           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0]        ; W13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1]        ; V14   ; 4A       ; 42           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2]        ; W15   ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3]        ; W17   ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
+----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 20 / 32 ( 63 % ) ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 64 / 80 ( 80 % ) ; 1.2V          ; 0.6V         ; 2.5V          ;
; 5A       ; 7 / 16 ( 44 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 3 / 32 ( 9 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 3 / 48 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 8 / 80 ( 10 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 15 / 32 ( 47 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                  ;
+----------+------------+----------+------------------------------------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                             ; Dir.   ; I/O Standard            ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                                                 ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; mem_if_lpddr2_emif_0_status_local_init_done                ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                                                     ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; memory_mem_dq[0]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; memory_mem_dq[13]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; seg_pio_1_external_connection_export[0]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 21         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; sw_pio_external_connection_export[5]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 63         ; 3B       ; memory_mem_ca[9]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 65         ; 3B       ; memory_mem_ca[8]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; memory_mem_dq[9]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 111        ; 4A       ; memory_mem_dq[12]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 129        ; 4A       ; memory_mem_dq[21]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; seg_pio_1_external_connection_export[2]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB20     ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; reset_reset_n                                              ; input  ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; sw_pio_external_connection_export[3]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC9      ; 64         ; 3B       ; sw_pio_external_connection_export[0]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ; 59         ; 3B       ; sw_pio_external_connection_export[7]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC11     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; memory_mem_dq[10]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ; 103        ; 4A       ; memory_mem_dq[8]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC16     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; memory_mem_dq[20]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC18     ; 120        ; 4A       ; memory_mem_dq[18]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ; 158        ; 4A       ; seg_pio_1_external_connection_export[5]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC20     ; 136        ; 4A       ; memory_mem_dq[26]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; seg_pio_2_external_connection_export[1]                    ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD7      ; 53         ; 3A       ; seg_pio_2_external_connection_export[0]                    ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; memory_mem_dq[6]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 88         ; 4A       ; memory_mem_dq[2]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 91         ; 4A       ; memory_mem_dq[3]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ; 93         ; 4A       ; sw_pio_external_connection_export[2]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                                                  ; power  ;                         ; 0.6V                ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; memory_mem_dq[16]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD17     ; 121        ; 4A       ; memory_mem_dq[17]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; memory_mem_dq[27]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; memory_mem_dq[30]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 157        ; 4A       ; seg_pio_1_external_connection_export[1]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; memory_mem_ca[0]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; memory_mem_ca[6]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ; 94         ; 4A       ; sw_pio_external_connection_export[1]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE11     ; 86         ; 4A       ; oct_rzqin                                                  ; input  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 112        ; 4A       ; memory_mem_dq[14]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ; 135        ; 4A       ; memory_mem_dq[24]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ; 137        ; 4A       ; memory_mem_dq[25]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; memory_mem_dm[1]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 133        ; 4A       ; memory_mem_dm[2]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ; 131        ; 4A       ; memory_mem_dq[23]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE22     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; memory_mem_dm[3]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 152        ; 4A       ; seg_pio_1_external_connection_export[4]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE26     ; 155        ; 4A       ; seg_pio_1_external_connection_export[3]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0                                     ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; memory_mem_ca[1]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 80         ; 3B       ; memory_mem_ca[2]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 78         ; 3B       ; memory_mem_ca[3]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 75         ; 3B       ; memory_mem_ca[7]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; memory_mem_dm[0]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ; 99         ; 4A       ; memory_mem_dq[7]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF13     ; 107        ; 4A       ; memory_mem_dq[11]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 110        ; 4A       ; memory_mem_cke[0]                                          ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; memory_mem_dq[28]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ; 145        ; 4A       ; memory_mem_dq[29]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 115        ; 4A       ; memory_mem_dq[15]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 123        ; 4A       ; memory_mem_dq[19]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; memory_mem_dq[22]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; memory_mem_dq[31]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 150        ; 4A       ; seg_pio_1_external_connection_export[6]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                                                   ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 350        ; 8A       ; i2c_0_i2c_serial_scl_inout                                 ; bidir  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B16      ;            ; 7A       ; VREFB7AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; audio_0_external_interface_ADCLRCK                         ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ;            ; 8A       ; VREFB8AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C21      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C24      ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; audio_xclk_clk                                             ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 356        ; 8A       ; audio_0_external_interface_ADCDAT                          ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ; 372        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; audio_0_external_interface_BCLK                            ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                                                     ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                                                   ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; led_pio_external_connection_export[1]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; led_pio_external_connection_export[0]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                                                     ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; led_pio_external_connection_export[2]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; led_pio_external_connection_export[3]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; audio_0_external_interface_DACLRCK                         ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 329        ; 7A       ; i2c_0_i2c_serial_sda_inout                                 ; bidir  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 347        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 349        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 355        ; 8A       ; audio_0_external_interface_DACDAT                          ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H11      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; led_pio_external_connection_export[5]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; led_pio_external_connection_export[4]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J22      ;            ; 6A       ; VCCPD6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; led_pio_external_connection_export[7]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; led_pio_external_connection_export[6]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ; 345        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                                                      ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; memory_mem_ck[0]                                           ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P9       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; memory_mem_ck_n[0]                                         ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P11      ; 84         ; 3B       ; seg_pio_0_external_connection_export[7]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P22      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 192        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; altera_reserved_tms                                        ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; memory_mem_cs_n[0]                                         ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; clk_clk                                                    ; input  ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 194        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 196        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 9          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; altera_reserved_tdi                                        ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 40         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 66         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 188        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; memory_mem_ca[4]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 79         ; 3B       ; memory_mem_ca[5]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 100        ; 4A       ; mem_if_lpddr2_emif_0_pll_ref_clk_clk                       ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; memory_mem_dqs[1]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; seg_pio_2_external_connection_export[2]                    ; output ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U21      ;            ; 5A       ; VCCPD5A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U25      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 13         ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; altera_reserved_tdo                                        ; output ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; sw_pio_external_connection_export[6]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                    ; input  ; LVDS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; memory_mem_dqs[0]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 106        ; 4A       ; memory_mem_dqs_n[1]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 124        ; 4A       ; memory_mem_dqs[2]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; seg_pio_0_external_connection_export[2]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 156        ; 4A       ; seg_pio_0_external_connection_export[1]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ; 164        ; 4A       ; seg_pio_0_external_connection_export[0]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V20      ; 169        ; 5A       ; seg_pio_2_external_connection_export[4]                    ; output ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V21      ;            ; 5A       ; VCCIO5A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; seg_pio_2_external_connection_export[3]                    ; output ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V23      ; 183        ; 5B       ; mem_if_lpddr2_emif_0_status_local_cal_success              ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V24      ; 185        ; 5B       ; seg_pio_1_external_connection_export[7]                    ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V25      ; 197        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; sw_pio_external_connection_export[4]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 97         ; 4A       ; memory_mem_dq[5]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ; 90         ; 4A       ; memory_mem_dqs_n[0]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W14      ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; memory_mem_dqs_n[2]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 140        ; 4A       ; memory_mem_dqs[3]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 138        ; 4A       ; memory_mem_dqs_n[3]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ; 162        ; 4A       ; seg_pio_0_external_connection_export[3]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; seg_pio_2_external_connection_export[6]                    ; output ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 173        ; 5A       ; seg_pio_2_external_connection_export[5]                    ; output ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ;            ; --       ; VCCPGM                                                     ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ; 17         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; altera_reserved_tck                                        ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                                               ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; seg_pio_2_external_connection_export[7]                    ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; memory_mem_dq[4]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 89         ; 4A       ; memory_mem_dq[1]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; seg_pio_0_external_connection_export[6]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 159        ; 4A       ; seg_pio_0_external_connection_export[5]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ; 161        ; 4A       ; seg_pio_0_external_connection_export[4]                    ; output ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y21      ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                 ; Location     ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X8_Y0_N0 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                    ; Removed Component                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                                   ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2~PLL_OUTPUT_COUNTER                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                                   ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                                       ;
; Clock enable blocks                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk~CLKENA0                                                                                                                                                                                                                                                       ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                           ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk~CLKENA0                                                                                                                                                                                                                                                       ;
; PHY Clock Buffers                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;  nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf ;                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
;   --                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                           ;
+------------------------------------------------------------+--------------------------------------+
; Pin Name                                                   ; Reason                               ;
+------------------------------------------------------------+--------------------------------------+
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Incomplete set of assignments        ;
; audio_xclk_clk                                             ; Missing drive strength and slew rate ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Incomplete set of assignments        ;
; memory_mem_dm[0]                                           ; Missing drive strength and slew rate ;
; memory_mem_dm[1]                                           ; Missing drive strength and slew rate ;
; memory_mem_dm[2]                                           ; Missing drive strength and slew rate ;
; memory_mem_dm[3]                                           ; Missing drive strength and slew rate ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Incomplete set of assignments        ;
; led_pio_external_connection_export[0]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[1]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[2]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[3]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[4]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[5]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[6]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[7]                      ; Incomplete set of assignments        ;
; seg_pio_0_external_connection_export[0]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[1]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[2]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[3]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[4]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[5]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[6]                    ; Missing drive strength and slew rate ;
; seg_pio_0_external_connection_export[7]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[0]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[1]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[2]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[3]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[4]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[5]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[6]                    ; Missing drive strength and slew rate ;
; seg_pio_1_external_connection_export[7]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[0]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[1]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[2]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[3]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[4]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[5]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[6]                    ; Incomplete set of assignments        ;
; seg_pio_2_external_connection_export[7]                    ; Incomplete set of assignments        ;
; audio_0_external_interface_DACDAT                          ; Missing drive strength and slew rate ;
; i2c_0_i2c_serial_sda_inout                                 ; Incomplete set of assignments        ;
; i2c_0_i2c_serial_scl_inout                                 ; Incomplete set of assignments        ;
; clk_clk                                                    ; Incomplete set of assignments        ;
; reset_reset_n                                              ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Missing location assignment          ;
; seg_pio_0_external_connection_export[7]                    ; Missing location assignment          ;
; seg_pio_1_external_connection_export[7]                    ; Missing location assignment          ;
; seg_pio_2_external_connection_export[7]                    ; Missing location assignment          ;
+------------------------------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
;                                                                                                                                                 ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                              ;                                            ;
;     -- PLL Type                                                                                                                                 ; Integer PLL                                ;
;     -- PLL Location                                                                                                                             ; FRACTIONALPLL_X68_Y1_N0                    ;
;     -- PLL Feedback clock type                                                                                                                  ; none                                       ;
;     -- PLL Bandwidth                                                                                                                            ; Auto                                       ;
;         -- PLL Bandwidth Range                                                                                                                  ; 600000 to 300000 Hz                        ;
;     -- Reference Clock Frequency                                                                                                                ; 50.0 MHz                                   ;
;     -- Reference Clock Sourced by                                                                                                               ; Dedicated Pin                              ;
;     -- PLL VCO Frequency                                                                                                                        ; 1087.5 MHz                                 ;
;     -- PLL Operation Mode                                                                                                                       ; Direct                                     ;
;     -- PLL Freq Min Lock                                                                                                                        ; 27.586207 MHz                              ;
;     -- PLL Freq Max Lock                                                                                                                        ; 73.563218 MHz                              ;
;     -- PLL Enable                                                                                                                               ; On                                         ;
;     -- PLL Fractional Division                                                                                                                  ; N/A                                        ;
;     -- M Counter                                                                                                                                ; 87                                         ;
;     -- N Counter                                                                                                                                ; 4                                          ;
;     -- PLL Refclk Select                                                                                                                        ;                                            ;
;             -- PLL Refclk Select Location                                                                                                       ; PLLREFCLKSELECT_X68_Y7_N0                  ;
;             -- PLL Reference Clock Input 0 source                                                                                               ; clk_2                                      ;
;             -- PLL Reference Clock Input 1 source                                                                                               ; ref_clk1                                   ;
;             -- ADJPLLIN source                                                                                                                  ; N/A                                        ;
;             -- CORECLKIN source                                                                                                                 ; N/A                                        ;
;             -- IQTXRXCLKIN source                                                                                                               ; N/A                                        ;
;             -- PLLIQCLKIN source                                                                                                                ; N/A                                        ;
;             -- RXIQCLKIN source                                                                                                                 ; N/A                                        ;
;             -- CLKIN(0) source                                                                                                                  ; N/A                                        ;
;             -- CLKIN(1) source                                                                                                                  ; N/A                                        ;
;             -- CLKIN(2) source                                                                                                                  ; clk_clk~input                              ;
;             -- CLKIN(3) source                                                                                                                  ; N/A                                        ;
;     -- PLL Output Counter                                                                                                                       ;                                            ;
;         -- nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                               ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 18.432203 MHz                              ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X68_Y5_N1                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; On                                         ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 0.000000 degrees                           ;
;             -- C Counter                                                                                                                        ; 59                                         ;
;             -- C Counter PH Mux PRST                                                                                                            ; 0                                          ;
;             -- C Counter PRST                                                                                                                   ; 1                                          ;
;                                                                                                                                                 ;                                            ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                                            ;
;     -- PLL Type                                                                                                                                 ; Integer PLL                                ;
;     -- PLL Location                                                                                                                             ; FRACTIONALPLL_X0_Y1_N0                     ;
;     -- PLL Feedback clock type                                                                                                                  ; Global Clock                               ;
;     -- PLL Bandwidth                                                                                                                            ; Auto                                       ;
;         -- PLL Bandwidth Range                                                                                                                  ; 800000 to 400000 Hz                        ;
;     -- Reference Clock Frequency                                                                                                                ; 125.0 MHz                                  ;
;     -- Reference Clock Sourced by                                                                                                               ; Dedicated Pin                              ;
;     -- PLL VCO Frequency                                                                                                                        ; 600.0 MHz                                  ;
;     -- PLL Operation Mode                                                                                                                       ; Normal                                     ;
;     -- PLL Freq Min Lock                                                                                                                        ; 125.000000 MHz                             ;
;     -- PLL Freq Max Lock                                                                                                                        ; 333.333333 MHz                             ;
;     -- PLL Enable                                                                                                                               ; On                                         ;
;     -- PLL Fractional Division                                                                                                                  ; N/A                                        ;
;     -- M Counter                                                                                                                                ; 48                                         ;
;     -- N Counter                                                                                                                                ; 10                                         ;
;     -- PLL Refclk Select                                                                                                                        ;                                            ;
;             -- PLL Refclk Select Location                                                                                                       ; PLLREFCLKSELECT_X0_Y7_N0                   ;
;             -- PLL Reference Clock Input 0 source                                                                                               ; clk_2                                      ;
;             -- PLL Reference Clock Input 1 source                                                                                               ; ref_clk1                                   ;
;             -- ADJPLLIN source                                                                                                                  ; N/A                                        ;
;             -- CORECLKIN source                                                                                                                 ; N/A                                        ;
;             -- IQTXRXCLKIN source                                                                                                               ; N/A                                        ;
;             -- PLLIQCLKIN source                                                                                                                ; N/A                                        ;
;             -- RXIQCLKIN source                                                                                                                 ; N/A                                        ;
;             -- CLKIN(0) source                                                                                                                  ; N/A                                        ;
;             -- CLKIN(1) source                                                                                                                  ; N/A                                        ;
;             -- CLKIN(2) source                                                                                                                  ; mem_if_lpddr2_emif_0_pll_ref_clk_clk~input ;
;             -- CLKIN(3) source                                                                                                                  ; N/A                                        ;
;     -- PLL Output Counter                                                                                                                       ;                                            ;
;         -- nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 300.0 MHz                                  ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y1_N1                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; Off                                        ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 270.000000 degrees                         ;
;             -- C Counter                                                                                                                        ; 2                                          ;
;             -- C Counter PH Mux PRST                                                                                                            ; 4                                          ;
;             -- C Counter PRST                                                                                                                   ; 2                                          ;
;         -- nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll4~PLL_OUTPUT_COUNTER     ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 300.0 MHz                                  ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y8_N1                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; Off                                        ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 247.500000 degrees                         ;
;             -- C Counter                                                                                                                        ; 2                                          ;
;             -- C Counter PH Mux PRST                                                                                                            ; 3                                          ;
;             -- C Counter PRST                                                                                                                   ; 2                                          ;
;         -- nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 25.0 MHz                                   ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y6_N1                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; Off                                        ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 0.000000 degrees                           ;
;             -- C Counter                                                                                                                        ; 24                                         ;
;             -- C Counter PH Mux PRST                                                                                                            ; 0                                          ;
;             -- C Counter PRST                                                                                                                   ; 1                                          ;
;         -- nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 150.0 MHz                                  ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y3_N1                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; Off                                        ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 0.000000 degrees                           ;
;             -- C Counter                                                                                                                        ; 4                                          ;
;             -- C Counter PH Mux PRST                                                                                                            ; 0                                          ;
;             -- C Counter PRST                                                                                                                   ; 1                                          ;
;         -- nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 75.0 MHz                                   ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y0_N1                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; Off                                        ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 0.000000 degrees                           ;
;             -- C Counter                                                                                                                        ; 8                                          ;
;             -- C Counter PH Mux PRST                                                                                                            ; 0                                          ;
;             -- C Counter PRST                                                                                                                   ; 1                                          ;
;         -- nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2~PLL_OUTPUT_COUNTER     ;                                            ;
;             -- Output Clock Frequency                                                                                                           ; 300.0 MHz                                  ;
;             -- Output Clock Location                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y2_N1                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                           ; Off                                        ;
;             -- Duty Cycle                                                                                                                       ; 50.0000                                    ;
;             -- Phase Shift                                                                                                                      ; 0.000000 degrees                           ;
;             -- C Counter                                                                                                                        ; 2                                          ;
;             -- C Counter PH Mux PRST                                                                                                            ; 0                                          ;
;             -- C Counter PRST                                                                                                                   ; 1                                          ;
;                                                                                                                                                 ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                             ; Library Name    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
; |nios2_system_v0                                                                                                                                 ; 6091.0 (0.3)         ; 7165.5 (0.5)                     ; 1139.0 (0.2)                                      ; 64.5 (0.0)                       ; 150.0 (0.0)          ; 8991 (1)            ; 9209 (0)                  ; 200 (200)     ; 532840            ; 95    ; 3          ; 124  ; 0            ; |nios2_system_v0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; nios2_system_v0                                                         ; nios2_system_v0 ;
;    |altera_avalon_i2c:i2c_0|                                                                                                                     ; 229.8 (1.6)          ; 257.4 (2.1)                      ; 27.7 (0.5)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 407 (5)             ; 333 (0)                   ; 0 (0)         ; 72                ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_i2c                                                       ; nios2_system_v0 ;
;       |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                                      ; 32.3 (32.3)          ; 35.4 (35.4)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_i2c_clk_cnt                                               ; nios2_system_v0 ;
;       |altera_avalon_i2c_condt_det:u_condt_det|                                                                                                  ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_condt_det                                             ; nios2_system_v0 ;
;       |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                                  ; 15.4 (15.4)          ; 17.2 (17.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_condt_gen                                             ; nios2_system_v0 ;
;       |altera_avalon_i2c_csr:u_csr|                                                                                                              ; 45.7 (45.7)          ; 61.0 (61.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_i2c_csr                                                   ; nios2_system_v0 ;
;       |altera_avalon_i2c_fifo:u_rxfifo|                                                                                                          ; 6.6 (6.6)            ; 6.6 (6.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_fifo                                                  ; nios2_system_v0 ;
;          |altsyncram:the_dp_ram|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                              ; work            ;
;             |altsyncram_bsh1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_bsh1                                                         ; work            ;
;       |altera_avalon_i2c_fifo:u_txfifo|                                                                                                          ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_fifo                                                  ; nios2_system_v0 ;
;          |altsyncram:the_dp_ram|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                              ; work            ;
;             |altsyncram_tuh1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_tuh1                                                         ; work            ;
;       |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                                        ; 20.0 (20.0)          ; 22.6 (22.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_mstfsm                                                ; nios2_system_v0 ;
;       |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                                  ; 25.8 (25.8)          ; 25.8 (25.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_rxshifter                                             ; nios2_system_v0 ;
;       |altera_avalon_i2c_spksupp:u_spksupp|                                                                                                      ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_i2c_spksupp                                               ; nios2_system_v0 ;
;       |altera_avalon_i2c_txout:u_txout|                                                                                                          ; 36.1 (36.1)          ; 38.2 (38.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_txout                                                 ; nios2_system_v0 ;
;       |altera_avalon_i2c_txshifter:u_txshifter|                                                                                                  ; 20.5 (20.5)          ; 22.8 (22.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_txshifter                                             ; nios2_system_v0 ;
;    |nios2_system_v0_audio_0:audio_0|                                                                                                             ; 164.7 (17.8)         ; 190.8 (32.4)                     ; 26.1 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 294 (32)            ; 266 (43)                  ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; nios2_system_v0_audio_0                                                 ; nios2_system_v0 ;
;       |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                                    ; 64.5 (5.5)           ; 73.4 (14.3)                      ; 8.9 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (9)             ; 108 (33)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_up_audio_in_deserializer                                         ; nios2_system_v0 ;
;          |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                                     ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                                                                                                                               ; altera_up_audio_bit_counter                                             ; nios2_system_v0 ;
;          |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                                        ; 25.9 (0.0)           ; 25.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                                                                  ; altera_up_sync_fifo                                                     ; nios2_system_v0 ;
;             |scfifo:Sync_FIFO|                                                                                                                   ; 25.9 (0.0)           ; 25.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                                 ; scfifo                                                                  ; work            ;
;                |scfifo_9ba1:auto_generated|                                                                                                      ; 25.9 (0.0)           ; 25.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                                                                      ; scfifo_9ba1                                                             ; work            ;
;                   |a_dpfifo_s2a1:dpfifo|                                                                                                         ; 25.9 (15.1)          ; 25.9 (15.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 36 (15)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                                                                 ; a_dpfifo_s2a1                                                           ; work            ;
;                      |altsyncram_r3i1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                                                                         ; altsyncram_r3i1                                                         ; work            ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                                       ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                                                             ; cntr_h2b                                                                ; work            ;
;                      |cntr_i2b:wr_ptr|                                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                                                                 ; cntr_i2b                                                                ; work            ;
;                      |cntr_u27:usedw_counter|                                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                                                                          ; cntr_u27                                                                ; work            ;
;          |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                                       ; 26.3 (0.0)           ; 26.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                                                                 ; altera_up_sync_fifo                                                     ; nios2_system_v0 ;
;             |scfifo:Sync_FIFO|                                                                                                                   ; 26.3 (0.0)           ; 26.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                                ; scfifo                                                                  ; work            ;
;                |scfifo_9ba1:auto_generated|                                                                                                      ; 26.3 (0.0)           ; 26.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                                                                     ; scfifo_9ba1                                                             ; work            ;
;                   |a_dpfifo_s2a1:dpfifo|                                                                                                         ; 26.3 (15.4)          ; 26.4 (15.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 33 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                                                                ; a_dpfifo_s2a1                                                           ; work            ;
;                      |altsyncram_r3i1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                                                                        ; altsyncram_r3i1                                                         ; work            ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                                       ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                                                            ; cntr_h2b                                                                ; work            ;
;                      |cntr_i2b:wr_ptr|                                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                                                                ; cntr_i2b                                                                ; work            ;
;                      |cntr_u27:usedw_counter|                                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                                                                         ; cntr_u27                                                                ; work            ;
;       |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                                      ; 79.4 (25.8)          ; 81.2 (26.0)                      ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (50)            ; 108 (34)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_up_audio_out_serializer                                          ; nios2_system_v0 ;
;          |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                                       ; 26.5 (0.0)           ; 27.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                                                                   ; altera_up_sync_fifo                                                     ; nios2_system_v0 ;
;             |scfifo:Sync_FIFO|                                                                                                                   ; 26.5 (0.0)           ; 27.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                                  ; work            ;
;                |scfifo_9ba1:auto_generated|                                                                                                      ; 26.5 (0.0)           ; 27.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                                                                       ; scfifo_9ba1                                                             ; work            ;
;                   |a_dpfifo_s2a1:dpfifo|                                                                                                         ; 26.5 (16.0)          ; 27.5 (16.5)                      ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (25)             ; 35 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                                                                  ; a_dpfifo_s2a1                                                           ; work            ;
;                      |altsyncram_r3i1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                                                                          ; altsyncram_r3i1                                                         ; work            ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                                                              ; cntr_h2b                                                                ; work            ;
;                      |cntr_i2b:wr_ptr|                                                                                                           ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                                                                  ; cntr_i2b                                                                ; work            ;
;                      |cntr_u27:usedw_counter|                                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                                                                           ; cntr_u27                                                                ; work            ;
;          |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                                      ; 27.2 (0.0)           ; 27.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                                                                  ; altera_up_sync_fifo                                                     ; nios2_system_v0 ;
;             |scfifo:Sync_FIFO|                                                                                                                   ; 27.2 (0.0)           ; 27.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                                 ; scfifo                                                                  ; work            ;
;                |scfifo_9ba1:auto_generated|                                                                                                      ; 27.2 (0.0)           ; 27.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                                                                      ; scfifo_9ba1                                                             ; work            ;
;                   |a_dpfifo_s2a1:dpfifo|                                                                                                         ; 27.2 (15.7)          ; 27.7 (16.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 39 (13)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                                                                 ; a_dpfifo_s2a1                                                           ; work            ;
;                      |altsyncram_r3i1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                                                                         ; altsyncram_r3i1                                                         ; work            ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                                                             ; cntr_h2b                                                                ; work            ;
;                      |cntr_i2b:wr_ptr|                                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                                                                 ; cntr_i2b                                                                ; work            ;
;                      |cntr_u27:usedw_counter|                                                                                                    ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                                                                          ; cntr_u27                                                                ; work            ;
;       |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                                                    ; nios2_system_v0 ;
;       |altera_up_clock_edge:Bit_Clock_Edges|                                                                                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_up_clock_edge                                                    ; nios2_system_v0 ;
;       |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                                                    ; nios2_system_v0 ;
;    |nios2_system_v0_cpu:cpu|                                                                                                                     ; 884.2 (0.8)          ; 1049.3 (0.8)                     ; 184.1 (0.0)                                       ; 19.1 (0.0)                       ; 0.0 (0.0)            ; 1229 (0)            ; 1429 (3)                  ; 0 (0)         ; 28288             ; 6     ; 3          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; nios2_system_v0_cpu                                                     ; nios2_system_v0 ;
;       |nios2_system_v0_cpu_cpu:cpu|                                                                                                              ; 883.4 (756.6)        ; 1048.4 (867.4)                   ; 184.1 (129.4)                                     ; 19.1 (18.6)                      ; 0.0 (0.0)            ; 1229 (1056)         ; 1426 (1147)               ; 0 (0)         ; 28288             ; 6     ; 3          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_cpu_cpu                                                 ; nios2_system_v0 ;
;          |nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                            ; nios2_system_v0_cpu_cpu_ic_data_module                                  ; nios2_system_v0 ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;                |altsyncram_ekj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_ekj1                                                         ; work            ;
;          |nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                              ; nios2_system_v0_cpu_cpu_ic_tag_module                                   ; nios2_system_v0 ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                              ; work            ;
;                |altsyncram_rdj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_rdj1                                                         ; work            ;
;          |nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_cpu_cpu_mult_cell                                       ; nios2_system_v0 ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                        ; altera_mult_add                                                         ; work            ;
;                |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                    ; altera_mult_add_37p2                                                    ; work            ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                           ; altera_mult_add_rtl                                                     ; work            ;
;                      |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                  ; ama_multiplier_function                                                 ; work            ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                        ; altera_mult_add                                                         ; work            ;
;                |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                    ; altera_mult_add_37p2                                                    ; work            ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                           ; altera_mult_add_rtl                                                     ; work            ;
;                      |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                  ; ama_multiplier_function                                                 ; work            ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                        ; altera_mult_add                                                         ; work            ;
;                |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                    ; altera_mult_add_37p2                                                    ; work            ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                           ; altera_mult_add_rtl                                                     ; work            ;
;                      |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                  ; ama_multiplier_function                                                 ; work            ;
;          |nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|                                                               ; 126.8 (28.0)         ; 181.0 (31.1)                     ; 54.7 (3.1)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 173 (5)             ; 279 (87)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_cpu_cpu_nios2_oci                                       ; nios2_system_v0 ;
;             |nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|                                        ; 38.4 (0.0)           ; 73.8 (0.0)                       ; 35.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                               ; nios2_system_v0_cpu_cpu_debug_slave_wrapper                             ; nios2_system_v0 ;
;                |nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|                                       ; 6.1 (5.4)            ; 23.3 (22.0)                      ; 17.3 (16.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk                                                                                                                                                                     ; nios2_system_v0_cpu_cpu_debug_slave_sysclk                              ; nios2_system_v0 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                ; altera_std_synchronizer                                                 ; work            ;
;                |nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|                                             ; 30.8 (30.3)          ; 49.0 (47.6)                      ; 18.2 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck                                                                                                                                                                           ; nios2_system_v0_cpu_cpu_debug_slave_tck                                 ; nios2_system_v0 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                         ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                      ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                      ; altera_std_synchronizer                                                 ; work            ;
;                |sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy|                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy                                                                                                                                                                                                ; sld_virtual_jtag_basic                                                  ; work            ;
;             |nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|                                              ; 4.7 (4.7)            ; 5.8 (5.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                     ; nios2_system_v0_cpu_cpu_nios2_avalon_reg                                ; nios2_system_v0 ;
;             |nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break|                                                ; 0.6 (0.6)            ; 16.7 (16.7)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                                       ; nios2_system_v0_cpu_cpu_nios2_oci_break                                 ; nios2_system_v0 ;
;             |nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug|                                                ; 4.1 (3.6)            ; 6.0 (5.0)                        ; 1.9 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                       ; nios2_system_v0_cpu_cpu_nios2_oci_debug                                 ; nios2_system_v0 ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                             ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer                                                 ; work            ;
;             |nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|                                                      ; 48.2 (48.2)          ; 47.7 (47.7)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 85 (85)             ; 51 (51)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                             ; nios2_system_v0_cpu_cpu_nios2_ocimem                                    ; nios2_system_v0 ;
;                |nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram                                                                                                                                                                                          ; nios2_system_v0_cpu_cpu_ociram_sp_ram_module                            ; nios2_system_v0 ;
;                   |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                ; altsyncram                                                              ; work            ;
;                      |altsyncram_qid1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                                                                                                 ; altsyncram_qid1                                                         ; work            ;
;          |nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                            ; nios2_system_v0_cpu_cpu_register_bank_a_module                          ; nios2_system_v0 ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;                |altsyncram_voi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_voi1                                                         ; work            ;
;          |nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                            ; nios2_system_v0_cpu_cpu_register_bank_b_module                          ; nios2_system_v0 ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;                |altsyncram_voi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_voi1                                                         ; work            ;
;    |nios2_system_v0_jtag_uart:jtag_uart|                                                                                                         ; 60.7 (15.0)          ; 73.0 (16.8)                      ; 12.3 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (34)            ; 113 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_jtag_uart                                               ; nios2_system_v0 ;
;       |alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|                                                                            ; 21.5 (21.5)          ; 32.1 (32.1)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                                       ; work            ;
;       |nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|                                                                ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_jtag_uart_scfifo_r                                      ; nios2_system_v0 ;
;          |scfifo:rfifo|                                                                                                                          ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                  ; work            ;
;             |scfifo_3291:auto_generated|                                                                                                         ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                 ; scfifo_3291                                                             ; work            ;
;                |a_dpfifo_5771:dpfifo|                                                                                                            ; 11.6 (0.0)           ; 11.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                                           ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                                                      ; 5.6 (2.6)            ; 5.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                            ; work            ;
;                      |cntr_vg7:count_usedw|                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                               ; cntr_vg7                                                                ; work            ;
;                   |altsyncram_7pu1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                    ; altsyncram_7pu1                                                         ; work            ;
;                   |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                      ; cntr_jgb                                                                ; work            ;
;                   |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                            ; cntr_jgb                                                                ; work            ;
;       |nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|                                                                ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_jtag_uart_scfifo_w                                      ; nios2_system_v0 ;
;          |scfifo:wfifo|                                                                                                                          ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                  ; work            ;
;             |scfifo_3291:auto_generated|                                                                                                         ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                 ; scfifo_3291                                                             ; work            ;
;                |a_dpfifo_5771:dpfifo|                                                                                                            ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                                           ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                                                      ; 6.1 (3.1)            ; 6.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                            ; work            ;
;                      |cntr_vg7:count_usedw|                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                               ; cntr_vg7                                                                ; work            ;
;                   |altsyncram_7pu1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                    ; altsyncram_7pu1                                                         ; work            ;
;                   |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                      ; cntr_jgb                                                                ; work            ;
;                   |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                            ; cntr_jgb                                                                ; work            ;
;    |nios2_system_v0_led_pio:led_pio|                                                                                                             ; 1.3 (1.3)            ; 4.8 (4.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; nios2_system_v0_led_pio                                                 ; nios2_system_v0 ;
;    |nios2_system_v0_led_pio:seg_pio_0|                                                                                                           ; 1.0 (1.0)            ; 5.0 (5.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_led_pio:seg_pio_0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_led_pio                                                 ; nios2_system_v0 ;
;    |nios2_system_v0_led_pio:seg_pio_1|                                                                                                           ; 1.5 (1.5)            ; 4.8 (4.8)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_led_pio:seg_pio_1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_led_pio                                                 ; nios2_system_v0 ;
;    |nios2_system_v0_led_pio:seg_pio_2|                                                                                                           ; 2.5 (2.5)            ; 5.5 (5.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_led_pio:seg_pio_2                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_led_pio                                                 ; nios2_system_v0 ;
;    |nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|                                                                                   ; 3790.2 (0.0)         ; 4397.2 (0.0)                     ; 647.0 (0.0)                                       ; 40.0 (0.0)                       ; 150.0 (0.0)          ; 5710 (0)            ; 5227 (0)                  ; 0 (0)         ; 224928            ; 45    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0                                    ; nios2_system_v0 ;
;       |afi_mux_lpddr2:m0|                                                                                                                        ; 23.5 (23.5)          ; 32.9 (32.9)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|afi_mux_lpddr2:m0                                                                                                                                                                                                                                                                                                                                                                                                           ; afi_mux_lpddr2                                                          ; nios2_system_v0 ;
;       |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                                              ; nios2_system_v0 ;
;       |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                                              ; nios2_system_v0 ;
;       |nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|                                                                                               ; 1135.4 (0.0)         ; 1284.9 (0.0)                     ; 150.0 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2042 (0)            ; 1562 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0                                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0_c0                                 ; nios2_system_v0 ;
;          |alt_mem_ddrx_mm_st_converter:a0|                                                                                                       ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                  ; alt_mem_ddrx_mm_st_converter                                            ; nios2_system_v0 ;
;          |alt_mem_if_nextgen_lpddr2_controller_core:ng0|                                                                                         ; 1135.4 (0.0)         ; 1284.4 (0.0)                     ; 149.5 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2041 (0)            ; 1562 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; alt_mem_if_nextgen_lpddr2_controller_core                               ; nios2_system_v0 ;
;             |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 1135.4 (0.0)         ; 1284.4 (0.0)                     ; 149.5 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2041 (0)            ; 1562 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top                                          ; nios2_system_v0 ;
;                |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 1135.4 (0.3)         ; 1284.4 (0.3)                     ; 149.5 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2041 (0)            ; 1562 (1)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller                                                 ; nios2_system_v0 ;
;                   |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 19.0 (0.3)           ; 20.3 (0.3)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (1)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap                                              ; nios2_system_v0 ;
;                      |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                                   ; nios2_system_v0 ;
;                      |alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_lpddr2_addr_cmd_inst|                                ; 9.0 (9.0)            ; 9.8 (9.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_lpddr2_addr_cmd_inst                                                                                   ; alt_mem_ddrx_lpddr2_addr_cmd                                            ; nios2_system_v0 ;
;                      |alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_lpddr2_addr_cmd_inst|                                ; 8.7 (8.7)            ; 9.2 (9.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_lpddr2_addr_cmd_inst                                                                                   ; alt_mem_ddrx_lpddr2_addr_cmd                                            ; nios2_system_v0 ;
;                   |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 49.6 (49.6)          ; 58.9 (58.9)                      ; 9.3 (9.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 128 (128)           ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                                                    ; nios2_system_v0 ;
;                   |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 24.0 (24.0)          ; 26.2 (26.2)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen                                                  ; nios2_system_v0 ;
;                   |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 22.6 (22.6)          ; 34.2 (34.2)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                                                    ; nios2_system_v0 ;
;                   |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 68.0 (68.0)          ; 75.5 (75.5)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (115)           ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer                                                 ; nios2_system_v0 ;
;                   |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 207.1 (32.8)         ; 213.1 (36.4)                     ; 6.0 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 388 (59)            ; 283 (37)                  ; 0 (0)         ; 16544             ; 6     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path                                                 ; nios2_system_v0 ;
;                      |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                                                              ; work            ;
;                            |altsyncram_t2s1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated                                                   ; altsyncram_t2s1                                                         ; work            ;
;                      |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                          ; 18.3 (0.7)           ; 18.3 (1.0)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (1)              ; 27 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                                                       ; nios2_system_v0 ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 17.3 (0.0)           ; 17.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 27 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                                                                  ; work            ;
;                            |scfifo_2ga1:auto_generated|                                                                                          ; 17.3 (0.0)           ; 17.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 27 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated                                              ; scfifo_2ga1                                                             ; work            ;
;                               |a_dpfifo_br91:dpfifo|                                                                                             ; 17.3 (11.8)          ; 17.3 (11.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (16)                   ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo                         ; a_dpfifo_br91                                                           ; work            ;
;                                  |altsyncram_ngn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram ; altsyncram_ngn1                                                         ; work            ;
;                                  |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb     ; cntr_ggb                                                                ; work            ;
;                                  |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr         ; cntr_hgb                                                                ; work            ;
;                                  |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter  ; cntr_tg7                                                                ; work            ;
;                      |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 17.7 (2.2)           ; 17.7 (2.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 24 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                                                       ; nios2_system_v0 ;
;                         |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 24 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                                                                  ; work            ;
;                            |scfifo_8ga1:auto_generated|                                                                                          ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 24 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated                                                                             ; scfifo_8ga1                                                             ; work            ;
;                               |a_dpfifo_hr91:dpfifo|                                                                                             ; 15.5 (10.0)          ; 15.5 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 24 (12)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo                                                        ; a_dpfifo_hr91                                                           ; work            ;
;                                  |altsyncram_3hn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram                                ; altsyncram_3hn1                                                         ; work            ;
;                                  |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_ggb:rd_ptr_msb                                    ; cntr_ggb                                                                ; work            ;
;                                  |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_hgb:wr_ptr                                        ; cntr_hgb                                                                ; work            ;
;                                  |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter                                 ; cntr_tg7                                                                ; work            ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                         ; 72.5 (72.5)          ; 72.5 (72.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (143)           ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                      |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                               ; 65.2 (65.2)          ; 68.2 (68.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                   |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                ; 25.7 (25.7)          ; 29.0 (29.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg                                              ; nios2_system_v0 ;
;                   |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 37.5 (37.5)          ; 38.8 (38.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                                                   ; nios2_system_v0 ;
;                   |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 376.2 (376.2)        ; 428.3 (428.3)                    ; 52.2 (52.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 599 (599)           ; 509 (509)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                                                        ; nios2_system_v0 ;
;                   |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; -3.5 (-3.5)          ; 18.3 (18.3)                      ; 21.8 (21.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; alt_mem_ddrx_timing_param                                               ; nios2_system_v0 ;
;                   |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 308.9 (8.4)          ; 341.6 (12.3)                     ; 32.9 (3.9)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 548 (18)            ; 329 (6)                   ; 0 (0)         ; 9216              ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path                                                 ; nios2_system_v0 ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                            |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                            |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                            |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                            |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                            |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                            |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                            |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                      |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                            |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                      |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                    ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking                                             ; nios2_system_v0 ;
;                      |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                    ; 233.3 (214.2)        ; 260.2 (237.9)                    ; 27.1 (23.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 410 (379)           ; 236 (216)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager                                             ; nios2_system_v0 ;
;                         |alt_mem_ddrx_list:burstcount_list|                                                                                      ; 19.0 (19.0)          ; 22.3 (22.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                      |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                           ; 33.0 (33.0)          ; 34.1 (34.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                      |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                 ; 24.8 (24.8)          ; 25.4 (25.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;       |nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|                                                                                     ; 324.1 (0.0)          ; 405.4 (0.0)                      ; 81.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 534 (0)             ; 502 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_dmaster                            ; nios2_system_v0 ;
;          |altera_avalon_packets_to_master:transacto|                                                                                             ; 100.9 (0.0)          ; 125.7 (0.0)                      ; 24.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 187 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                              ; altera_avalon_packets_to_master                                         ; nios2_system_v0 ;
;             |packets_to_master:p2m|                                                                                                              ; 100.9 (100.9)        ; 125.7 (125.7)                    ; 24.8 (24.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 187 (187)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                        ; packets_to_master                                                       ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                            ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                              ; work            ;
;                |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                         ; altsyncram_g0n1                                                         ; work            ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 9.1 (9.1)            ; 9.6 (9.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_bytes_to_packets                                       ; nios2_system_v0 ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 186.7 (0.0)          ; 241.5 (0.0)                      ; 54.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_jtag_interface                                         ; nios2_system_v0 ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 185.6 (0.0)          ; 240.3 (0.0)                      ; 54.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 287 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                     ; altera_jtag_dc_streaming                                                ; nios2_system_v0 ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 10.3 (2.5)           ; 26.6 (10.3)                      ; 16.2 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 49 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 7.7 (7.7)            ; 11.7 (11.7)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                             ; altera_avalon_st_pipeline_base                                          ; nios2_system_v0 ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; -0.2 (-0.2)          ; 3.4 (3.4)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1.3 (0.8)            ; 13.0 (8.5)                       ; 11.7 (7.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                              ; altera_jtag_src_crosser                                                 ; nios2_system_v0 ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.5 (0.2)            ; 4.5 (0.8)                        ; 4.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                   ; altera_jtag_control_signal_crosser                                      ; nios2_system_v0 ;
;                      |altera_std_synchronizer:synchronizer|                                                                                      ; 0.3 (0.3)            ; 3.7 (3.7)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                              ; altera_std_synchronizer                                                 ; work            ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                            ; 173.9 (168.5)        ; 199.1 (188.6)                    ; 25.2 (20.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 208 (189)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                ; altera_jtag_streaming                                                   ; nios2_system_v0 ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                   ; altera_avalon_st_idle_inserter                                          ; nios2_system_v0 ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 1.8 (1.8)            ; 2.4 (2.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                     ; altera_avalon_st_idle_remover                                           ; nios2_system_v0 ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                       ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                              ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                      ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                           ; altera_std_synchronizer                                                 ; work            ;
;                |altera_std_synchronizer:synchronizer|                                                                                            ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                ; altera_std_synchronizer                                                 ; work            ;
;             |altera_jtag_sld_node:node|                                                                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                             ; altera_jtag_sld_node                                                    ; nios2_system_v0 ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                           ; sld_virtual_jtag_basic                                                  ; work            ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 12.7 (12.7)          ; 13.0 (13.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_packets_to_bytes                                       ; nios2_system_v0 ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                 ; nios2_system_v0 ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;       |nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|                                                                                               ; 138.2 (0.0)          ; 234.4 (0.0)                      ; 96.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 107 (0)             ; 491 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0                                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0_p0                                 ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|                                                                                ; 138.2 (5.0)          ; 234.4 (6.0)                      ; 96.7 (1.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 107 (10)            ; 491 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy                          ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                       ; 9.7 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath               ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                                ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                                 ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|                                                                       ; 48.1 (37.6)          ; 95.5 (73.6)                      ; 47.7 (36.3)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 10 (0)              ; 208 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads                     ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|                                                            ; 7.2 (7.2)            ; 18.2 (18.2)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads                   ; nios2_system_v0 ;
;                   |altddio_out:address_gen[0].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[0].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[0].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[1].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[1].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[1].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[2].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[2].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[2].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[3].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[3].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[3].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[4].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[4].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[4].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[5].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[5].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[5].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[6].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[6].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[6].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[7].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[7].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[7].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[8].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[8].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[8].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:address_gen[9].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[9].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[9].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:cke_gen[0].ucke_pad|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cke_gen[0].ucke_pad                                                                                                                                                         ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cke_gen[0].ucke_pad|ddio_out_09f:auto_generated                                                                                                                             ; ddio_out_09f                                                            ; work            ;
;                   |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                    ; altddio_out                                                             ; work            ;
;                      |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                        ; ddio_out_uqe                                                            ; work            ;
;                   |altddio_out:cs_n_gen[0].ucs_n_pad|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cs_n_gen[0].ucs_n_pad                                                                                                                                                       ; altddio_out                                                             ; work            ;
;                      |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cs_n_gen[0].ucs_n_pad|ddio_out_09f:auto_generated                                                                                                                           ; ddio_out_09f                                                            ; work            ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc                         ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc                         ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc                         ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator            ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                       ; 0.9 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                   |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                   |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                   |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                   |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|                                                               ; 38.3 (8.5)           ; 50.6 (20.1)                      ; 12.3 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 104 (68)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath                   ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                  ; 23.5 (14.3)          ; 24.0 (14.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (19)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                       ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector             ; nios2_system_v0 ;
;                   |lpm_decode:uvalid_select|                                                                                                     ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                              ; lpm_decode                                                              ; work            ;
;                      |decode_f5f:auto_generated|                                                                                                 ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                                    ; decode_f5f                                                              ; work            ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|                  ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                                       ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector             ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|                                                                               ; 0.6 (0.3)            ; 31.8 (0.3)                       ; 31.3 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset                                                                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset                           ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|                                                               ; 0.0 (0.0)            ; 8.2 (8.2)                        ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|                                                               ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk|                                                         ; 0.3 (0.3)            ; 7.5 (7.5)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk|                                                               ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_seq_clk|                                                               ; 0.0 (0.0)            ; 7.3 (7.3)                        ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|                                                             ; 36.4 (0.0)           ; 40.7 (0.0)                       ; 4.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath                  ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender|                                              ; 1.0 (1.0)            ; 5.2 (5.2)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                 ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender               ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter|                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter|                                                      ; 32.0 (32.0)          ; 31.8 (31.8)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;       |nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_pll0                               ; nios2_system_v0 ;
;       |nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|                                                                                               ; 2169.0 (0.0)         ; 2439.6 (0.0)                     ; 309.6 (0.0)                                       ; 39.0 (0.0)                       ; 150.0 (0.0)          ; 2998 (0)            ; 2613 (0)                  ; 0 (0)         ; 198656            ; 34    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0                                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0_s0                                 ; nios2_system_v0 ;
;          |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 48.3 (48.3)          ; 63.6 (63.6)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_bridge                                                 ; nios2_system_v0 ;
;          |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 255.4 (255.2)        ; 281.2 (280.7)                    ; 31.9 (31.7)                                       ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 392 (392)           ; 350 (348)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                           ; nios2_system_v0 ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                        ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module    ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                               ; altsyncram_mri1                                                         ; work            ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                        ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module    ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                   |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                               ; altsyncram_mri1                                                         ; work            ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                     ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                ; nios2_system_v0 ;
;          |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                        ; altera_mem_if_sequencer_mem_no_ifdef_params                             ; nios2_system_v0 ;
;             |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                |altsyncram_a3m1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_a3m1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_a3m1                                                         ; work            ;
;          |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.5 (4.5)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                        ; altera_mem_if_sequencer_rst                                             ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|                                                           ; 259.8 (0.0)          ; 298.7 (0.0)                      ; 40.3 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 469 (0)             ; 181 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0               ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|                                                                   ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 5.7 (5.7)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.8 (2.8)            ; 4.1 (4.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 5.3 (5.3)            ; 5.7 (5.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                                     ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;             |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;             |altera_merlin_master_agent:trk_mm_bridge_m0_agent|                                                                                  ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;             |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 6.7 (6.7)            ; 7.0 (7.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;             |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;             |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent|                                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|                                                                         ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_agent:trk_mm_bridge_s0_agent|                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                               ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                ; 4.9 (4.9)            ; 14.4 (14.4)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 7.9 (7.9)            ; 8.4 (8.4)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 13.7 (13.7)          ; 13.7 (13.7)                      ; 0.9 (0.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 7 (7)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;             |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 5.8 (5.8)            ; 6.7 (6.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                                           ; nios2_system_v0 ;
;             |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                                           ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                      ; 6.5 (6.5)            ; 7.8 (7.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux     ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:rsp_demux_001|                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux     ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                              ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004|                                              ; 8.3 (8.3)            ; 9.9 (9.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004                                                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004 ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                          ; 27.3 (23.5)          ; 35.8 (32.2)                      ; 8.8 (8.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 70 (64)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux       ; nios2_system_v0 ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                               ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                      ; 30.3 (25.5)          ; 36.5 (31.7)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (52)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux       ; nios2_system_v0 ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                           ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                  ; 39.1 (31.9)          ; 40.8 (33.2)                      ; 1.8 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 66 (55)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001   ; nios2_system_v0 ;
;                |altera_merlin_arbitrator:arb|                                                                                                    ; 7.3 (6.6)            ; 7.7 (7.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                       ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;                   |altera_merlin_arb_adder:adder|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                         ; altera_merlin_arb_adder                                                 ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router|                                                            ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router        ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003|                                                    ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003    ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004|                                                    ; 6.9 (6.9)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004    ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux     ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                  ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux     ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                          ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux       ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                  ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003   ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004|                                                  ; 14.6 (14.6)          ; 17.3 (17.3)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004   ; nios2_system_v0 ;
;          |rw_manager_lpddr2:sequencer_rw_mgr_inst|                                                                                               ; 405.9 (0.0)          ; 461.1 (0.0)                      ; 58.2 (0.0)                                        ; 3.1 (0.0)                        ; 110.0 (0.0)          ; 471 (0)             ; 556 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; rw_manager_lpddr2                                                       ; nios2_system_v0 ;
;             |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 405.9 (23.2)         ; 461.1 (27.7)                     ; 58.2 (4.6)                                        ; 3.1 (0.1)                        ; 110.0 (0.0)          ; 471 (7)             ; 556 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; rw_manager_generic                                                      ; nios2_system_v0 ;
;                |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 382.8 (75.8)         ; 433.4 (92.8)                     ; 53.6 (18.3)                                       ; 3.0 (1.3)                        ; 110.0 (0.0)          ; 464 (127)           ; 475 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; rw_manager_core                                                         ; nios2_system_v0 ;
;                   |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 56.9 (0.0)           ; 56.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 30 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; rw_manager_ac_ROM_no_ifdef_params                                       ; nios2_system_v0 ;
;                      |altsyncram:altsyncram_component|                                                                                           ; 56.9 (0.0)           ; 56.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 30 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                                                              ; work            ;
;                         |altsyncram_qt02:auto_generated|                                                                                         ; 56.9 (49.2)          ; 56.9 (49.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 30 (0)              ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated                                                                                                                                                                ; altsyncram_qt02                                                         ; work            ;
;                            |decode_5ka:wr_decode|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|decode_5ka:wr_decode                                                                                                                                           ; decode_5ka                                                              ; work            ;
;                            |mux_3gb:rd_mux|                                                                                                      ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|mux_3gb:rd_mux                                                                                                                                                 ; mux_3gb                                                                 ; work            ;
;                   |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                     ; 5.6 (5.6)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                   |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                     ; 5.6 (5.6)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                   |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                     ; 5.6 (5.6)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                   |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                     ; 5.6 (5.6)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                   |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 20.5 (0.0)           ; 20.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; rw_manager_di_buffer_wrap                                               ; nios2_system_v0 ;
;                      |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 20.5 (0.0)           ; 20.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; rw_manager_di_buffer                                                    ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 20.5 (0.0)           ; 20.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                                                              ; work            ;
;                            |altsyncram_okr1:auto_generated|                                                                                      ; 20.5 (20.5)          ; 20.8 (20.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                                    ; altsyncram_okr1                                                         ; work            ;
;                   |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 55.5 (0.0)           ; 57.7 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; rw_manager_inst_ROM_no_ifdef_params                                     ; nios2_system_v0 ;
;                      |altsyncram:altsyncram_component|                                                                                           ; 55.5 (0.0)           ; 57.7 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                                                              ; work            ;
;                         |altsyncram_p4v1:auto_generated|                                                                                         ; 55.5 (42.2)          ; 57.7 (43.1)                      ; 2.3 (0.9)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated                                                                                                                                                            ; altsyncram_p4v1                                                         ; work            ;
;                            |mux_2gb:rd_mux|                                                                                                      ; 13.3 (13.3)          ; 14.7 (14.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|mux_2gb:rd_mux                                                                                                                                             ; mux_2gb                                                                 ; work            ;
;                   |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 46.3 (46.3)          ; 70.0 (70.0)                      ; 23.8 (23.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 85 (85)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; rw_manager_jumplogic                                                    ; nios2_system_v0 ;
;                   |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 76.2 (8.8)           ; 78.8 (9.0)                       ; 2.9 (0.2)                                         ; 0.3 (0.0)                        ; 10.0 (0.0)           ; 103 (19)            ; 121 (15)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; rw_manager_read_datapath                                                ; nios2_system_v0 ;
;                      |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 31.8 (31.8)          ; 31.5 (31.5)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 40 (40)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; rw_manager_bitcheck                                                     ; nios2_system_v0 ;
;                      |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 11.4 (0.0)           ; 11.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; rw_manager_pattern_fifo                                                 ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                        ; 11.4 (0.0)           ; 11.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                                                              ; work            ;
;                            |altsyncram_8lr1:auto_generated|                                                                                      ; 11.4 (11.4)          ; 11.4 (11.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                           ; altsyncram_8lr1                                                         ; work            ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 23.7 (4.3)           ; 26.9 (4.8)                       ; 3.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (13)             ; 60 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; rw_manager_write_decoder                                                ; nios2_system_v0 ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; rw_manager_data_decoder                                                 ; nios2_system_v0 ;
;                         |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; rw_manager_dm_decoder                                                   ; nios2_system_v0 ;
;                         |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 5.3 (5.3)            ; 5.9 (5.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; rw_manager_lfsr12                                                       ; nios2_system_v0 ;
;                         |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 12.3 (12.3)          ; 13.8 (13.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; rw_manager_lfsr36                                                       ; nios2_system_v0 ;
;                   |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 28.2 (9.7)           ; 35.0 (10.0)                      ; 7.0 (0.3)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 67 (36)             ; 65 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; rw_manager_write_decoder                                                ; nios2_system_v0 ;
;                      |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; rw_manager_data_decoder                                                 ; nios2_system_v0 ;
;                      |rw_manager_dm_decoder:DM_decoder_i|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                              ; rw_manager_dm_decoder                                                   ; nios2_system_v0 ;
;                      |rw_manager_lfsr12:dm_lfsr_i|                                                                                               ; 5.3 (5.3)            ; 5.9 (5.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr12                                                       ; nios2_system_v0 ;
;                      |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 10.7 (10.7)          ; 16.4 (16.4)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr36                                                       ; nios2_system_v0 ;
;          |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_data_mgr                                                      ; nios2_system_v0 ;
;          |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 36.7 (36.7)          ; 41.0 (41.0)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                         ; sequencer_phy_mgr                                                       ; nios2_system_v0 ;
;          |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 26.2 (4.8)           ; 26.2 (4.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 7 (7)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_reg_file                                                      ; nios2_system_v0 ;
;             |altsyncram:altsyncram_component|                                                                                                    ; 21.3 (0.0)           ; 21.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                       ; altsyncram                                                              ; work            ;
;                |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_c9v1                                                         ; work            ;
;          |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 382.8 (344.6)        ; 410.2 (366.1)                    ; 29.8 (23.6)                                       ; 2.5 (2.2)                        ; 20.0 (0.0)           ; 488 (462)           ; 443 (418)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                         ; sequencer_scc_mgr                                                       ; nios2_system_v0 ;
;             |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 7.1 (6.5)            ; 10.7 (10.2)                      ; 4.0 (4.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                  ; sequencer_scc_acv_wrapper                                               ; nios2_system_v0 ;
;                |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                               ; sequencer_scc_acv_phase_decode                                          ; nios2_system_v0 ;
;             |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 31.2 (0.0)           ; 33.3 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                      ; sequencer_scc_reg_file                                                  ; nios2_system_v0 ;
;                |altdpram:altdpram_component|                                                                                                     ; 31.2 (0.0)           ; 33.3 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                          ; altdpram                                                                ; work            ;
;                   |dpram_k3s1:auto_generated|                                                                                                    ; 31.2 (20.0)          ; 33.3 (20.0)                      ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                                ; dpram_k3s1                                                              ; work            ;
;                      |decode_5la:wr_decode|                                                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                           ; decode_5la                                                              ; work            ;
;                      |mux_7hb:rd_mux|                                                                                                            ; 10.3 (10.3)          ; 12.3 (12.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                                 ; mux_7hb                                                                 ; work            ;
;          |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 745.5 (745.5)        ; 846.2 (846.2)                    ; 126.6 (126.6)                                     ; 25.8 (25.8)                      ; 0.0 (0.0)            ; 1078 (1078)         ; 863 (863)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                                                                                                                                         ; sequencer_trk_mgr                                                       ; nios2_system_v0 ;
;    |nios2_system_v0_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 730.9 (0.0)          ; 898.2 (0.0)                      ; 172.7 (0.0)                                       ; 5.3 (0.0)                        ; 0.0 (0.0)            ; 851 (0)             ; 1456 (0)                  ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mm_interconnect_0                                       ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|                                                                        ; 19.3 (19.3)          ; 33.0 (33.0)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|                                                                          ; 5.6 (5.6)            ; 8.1 (8.1)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                                 ; 6.6 (6.6)            ; 7.8 (7.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                                           ; 8.5 (8.5)            ; 10.5 (10.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                         ; 3.0 (3.0)            ; 4.9 (4.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                                          ; 3.7 (3.7)            ; 5.0 (5.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|                                                                          ; 15.7 (15.7)          ; 15.7 (15.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;             |altsyncram_m6n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_m6n1                                                         ; work            ;
;       |altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|                                                                            ; 308.6 (308.6)        ; 314.8 (314.8)                    ; 8.5 (8.5)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 54 (54)             ; 595 (595)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                                       ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:seg_pio_0_s1_agent_rsp_fifo|                                                                                        ; 3.7 (3.7)            ; 5.0 (5.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:seg_pio_1_s1_agent_rsp_fifo|                                                                                        ; 3.5 (3.5)            ; 4.7 (4.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:seg_pio_2_s1_agent_rsp_fifo|                                                                                        ; 3.5 (3.5)            ; 5.3 (5.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|                                                                                           ; 3.5 (3.5)            ; 5.2 (5.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                                    ; 3.5 (3.5)            ; 4.8 (4.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                                 ; 3.5 (3.5)            ; 4.8 (4.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                         ; 5.8 (0.0)            ; 25.8 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                                ; nios2_system_v0 ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 5.8 (4.7)            ; 25.8 (24.5)                      ; 20.0 (19.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 59 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                     ; 16.8 (0.0)           ; 61.6 (0.0)                       ; 44.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                                ; nios2_system_v0 ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 16.8 (16.1)          ; 61.6 (60.4)                      ; 44.7 (44.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 140 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                     ; 26.8 (0.0)           ; 31.7 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                                ; nios2_system_v0 ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 26.8 (26.4)          ; 31.7 (30.5)                      ; 4.8 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 78 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; -0.1 (-0.1)          ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                     ; 14.9 (0.0)           ; 28.0 (0.0)                       ; 14.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                                ; nios2_system_v0 ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 14.9 (14.8)          ; 28.0 (26.6)                      ; 14.2 (12.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 78 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.0 (0.0)            ; 0.4 (0.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                         ; 9.3 (9.3)            ; 9.9 (9.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;       |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                                               ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;       |altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|                                                                               ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                                        ; nios2_system_v0 ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;       |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;       |altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent|                                                                                 ; 2.2 (1.8)            ; 3.8 (3.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                                        ; nios2_system_v0 ;
;       |altera_merlin_slave_agent:sw_pio_s1_agent|                                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|                                                                     ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                            ; 2.7 (2.7)            ; 13.3 (13.3)                      ; 10.6 (10.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                    ; 8.9 (8.9)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:led_pio_s1_translator|                                                                                     ; 3.3 (3.3)            ; 4.8 (4.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:seg_pio_0_s1_translator|                                                                                   ; 4.4 (4.4)            ; 6.5 (6.5)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:seg_pio_1_s1_translator|                                                                                   ; 3.6 (3.6)            ; 5.3 (5.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_1_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:seg_pio_2_s1_translator|                                                                                   ; 4.6 (4.6)            ; 5.6 (5.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg_pio_2_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:sw_pio_s1_translator|                                                                                      ; 5.2 (5.2)            ; 6.2 (6.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                               ; 7.4 (7.4)            ; 7.6 (7.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                            ; 3.9 (3.9)            ; 4.5 (4.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;       |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                             ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                                           ; nios2_system_v0 ;
;       |altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter|                                                                   ; 64.0 (64.0)          ; 68.8 (68.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (145)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                             ; nios2_system_v0 ;
;       |altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter|                                                                   ; 26.4 (26.4)          ; 28.8 (28.8)                      ; 3.0 (3.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                             ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                             ; nios2_system_v0_mm_interconnect_0_cmd_demux                             ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_mm_interconnect_0_cmd_demux_001                         ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                                ; 16.3 (14.0)          ; 18.8 (16.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_mm_interconnect_0_cmd_mux_005                           ; nios2_system_v0 ;
;          |altera_merlin_arbitrator:arb|                                                                                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_006|                                                                                ; 17.5 (15.6)          ; 26.1 (23.8)                      ; 8.6 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (53)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_mm_interconnect_0_cmd_mux_005                           ; nios2_system_v0 ;
;          |altera_merlin_arbitrator:arb|                                                                                                          ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_router:router|                                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mm_interconnect_0_router                                ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_router_001:router_001|                                                                                  ; 2.5 (2.5)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_mm_interconnect_0_router_001                            ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                            ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_mm_interconnect_0_rsp_demux_005                         ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_rsp_demux_005:rsp_demux_006|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_demux_005:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_mm_interconnect_0_rsp_demux_005                         ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 49.8 (49.8)          ; 54.4 (54.4)                      ; 5.1 (5.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 127 (127)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_mm_interconnect_0_rsp_mux                               ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 4.8 (4.8)            ; 5.6 (5.6)                        ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_mm_interconnect_0_rsp_mux_001                           ; nios2_system_v0 ;
;    |nios2_system_v0_onchip_mem:onchip_mem|                                                                                                       ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_onchip_mem                                              ; nios2_system_v0 ;
;       |altsyncram:the_altsyncram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                              ; work            ;
;          |altsyncram_cjn1:auto_generated|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_cjn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_cjn1                                                         ; work            ;
;    |nios2_system_v0_pll_0:pll_0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_pll_0                                                   ; nios2_system_v0 ;
;       |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_pll                                                              ; work            ;
;    |nios2_system_v0_rst_controller:rst_controller|                                                                                               ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_rst_controller                                          ; nios2_system_v0 ;
;       |altera_reset_controller:rst_controller|                                                                                                   ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                 ; nios2_system_v0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;    |nios2_system_v0_rst_controller:rst_controller_002|                                                                                           ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_rst_controller                                          ; nios2_system_v0 ;
;       |altera_reset_controller:rst_controller|                                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                                 ; nios2_system_v0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;    |nios2_system_v0_rst_controller_001:rst_controller_001|                                                                                       ; 3.0 (0.0)            ; 8.0 (0.0)                        ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_rst_controller_001                                      ; nios2_system_v0 ;
;       |altera_reset_controller:rst_controller_001|                                                                                               ; 3.0 (2.3)            ; 8.0 (5.0)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                 ; nios2_system_v0 ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                        ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;    |nios2_system_v0_sw_pio:sw_pio|                                                                                                               ; -0.2 (-0.2)          ; 3.3 (3.3)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_sw_pio:sw_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_sw_pio                                                  ; nios2_system_v0 ;
;    |nios2_system_v0_sys_clk_timer:sys_clk_timer|                                                                                                 ; 62.3 (62.3)          ; 79.1 (79.1)                      ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (109)           ; 132 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|nios2_system_v0_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_sys_clk_timer                                           ; nios2_system_v0 ;
;    |pzdyqx:nabboc|                                                                                                                               ; 61.0 (0.0)           ; 74.5 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                                                  ; work            ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                             ; 61.0 (6.8)           ; 74.5 (7.3)                       ; 13.5 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 77 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                                             ; work            ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                         ; 27.2 (11.0)          ; 35.2 (15.0)                      ; 8.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                              ; GHVD5181                                                                ; work            ;
;             |LQYT7093:MBPH5020|                                                                                                                  ; 16.2 (16.2)          ; 20.2 (20.2)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                                                ; work            ;
;          |KIFI3548:TPOO7242|                                                                                                                     ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                                                ; work            ;
;          |LQYT7093:LRYQ7721|                                                                                                                     ; 10.8 (10.8)          ; 14.8 (14.8)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                                                ; work            ;
;          |PUDL0439:ESUL0435|                                                                                                                     ; 9.3 (9.3)            ; 10.0 (10.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                                                ; work            ;
;    |sld_hub:auto_hub|                                                                                                                            ; 96.5 (0.5)           ; 110.5 (0.5)                      ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (1)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                                 ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|          ; 96.0 (0.0)           ; 110.0 (0.0)                      ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                                             ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                    ; 96.0 (0.0)           ; 110.0 (0.0)                      ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                                             ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                ; 96.0 (2.5)           ; 110.0 (4.7)                      ; 14.0 (2.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (5)             ; 111 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                                 ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                     ; 93.5 (0.0)           ; 105.3 (0.0)                      ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                                       ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                 ; 93.5 (69.9)          ; 105.3 (78.8)                     ; 11.8 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (113)           ; 103 (72)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                      ; sld_jtag_hub                                                            ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                   ; 13.0 (13.0)          ; 13.7 (13.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                              ; sld_rom_sr                                                              ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                 ; 10.6 (10.6)          ; 12.9 (12.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system_v0|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                            ; sld_shadow_jsm                                                          ; altera_sld      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                           ;
+------------------------------------------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                                                       ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------------------------------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; audio_xclk_clk                                             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[0]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[1]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[2]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[3]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[4]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[5]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[6]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[7]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[0]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[1]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[2]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[3]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[4]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[5]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[6]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_0_external_connection_export[7]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[0]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[1]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[2]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[3]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[4]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[5]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[6]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_1_external_connection_export[7]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[0]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[1]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[2]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[3]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[4]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[5]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[6]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; seg_pio_2_external_connection_export[7]                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; audio_0_external_interface_DACDAT                          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_ca[0]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[1]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[2]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[3]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[4]                                           ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[5]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[6]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[7]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[8]                                           ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[9]                                           ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ck[0]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_ck_n[0]                                         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_cke[0]                                          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_cs_n[0]                                         ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; i2c_0_i2c_serial_sda_inout                                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                                           ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                                           ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                                           ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                                           ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                                           ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                                           ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                                          ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]                                          ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]                                          ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]                                          ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]                                          ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; i2c_0_i2c_serial_scl_inout                                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oct_rzqin                                                  ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk_clk                                                    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n                                              ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; audio_0_external_interface_DACLRCK                         ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; audio_0_external_interface_BCLK                            ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[0]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[1]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[2]                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[3]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[4]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[5]                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[6]                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[7]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; audio_0_external_interface_ADCLRCK                         ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; audio_0_external_interface_ADCDAT                          ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+------------------------------------------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; i2c_0_i2c_serial_sda_inout                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_doublesync_a~0                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; i2c_0_i2c_serial_scl_inout                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a~0                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; oct_rzqin                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                            ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1                 ; 0       ;
;      - nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1                 ; 0       ;
;      - nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; audio_0_external_interface_DACLRCK                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; audio_0_external_interface_BCLK                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; sw_pio_external_connection_export[0]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[0]                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; sw_pio_external_connection_export[1]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[1]                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; sw_pio_external_connection_export[2]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[2]~feeder                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; sw_pio_external_connection_export[3]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[3]                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; sw_pio_external_connection_export[4]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[4]                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; sw_pio_external_connection_export[5]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[5]~feeder                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; sw_pio_external_connection_export[6]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[6]                                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; sw_pio_external_connection_export[7]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - nios2_system_v0_sw_pio:sw_pio|readdata[7]                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; audio_0_external_interface_ADCLRCK                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - nios2_system_v0_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; audio_0_external_interface_ADCDAT                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]~feeder                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]~3                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y18_N6         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|mst_arb_lost_reg                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X33_Y20_N32             ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl_wren~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y16_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser_wren~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y16_N18        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high_wren~1                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y16_N9         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low_wren~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y16_N33        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold_wren~1                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y16_N57        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y18_N30        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[2]~1                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X28_Y19_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[1]~1                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y19_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|Selector3~3                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y19_N24        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state_dly                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X35_Y19_N8              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~1                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y18_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~2                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N27       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~3                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N48       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~4                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N51       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~5                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N18       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~6                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N21       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~7                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N36       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|Decoder0~8                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X32_Y20_N57       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_clear_cnt~0                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X37_Y20_N57       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_clear_cnt~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y20_N30        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|clk_oe_nxt_hl                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y19_N15        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_en~9                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y17_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|put_rxfifo                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y18_N18        ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_avalon_i2c:i2c_0|put_txfifo~1                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y16_N30        ; 6       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y3_N3              ; 469     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y3_N3              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_R20                    ; 2493    ; Clock                                              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                                                                                                    ; LABCELL_X11_Y23_N0         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                                                                                        ; LABCELL_X13_Y23_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0                                                                                                                                                                                                                                                          ; LABCELL_X13_Y23_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~1                                                                                                                                                                                                                                                          ; LABCELL_X13_Y23_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                                                                                                   ; LABCELL_X11_Y22_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                                                                                       ; LABCELL_X13_Y23_N48        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0                                                                                                                                                                                                                                                         ; LABCELL_X17_Y23_N0         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~1                                                                                                                                                                                                                                                         ; MLABCELL_X14_Y22_N3        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y23_N15        ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X14_Y23_N51       ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X15_Y23_N39        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                                                                                                     ; LABCELL_X13_Y21_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                                                                                         ; LABCELL_X13_Y19_N18        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~3                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y21_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~4                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y20_N6         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                                                                                                    ; LABCELL_X11_Y20_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                                                                                        ; LABCELL_X13_Y20_N21        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y20_N27       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                               ; LABCELL_X15_Y19_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~4                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y20_N18        ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~5                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y20_N18        ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X15_Y19_N54        ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]~2                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X15_Y19_N0         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|clear_write_fifos~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X14_Y22_N39       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y20_N3         ; 99      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y22_N42        ; 113     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|readdata[23]~1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y20_N27        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|readdata[23]~10                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y19_N0         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_audio_0:audio_0|readdata[4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y20_N12        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X22_Y21_N59             ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ctrl_ld32                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X25_Y19_N26             ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y23_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X22_Y21_N38             ; 779     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y23_N0        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y32_N9         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y24_N54        ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X32_Y23_N44             ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y22_N24       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X32_Y23_N2              ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X28_Y23_N45        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X25_Y24_N2              ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X23_Y24_N28             ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[7]~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y27_N6         ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X19_Y22_N30       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|Equal296~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y24_N30        ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y24_N42        ; 186     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y23_N39        ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_ienable_reg_irq1_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y23_N39        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y13_N42        ; 1158    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X27_Y16_N25             ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y16_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y22_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y22_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y23_N6         ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y22_N36        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                           ; FF_X15_Y17_N14             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|jxuir                                                                                                                                                          ; FF_X13_Y13_N25             ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                                                                         ; MLABCELL_X8_Y9_N48         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                                                                         ; LABCELL_X9_Y13_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                                                                                                         ; LABCELL_X9_Y13_N9          ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                                                                           ; LABCELL_X9_Y13_N27         ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                                                              ; FF_X8_Y9_N56               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[30]~19                                                                                                                                                            ; MLABCELL_X3_Y8_N21         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[30]~20                                                                                                                                                            ; MLABCELL_X3_Y8_N24         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[37]~15                                                                                                                                                            ; LABCELL_X1_Y8_N54          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[3]~10                                                                                                                                                             ; LABCELL_X1_Y8_N45          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[3]~9                                                                                                                                                              ; LABCELL_X1_Y8_N42          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                ; LABCELL_X11_Y15_N57        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                                                                                           ; LABCELL_X11_Y15_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break|break_readreg[22]~0                                                                                                                                                                                                                                              ; MLABCELL_X8_Y9_N30         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break|break_readreg[22]~1                                                                                                                                                                                                                                              ; MLABCELL_X3_Y9_N21         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                                                                                                                                          ; LABCELL_X7_Y12_N6          ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[6]~8                                                                                                                                                                                                                                                           ; LABCELL_X10_Y12_N9         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                                                       ; LABCELL_X13_Y14_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                                                                                         ; LABCELL_X11_Y13_N3         ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y4_N33          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X9_Y4_N27          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y11_N33        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y3_N30          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y3_N33          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X21_Y15_N3         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X21_Y15_N56             ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y15_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y15_N27        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y11_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y11_N30        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X21_Y15_N26             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X15_Y15_N24        ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y15_N21        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_led_pio:seg_pio_0|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y15_N24        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_led_pio:seg_pio_1|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y15_N9         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_led_pio:seg_pio_2|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y15_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|afi_mux_lpddr2:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X41_Y3_N48         ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[1]                                                                                                                                                         ; FF_X37_Y12_N32             ; 54      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~1                                                                                                                                                                    ; LABCELL_X31_Y6_N30         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                                                            ; LABCELL_X45_Y13_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_read_ready~0                                                                                                                                                              ; LABCELL_X40_Y10_N9         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LABCELL_X36_Y6_N51         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~5                ; MLABCELL_X37_Y5_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~6                ; LABCELL_X35_Y5_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|pulse_ram_output~2 ; LABCELL_X35_Y5_N42         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LABCELL_X40_Y4_N24         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~5                                               ; LABCELL_X40_Y4_N18         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~6                                               ; LABCELL_X40_Y4_N0          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|pulse_ram_output~2                                ; LABCELL_X40_Y4_N48         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3]~57                                                                                              ; LABCELL_X35_Y3_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][3]~62                                                                                              ; LABCELL_X38_Y3_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][2]~67                                                                                              ; LABCELL_X38_Y3_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][3]~72                                                                                              ; MLABCELL_X37_Y4_N9         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][2]~77                                                                                              ; LABCELL_X36_Y3_N48         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~81                                                                                              ; LABCELL_X36_Y4_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]~2                                                                                                ; LABCELL_X40_Y5_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][3]~9                                                                                                ; LABCELL_X38_Y4_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][1]~18                                                                                               ; LABCELL_X38_Y4_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~24                                                                                               ; MLABCELL_X37_Y4_N51        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][3]~30                                                                                               ; MLABCELL_X37_Y4_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][3]~36                                                                                               ; MLABCELL_X37_Y4_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][2]~42                                                                                               ; LABCELL_X36_Y3_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][1]~47                                                                                               ; MLABCELL_X37_Y3_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][1]~52                                                                                               ; MLABCELL_X37_Y3_N24        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]~5                                                                                           ; LABCELL_X36_Y5_N42         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]~2                                                                                                      ; LABCELL_X41_Y6_N3          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][3]~52                                                                                                    ; LABCELL_X41_Y5_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][1]~57                                                                                                    ; LABCELL_X38_Y7_N57         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][3]~62                                                                                                    ; LABCELL_X38_Y7_N9          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][3]~67                                                                                                    ; LABCELL_X38_Y7_N15         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][1]~73                                                                                                    ; LABCELL_X38_Y6_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~76                                                                                                    ; MLABCELL_X42_Y6_N48        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][2]~8                                                                                                      ; LABCELL_X41_Y6_N27         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][3]~12                                                                                                     ; LABCELL_X38_Y6_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][2]~17                                                                                                     ; LABCELL_X38_Y7_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][0]~22                                                                                                     ; LABCELL_X40_Y7_N3          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][3]~27                                                                                                     ; LABCELL_X40_Y7_N9          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~32                                                                                                     ; LABCELL_X40_Y6_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]~37                                                                                                     ; LABCELL_X40_Y6_N3          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][1]~42                                                                                                     ; LABCELL_X38_Y6_N51         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][3]~47                                                                                                     ; LABCELL_X41_Y5_N27         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~0                                                                                                                                                              ; LABCELL_X40_Y5_N6          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|Decoder0~1                                                                                                                                                                        ; LABCELL_X43_Y13_N15        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~2                                                                                                                                   ; MLABCELL_X47_Y13_N54       ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_enter_power_saving_ready~0                                                                                                                                                    ; LABCELL_X48_Y13_N15        ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~0                                                                                                                              ; LABCELL_X49_Y13_N33        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LABCELL_X45_Y13_N15        ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~3                                                                                                                                                                           ; MLABCELL_X47_Y11_N15       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~19                                                                                                                                                                          ; LABCELL_X38_Y8_N9          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~37                                                                                                                                                                          ; MLABCELL_X42_Y10_N39       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~28                                                                                                                                                                          ; MLABCELL_X42_Y8_N57        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~2                                                                                                                                                                               ; LABCELL_X36_Y10_N36        ; 72      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LABCELL_X36_Y10_N12        ; 67      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~5                                                                                                                                                                               ; LABCELL_X36_Y10_N57        ; 62      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LABCELL_X36_Y10_N54        ; 67      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~0                                                                                                     ; LABCELL_X31_Y7_N18         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~1                                                                                                     ; LABCELL_X30_Y6_N15         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~0                                                                                                               ; LABCELL_X31_Y9_N30         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~1                                                                                                               ; LABCELL_X31_Y9_N15         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~2                                                                                                               ; LABCELL_X31_Y9_N9          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~3                                                                                                               ; MLABCELL_X32_Y9_N33        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~4                                                                                                               ; LABCELL_X33_Y10_N42        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~5                                                                                                               ; LABCELL_X33_Y7_N54         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~6                                                                                                               ; MLABCELL_X32_Y9_N12        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~7                                                                                                               ; LABCELL_X28_Y10_N3         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]~1                                                                         ; MLABCELL_X32_Y7_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][1]~4                                                                         ; LABCELL_X31_Y11_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][2]~7                                                                         ; MLABCELL_X32_Y7_N6         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][2]~10                                                                        ; MLABCELL_X32_Y11_N33       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][0]~13                                                                        ; MLABCELL_X32_Y11_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][0]~15                                                                        ; LABCELL_X31_Y11_N3         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~17                                                                        ; MLABCELL_X32_Y11_N42       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][2]~18                                                                        ; MLABCELL_X32_Y11_N6        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; MLABCELL_X25_Y6_N57        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; MLABCELL_X25_Y6_N48        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; LABCELL_X30_Y7_N9          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; MLABCELL_X25_Y6_N9         ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; LABCELL_X28_Y7_N3          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; LABCELL_X30_Y8_N15         ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; LABCELL_X27_Y8_N24         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; LABCELL_X22_Y7_N9          ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; LABCELL_X31_Y5_N6          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~0                                                                                           ; LABCELL_X30_Y8_N45         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~2                                                                                           ; MLABCELL_X25_Y6_N36        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~3                                                                                           ; LABCELL_X27_Y6_N36         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]~1                                                                                           ; LABCELL_X30_Y7_N51         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0                                                                                        ; LABCELL_X30_Y7_N15         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][2]~2                                                                                        ; LABCELL_X27_Y8_N6          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]~1                                                                                        ; MLABCELL_X25_Y5_N3         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][1]~3                                                                                        ; MLABCELL_X25_Y6_N6         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                                               ; LABCELL_X31_Y6_N24         ; 21      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]~2                                                                                                                  ; LABCELL_X30_Y8_N27         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][1]~7                                                                                                                  ; LABCELL_X31_Y8_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][0]~12                                                                                                                 ; LABCELL_X35_Y8_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][1]~16                                                                                                                 ; LABCELL_X33_Y8_N57         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]~20                                                                                                                 ; LABCELL_X33_Y8_N33         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][1]~24                                                                                                                 ; LABCELL_X31_Y8_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~27                                                                                                                 ; LABCELL_X31_Y8_N6          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[0]~3                                                                                                              ; LABCELL_X28_Y7_N21         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]~2                                                                                                                        ; MLABCELL_X37_Y6_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~6                                                                                                                        ; MLABCELL_X37_Y6_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][0]~10                                                                                                                       ; MLABCELL_X37_Y7_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~15                                                                                                                       ; LABCELL_X36_Y7_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~19                                                                                                                       ; LABCELL_X36_Y7_N45         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][2]~22                                                                                                                       ; MLABCELL_X37_Y7_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][1]~26                                                                                                                       ; MLABCELL_X37_Y7_N51        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~29                                                                                                                       ; MLABCELL_X37_Y7_N42        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y21_N6         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y20_N54        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y21_N3         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y20_N3        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y19_N54        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y19_N57        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y21_N30        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~4                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y19_N42       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y20_N45        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                   ; FF_X42_Y17_N20             ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                   ; FF_X42_Y20_N50             ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                              ; FF_X41_Y19_N5              ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                  ; FF_X43_Y20_N5              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                                                         ; LABCELL_X41_Y19_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y18_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y22_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y21_N45        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y22_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y20_N9        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X38_Y18_N12        ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X42_Y20_N15       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X42_Y17_N6        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                  ; FF_X7_Y6_N56               ; 19      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                ; LABCELL_X7_Y6_N3           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                     ; MLABCELL_X8_Y6_N24         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                       ; MLABCELL_X8_Y6_N15         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                        ; LABCELL_X10_Y6_N6          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                 ; MLABCELL_X8_Y2_N12         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                                                 ; LABCELL_X7_Y2_N57          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                      ; LABCELL_X4_Y6_N45          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                          ; FF_X7_Y2_N37               ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                                                   ; LABCELL_X7_Y2_N48          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                      ; LABCELL_X10_Y2_N9          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                       ; FF_X7_Y2_N32               ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                           ; MLABCELL_X8_Y2_N30         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                           ; MLABCELL_X6_Y6_N39         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                                         ; LABCELL_X4_Y2_N15          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                             ; MLABCELL_X8_Y2_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                              ; MLABCELL_X8_Y2_N33         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                                            ; LABCELL_X7_Y3_N21          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                                                ; MLABCELL_X6_Y4_N27         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                               ; MLABCELL_X6_Y3_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                               ; MLABCELL_X6_Y6_N57         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                                   ; FF_X6_Y6_N14               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                   ; MLABCELL_X3_Y6_N48         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                   ; MLABCELL_X6_Y3_N57         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                ; LABCELL_X7_Y4_N30          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                                                                            ; MLABCELL_X8_Y2_N0          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                                                          ; MLABCELL_X6_Y1_N33         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                                            ; MLABCELL_X3_Y4_N33         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~0                                                                                                                                                                             ; LABCELL_X7_Y5_N24          ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                                 ; LABCELL_X7_Y3_N42          ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                                 ; LABCELL_X7_Y4_N9           ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                               ; LABCELL_X7_Y4_N42          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                    ; MLABCELL_X8_Y5_N39         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                   ; FF_X7_Y6_N50               ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y6_N57         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                                ; FF_X38_Y19_N50             ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                         ; FF_X10_Y10_N14             ; 252     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                   ; CLKPHASESELECT_X17_Y0_N1   ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                          ; CLKPHASESELECT_X17_Y0_N4   ; 8       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                         ; CLKPHASESELECT_X17_Y0_N6   ; 16      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|adc_clk_cps                                                                                             ; CLKPHASESELECT_X40_Y0_N4   ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|adc_clk_cps                                                                                             ; CLKPHASESELECT_X10_Y0_N4   ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|hr_seq_clock                                                                                            ; CLKPHASESELECT_X10_Y0_N6   ; 6       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                               ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X32_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X32_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X32_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X32_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X32_Y0_N6   ; 40      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X32_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X32_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X32_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X34_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X36_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X36_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X36_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X38_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X40_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X40_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X40_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X40_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X40_Y0_N6   ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X40_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X40_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X40_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X42_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X44_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X44_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X44_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X46_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X48_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X48_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X48_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X48_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X48_Y0_N6   ; 40      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X48_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X48_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X48_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X50_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X51_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X51_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X51_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X53_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X55_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X55_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X55_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X55_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X55_Y0_N6   ; 40      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X55_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X55_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X55_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X57_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X59_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X59_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X59_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X61_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                                 ; FF_X48_Y2_N2               ; 62      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                 ; FF_X48_Y2_N5               ; 104     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                                  ; FF_X22_Y18_N38             ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ; FF_X53_Y9_N29              ; 1709    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                 ; FF_X48_Y2_N8               ; 270     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                                 ; FF_X51_Y11_N5              ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X9_Y2_N24          ; 63      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y3_N1  ; 3535    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                       ; PLLLVDSOUTPUT_X0_Y2_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                      ; PLLLVDSOUTPUT_X0_Y2_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                            ; PLLDLLOUTPUT_X0_Y7_N2      ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                           ; PLLLVDSOUTPUT_X0_Y1_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 2173    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 380     ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                              ; FRACTIONALPLL_X0_Y1_N0     ; 3       ; Async. load                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y25_N54        ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                                                  ; FF_X51_Y25_N44             ; 61      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X55_Y27_N6        ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                              ; FF_X42_Y25_N44             ; 50      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y28_N27        ; 77      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                           ; FF_X40_Y26_N2              ; 58      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[25]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y29_N27        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                              ; FF_X55_Y26_N38             ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X55_Y24_N33       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y28_N54        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y28_N45        ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y25_N18        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X41_Y26_N15        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X41_Y26_N12        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                       ; FF_X41_Y25_N56             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y25_N15        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                              ; FF_X55_Y26_N56             ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                                  ; FF_X48_Y24_N5              ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y26_N3         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y26_N45        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y25_N21        ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y25_N12        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                       ; FF_X37_Y27_N28             ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                        ; FF_X43_Y27_N59             ; 1822    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; LABCELL_X53_Y24_N3         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X48_Y25_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X53_Y23_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; LABCELL_X54_Y24_N30        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                        ; LABCELL_X56_Y26_N9         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X53_Y24_N45        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X58_Y25_N3         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                                            ; MLABCELL_X55_Y27_N48       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~1                                                                                                                                                                                                                             ; LABCELL_X54_Y21_N57        ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[11]~0                                                                                                                                                                                                     ; LABCELL_X46_Y30_N33        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                              ; LABCELL_X54_Y25_N0         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                           ; LABCELL_X58_Y26_N30        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X40_Y4_N23              ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_readdata[7]~0                                                                                                                                                                                                                                                   ; LABCELL_X53_Y15_N51        ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LABCELL_X54_Y11_N6         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_mode~0                                                                                                                                                                                                                                                        ; MLABCELL_X60_Y10_N42       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                                                         ; LABCELL_X54_Y11_N36        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                                                         ; LABCELL_X54_Y11_N15        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; LABCELL_X54_Y8_N33         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][3]~1                                                                                                                                                                                                                       ; LABCELL_X59_Y12_N18        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][5]~10                                                                                                                                                                                                                      ; LABCELL_X59_Y11_N18        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][3]~19                                                                                                                                                                                                                      ; MLABCELL_X60_Y10_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][7]~28                                                                                                                                                                                                                      ; MLABCELL_X60_Y11_N54       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][7]~0                                                                                                                                                                                                                ; MLABCELL_X60_Y10_N18       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][7]~1                                                                                                                                                                                                                ; MLABCELL_X60_Y10_N36       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][7]~2                                                                                                                                                                                                                ; MLABCELL_X60_Y10_N6        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][0]~3                                                                                                                                                                                                                ; MLABCELL_X60_Y11_N33       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6]~0                                                                                                                                                                                                              ; LABCELL_X59_Y9_N39         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6]~1                                                                                                                                                                                                              ; LABCELL_X59_Y9_N21         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6]~2                                                                                                                                                                                                              ; LABCELL_X56_Y9_N0          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6]~3                                                                                                                                                                                                              ; LABCELL_X59_Y9_N54         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LABCELL_X54_Y7_N18         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LABCELL_X54_Y7_N39         ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~1                                                                                                                                                                                                          ; LABCELL_X56_Y7_N39         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]~1                                                                                                                                                                                                          ; LABCELL_X54_Y8_N9          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X53_Y9_N54         ; 290     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X54_Y8_N18         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X54_Y9_N27         ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y23_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector9~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y29_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X54_Y23_N36        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X41_Y3_N6          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                        ; FF_X41_Y3_N44              ; 198     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_fifo_reset[0]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X49_Y4_N6          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][0]~2                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X55_Y23_N42       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[1][0]~4                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X55_Y23_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]~3                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X55_Y23_N0        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][1]~1                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X55_Y23_N51       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                      ; FF_X55_Y23_N41             ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y4_N27         ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X59_Y22_N45        ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                                                                                                                                                                                         ; LABCELL_X59_Y22_N42        ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~4                                                                                                                                                                                                                                                                                                                         ; LABCELL_X58_Y22_N48        ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                                                                                                                                                                                         ; LABCELL_X58_Y21_N42        ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y25_N15        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y18_N21        ; 96      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always9~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X60_Y19_N21       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X58_Y23_N51        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][7]~6                                                                                                                                                                                                                                                                                                             ; MLABCELL_X55_Y22_N48       ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]~22                                                                                                                                                                                                                                                                                                            ; LABCELL_X58_Y22_N54        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~15                                                                                                                                                                                                                                                                                                           ; LABCELL_X59_Y22_N48        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]~29                                                                                                                                                                                                                                                                                                           ; LABCELL_X58_Y21_N48        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[10]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X55_Y4_N3         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[2][12]~26                                                                                                                                                                                                                                                                                                       ; MLABCELL_X60_Y19_N42       ; 96      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~3                                                                                                                                                                                                                                                                                                               ; MLABCELL_X60_Y19_N57       ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~5                                                                                                                                                                                                                                                                                                               ; MLABCELL_X60_Y19_N6        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~7                                                                                                                                                                                                                                                                                                               ; MLABCELL_X60_Y19_N9        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~9                                                                                                                                                                                                                                                                                                               ; MLABCELL_X60_Y19_N36       ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[1]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X60_Y16_N30       ; 33      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                                                                                                                              ; MLABCELL_X60_Y16_N57       ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                         ; LABCELL_X61_Y22_N39        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                         ; LABCELL_X61_Y22_N12        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y30_N18        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y30_N27        ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr24                                                                                                                                                                                                                                                                                                                           ; LABCELL_X54_Y26_N39        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr29~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X59_Y35_N51        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                                                                                                                                                                                    ; LABCELL_X58_Y35_N30        ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y35_N57        ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X58_Y35_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_IDLE                                                                                                                                                                                                                                                                                                       ; FF_X59_Y35_N56             ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                                                                                                                                                                     ; FF_X48_Y31_N8              ; 41      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                                                                                                                                                                   ; FF_X53_Y27_N26             ; 79      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                                                                                                                                                                   ; FF_X53_Y27_N17             ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X59_Y30_N36        ; 42      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~4                                                                                                                                                                                                                                                                                                                        ; LABCELL_X59_Y30_N48        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[31]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y27_N57        ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[4]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X59_Y36_N21        ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[31]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y27_N48        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[31]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y27_N6         ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[23]~14                                                                                                                                                                                                                                                                                                                ; LABCELL_X56_Y32_N24        ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[23]~18                                                                                                                                                                                                                                                                                                                ; LABCELL_X56_Y32_N6         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[19]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y37_N27        ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y30_N45        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~22                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N9        ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~25                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y33_N39        ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~28                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N21       ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~41                                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y33_N18        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~42                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N36       ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~43                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N6        ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~45                                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y29_N27        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~46                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N48       ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~47                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N54       ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~48                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y30_N0        ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~49                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y30_N9         ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reset_jumplogic_done~1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y29_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X51_Y21_N51        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X55_Y35_N54       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[4]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y30_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[20]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X49_Y22_N30        ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y17_N36        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y17_N39        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y17_N24        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y16_N9         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y14_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y14_N21        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y16_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y16_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y13_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y3_N0          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y3_N9          ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y4_N51         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y8_N18         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y6_N30        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y6_N0         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y6_N27         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y7_N36         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y5_N3          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y5_N33         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y5_N24        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y5_N33        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y5_N33         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y4_N57         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y7_N15         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y7_N3          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y7_N54         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y5_N54        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y7_N27        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y7_N54        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y7_N0          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y8_N21         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y8_N36         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y6_N54         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y4_N45        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y6_N33         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y4_N3          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y4_N51         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y4_N21         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y4_N54         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y8_N39         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y8_N33         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y8_N54        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y8_N6         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N59              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N14              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N20              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N11              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N17              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N44              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N32              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N8               ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                                                   ; FF_X45_Y6_N29              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N2               ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N53              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y6_N33         ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N38              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N41              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N11              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N26              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N5               ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N50              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N23              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N29              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N56              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N53              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N50              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N32              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                                                   ; FF_X46_Y6_N14              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N47              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N41              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N38              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N23              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N2               ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N5               ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y6_N56              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y6_N24         ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y16_N36        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y14_N21        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y15_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg_pio_2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y15_N9         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y12_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y15_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y15_N57        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y6_N30         ; 113     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y14_N54       ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y17_N33        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X42_Y3_N15        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y3_N18         ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y19_N24        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X19_Y19_N42       ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y16_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y6_N57         ; 113     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X19_Y14_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X19_Y14_N18       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X15_Y16_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_005:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y16_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_onchip_mem:onchip_mem|wren~1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y15_N42        ; 32      ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X68_Y5_N1 ; 425     ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                      ; FF_X42_Y6_N2               ; 839     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                          ; FF_X18_Y21_N53             ; 178     ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                                     ; FF_X23_Y21_N25             ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                      ; FF_X25_Y10_N26             ; 1053    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sw_pio:sw_pio|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y15_N54        ; 44      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y15_N54        ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y15_N6         ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y15_N51        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y15_N36        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y15_N48        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y15_N39        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X9_Y5_N45          ; 20      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y8_N23              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y8_N17              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                              ; FF_X9_Y8_N38               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                              ; FF_X8_Y7_N38               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                              ; FF_X8_Y7_N32               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                              ; FF_X8_Y5_N5                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                              ; FF_X8_Y5_N56               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y5_N26              ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                           ; FF_X4_Y5_N14               ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y8_N21         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y7_N15         ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y7_N51          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X3_Y3_N32               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X3_Y3_N53               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y7_N48          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X3_Y3_N18         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y3_N30         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y3_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y3_N27         ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AB24                   ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                         ; FF_X1_Y1_N56               ; 82      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                                                                                                            ; LABCELL_X1_Y4_N15          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                              ; LABCELL_X1_Y4_N48          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                 ; LABCELL_X2_Y5_N18          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                                                                 ; LABCELL_X1_Y5_N45          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                                                                                                                ; LABCELL_X1_Y5_N42          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~17                                                                                                                                                ; LABCELL_X1_Y5_N54          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                                                                                                                   ; LABCELL_X1_Y1_N3           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                                                                                                   ; MLABCELL_X3_Y1_N18         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                                    ; LABCELL_X1_Y4_N54          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1                                                                                                                                                      ; LABCELL_X1_Y7_N0           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                            ; LABCELL_X1_Y7_N30          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                                                                                                                          ; LABCELL_X1_Y5_N6           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                                                                                                                                          ; LABCELL_X1_Y5_N27          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~11                                                                                                                                         ; LABCELL_X1_Y5_N24          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                            ; LABCELL_X1_Y4_N18          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~0                                                                                                                       ; LABCELL_X1_Y4_N21          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                              ; FF_X1_Y7_N17               ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                             ; FF_X1_Y7_N5                ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; FF_X1_Y5_N17               ; 60      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; FF_X2_Y1_N2                ; 125     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                       ; LABCELL_X1_Y7_N45          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                             ; FF_X1_Y7_N50               ; 113     ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                           ; LABCELL_X1_Y4_N57          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                      ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; clk_clk                                                                                                                   ; PIN_R20                    ; 2493    ; Global Clock         ; GCLK10           ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk      ; PLLOUTPUTCOUNTER_X0_Y3_N1  ; 3535    ; Global Clock         ; GCLK2            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|fbout            ; FRACTIONALPLL_X0_Y1_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_addr_cmd_clk ; PLLOUTPUTCOUNTER_X0_Y8_N1  ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk      ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 2173    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk   ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 380     ; Global Clock         ; GCLK4            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk      ; PLLOUTPUTCOUNTER_X0_Y2_N1  ; 2       ; Global Clock         ; GCLK1            ; --                        ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_write_clk    ; PLLOUTPUTCOUNTER_X0_Y1_N1  ; 2       ; Global Clock         ; GCLK0            ; --                        ;
; nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                        ; PLLOUTPUTCOUNTER_X68_Y5_N1 ; 425     ; Global Clock         ; GCLK7            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                              ; 1822    ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 1709    ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                  ; 1159    ;
; nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                            ; 1053    ;
; nios2_system_v0_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                            ; 839     ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                        ; 779     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0     ; None                                                      ; M10K_X29_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 10           ; 4            ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 40     ; 4                           ; 10                          ; 4                           ; 10                          ; 40                  ; 1           ; 0     ; None                                                      ; M10K_X29_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                                                      ; M10K_X12_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                                                      ; M10K_X12_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                                                      ; M10K_X12_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0     ; None                                                      ; M10K_X12_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                                                      ; M10K_X29_Y23_N0, M10K_X29_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 26           ; 64           ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 1664   ; 64                          ; 26                          ; 64                          ; 26                          ; 1664                ; 1           ; 0     ; None                                                      ; M10K_X29_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                                      ; M10K_X12_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X29_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X29_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                      ; M10K_X12_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                      ; M10K_X12_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 129          ; 128          ; 129          ; yes                    ; no                      ; yes                    ; no                      ; 16512  ; 128                         ; 128                         ; 128                         ; 128                         ; 16384               ; 4           ; 0     ; None                                                      ; M10K_X39_Y1_N0, M10K_X57_Y1_N0, M10K_X44_Y1_N0, M10K_X44_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176    ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0     ; None                                                      ; M10K_X39_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704    ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 1           ; 0     ; None                                                      ; M10K_X39_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y7_N0, M10K_X29_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y7_N0, M10K_X29_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y5_N0, M10K_X20_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y5_N0, M10K_X20_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                      ; M10K_X39_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X39_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X39_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_a3m1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 6144         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 196608 ; 6144                        ; 32                          ; --                          ; --                          ; 196608              ; 32          ; 0     ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex ; M10K_X62_Y25_N0, M10K_X39_Y25_N0, M10K_X57_Y28_N0, M10K_X57_Y26_N0, M10K_X62_Y26_N0, M10K_X57_Y25_N0, M10K_X57_Y27_N0, M10K_X57_Y24_N0, M10K_X44_Y26_N0, M10K_X44_Y19_N0, M10K_X44_Y20_N0, M10K_X44_Y21_N0, M10K_X62_Y24_N0, M10K_X62_Y22_N0, M10K_X57_Y20_N0, M10K_X44_Y22_N0, M10K_X39_Y23_N0, M10K_X57_Y23_N0, M10K_X57_Y21_N0, M10K_X44_Y28_N0, M10K_X39_Y22_N0, M10K_X44_Y25_N0, M10K_X62_Y23_N0, M10K_X44_Y23_N0, M10K_X39_Y26_N0, M10K_X39_Y20_N0, M10K_X57_Y22_N0, M10K_X44_Y27_N0, M10K_X39_Y21_N0, M10K_X44_Y24_N0, M10K_X39_Y24_N0, M10K_X39_Y19_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280   ; 40                          ; 28                          ; 40                          ; 28                          ; 1120                ; 0           ; 4     ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_AC_ROM.hex        ; LAB_X50_Y12_N0, LAB_X55_Y12_N0, LAB_X50_Y13_N0, LAB_X55_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None                                                      ; LAB_X50_Y9_N0, LAB_X55_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560   ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 4     ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_inst_ROM.hex      ; LAB_X60_Y8_N0, LAB_X60_Y9_N0, LAB_X55_Y8_N0, LAB_X55_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288    ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 1     ; None                                                      ; LAB_X55_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                 ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None                                                      ; LAB_X50_Y23_N0, LAB_X50_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 2     ; None                                                      ; LAB_X60_Y26_N0, LAB_X60_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0     ; None                                                      ; M10K_X39_Y2_N0, M10K_X57_Y3_N0, M10K_X44_Y3_N0, M10K_X39_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_cjn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32          ; 0     ; nios2_system_v0_onchip_mem.hex                            ; M10K_X29_Y25_N0, M10K_X12_Y25_N0, M10K_X12_Y24_N0, M10K_X20_Y16_N0, M10K_X20_Y21_N0, M10K_X20_Y25_N0, M10K_X20_Y24_N0, M10K_X12_Y15_N0, M10K_X29_Y29_N0, M10K_X20_Y18_N0, M10K_X29_Y24_N0, M10K_X20_Y27_N0, M10K_X29_Y16_N0, M10K_X20_Y28_N0, M10K_X20_Y19_N0, M10K_X20_Y23_N0, M10K_X12_Y28_N0, M10K_X29_Y15_N0, M10K_X20_Y30_N0, M10K_X20_Y29_N0, M10K_X20_Y26_N0, M10K_X29_Y18_N0, M10K_X20_Y22_N0, M10K_X12_Y27_N0, M10K_X12_Y18_N0, M10K_X20_Y20_N0, M10K_X12_Y17_N0, M10K_X12_Y26_N0, M10K_X20_Y17_N0, M10K_X12_Y21_N0, M10K_X20_Y15_N0, M10K_X29_Y20_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                           ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X24_Y29_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X24_Y27_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X16_Y29_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 24,690 / 217,884 ( 11 % ) ;
; C12 interconnects            ; 369 / 10,080 ( 4 % )      ;
; C2 interconnects             ; 8,455 / 87,208 ( 10 % )   ;
; C4 interconnects             ; 5,058 / 41,360 ( 12 % )   ;
; DQS bus muxes                ; 4 / 21 ( 19 % )           ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )            ;
; DQS-9 I/O buses              ; 4 / 21 ( 19 % )           ;
; Direct links                 ; 2,262 / 217,884 ( 1 % )   ;
; Global clocks                ; 8 / 16 ( 50 % )           ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )            ;
; Local interconnects          ; 4,976 / 58,160 ( 9 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 647 / 9,228 ( 7 % )       ;
; R14/C12 interconnect drivers ; 916 / 15,096 ( 6 % )      ;
; R3 interconnects             ; 10,960 / 94,896 ( 12 % )  ;
; R6 interconnects             ; 15,726 / 194,640 ( 8 % )  ;
; Spine clocks                 ; 23 / 180 ( 13 % )         ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                                                  ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                                                 ; 107          ; 0            ; 107          ; 0            ; 32           ; 128       ; 107          ; 0            ; 128       ; 128       ; 0            ; 107          ; 0            ; 0            ; 0            ; 0            ; 107          ; 0            ; 0            ; 0            ; 2            ; 107          ; 0            ; 0            ; 0            ; 0            ; 0            ; 62           ;
; Total Unchecked                                            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                                         ; 21           ; 128          ; 21           ; 128          ; 96           ; 0         ; 21           ; 128          ; 0         ; 0         ; 128          ; 21           ; 128          ; 128          ; 128          ; 128          ; 21           ; 128          ; 128          ; 128          ; 126          ; 21           ; 128          ; 128          ; 128          ; 128          ; 128          ; 66           ;
; Total Fail                                                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_xclk_clk                                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dm[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[0]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[1]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[2]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[3]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[4]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[5]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[6]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[7]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_0_external_connection_export[7]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_1_external_connection_export[7]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg_pio_2_external_connection_export[7]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_0_external_interface_DACDAT                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ca[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[1]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[2]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[3]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[4]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[5]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[6]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[7]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[8]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[9]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n[0]                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke[0]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n[0]                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; i2c_0_i2c_serial_sda_inout                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; i2c_0_i2c_serial_scl_inout                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oct_rzqin                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; audio_0_external_interface_DACLRCK                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_0_external_interface_BCLK                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[0]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[1]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[2]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[3]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[4]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[5]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[6]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[7]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_0_external_interface_ADCLRCK                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; audio_0_external_interface_ADCDAT                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                        ;
+---------------------------------------+------------------------------------------+-------------------+
; Source Clock(s)                       ; Destination Clock(s)                     ; Delay Added in ns ;
+---------------------------------------+------------------------------------------+-------------------+
; mem_if_lpddr2_emif_0|pll0|pll_afi_clk ; mem_if_lpddr2_emif_0|pll0|pll_afi_clk    ; 519.0             ;
; altera_reserved_tck                   ; altera_reserved_tck                      ; 439.8             ;
; mem_if_lpddr2_emif_0|pll0|pll_avl_clk ; mem_if_lpddr2_emif_0|pll0|pll_avl_clk    ; 151.6             ;
; mem_if_lpddr2_emif_0|pll0|pll_afi_clk ; mem_if_lpddr2_emif_0|pll0|pll_avl_clk    ; 77.8              ;
; mem_if_lpddr2_emif_0|pll0|pll_afi_clk ; mem_if_lpddr2_emif_0|pll0|pll_write_clk  ; 40.3              ;
; altera_reserved_tck,I/O               ; altera_reserved_tck                      ; 29.7              ;
; mem_if_lpddr2_emif_0|pll0|pll_avl_clk ; mem_if_lpddr2_emif_0|pll0|pll_config_clk ; 28.1              ;
+---------------------------------------+------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 2.070             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 2.064             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~LFIFO_IN_READ_EN_DFF       ; 1.959             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.845             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_reset_mem_stable                                                                                                                                                                                       ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|vfifo~QVLD_IN_DFF                ; 1.788             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan                                                                                                                                                                                                                       ; 1.788             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[4]                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.770             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read                                                                                                                                                                                               ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read_r                                                                                                                                                                                                                       ; 1.767             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[3]                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_4           ; 1.756             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.680             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[2]                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_3           ; 1.679             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[1]                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_2           ; 1.671             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                                                                     ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[6]                                                                                                                                                                                                                       ; 1.647             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                     ; 1.625             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_1           ; 1.618             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.524             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.519             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[31]                                                                 ; 1.504             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.497             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.487             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.483             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.483             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.483             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.483             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.480             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 1.472             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 1.465             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.464             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                       ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.463             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 1.446             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.444             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_read_full_r                               ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_to_fr_vfifo_qvld~DFFLO        ; 1.437             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[2]                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr~DFFHI0 ; 1.434             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[6]                                                                                                                                                                                                                       ; 1.434             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[8]                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                     ; 1.430             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[7]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[7]                                                                                                                                                                                                                 ; 1.400             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                     ; 1.397             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[9]                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                     ; 1.385             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[6]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[6]                                                                                                                                                                                                                 ; 1.383             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[0]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[0]                                                                                                                                                                                                                 ; 1.377             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write                                                                                                                                                                                                 ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.377             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[2]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[2]                                                                                                                                                                                                                 ; 1.369             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[5]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[5]                                                                                                                                                                                                                 ; 1.357             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[1]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[1]                                                                                                                                                                                                                 ; 1.357             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[4]                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[2]                                                                                                                                                                                                                        ; 1.352             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[4]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[4]                                                                                                                                                                                                                 ; 1.345             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[3]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[3]                                                                                                                                                                                                                 ; 1.345             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                           ; 1.331             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[1]                                                                                                                                                                                                                        ; 1.310             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[31]                                                                 ; 1.300             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]                                                                                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.295             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[12]                                                                                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.278             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                              ; 1.274             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[5]                                                                                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.274             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[4]                                                                                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.271             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.236             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.236             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.236             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.236             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                    ; 1.236             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]                                                                                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.235             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                              ; 1.220             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                          ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 1.219             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                              ; 1.219             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[6]                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[6]                                                                                                                                                                                                                       ; 1.196             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[5]                                                                                                                                                                               ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[5]                                                                                                                                                                                                                      ; 1.194             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[11]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                     ; 1.173             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                       ; 1.166             ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[7]                                        ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[6]                                                                  ; 1.161             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                           ; 1.153             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                           ; 1.153             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                           ; 1.153             ;
; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                  ; nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                      ; 1.152             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_doing_scan_r                                                                                                                                                                                                                     ; 1.152             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                           ; 1.151             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[3]                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena[1]                                                                                                                                                                                                                        ; 1.148             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[4]                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[6]                                                                                                                                                                                                                       ; 1.147             ;
; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[35]                                       ; nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[34]                                                                 ; 1.146             ;
; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[7]                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[6]                                                                                                                                                                                                                       ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                ; 1.142             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F27C7 for design "LD_10"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 16 pins of 123 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184025): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "mem_if_lpddr2_emif_0_pll_ref_clk_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)". File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0/synthesis/nios2_system_v0.vhd Line: 21
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL
Info (11178): Promoted 8 clocks (8 global)
    Info (11162): nios2_system_v0_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 530 fanout uses global clock CLKCTRL_G7
    Info (11162): nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G1
    Info (11162): nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_write_clk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G0
    Info (11162): nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0 with 2075 fanout uses global clock CLKCTRL_G3
    Info (11162): nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk~CLKENA0 with 373 fanout uses global clock CLKCTRL_G4
    Info (11162): nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0 with 4183 fanout uses global clock CLKCTRL_G2
    Info (11162): clk_clk~inputCLKENA0 with 2649 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:04
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0.sdc'
Warning (332174): Ignored filter at nios2_system_v0.sdc(2): PLD_CLOCKINPUT could not be matched with a port File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0.sdc Line: 2
Warning (332049): Ignored create_clock at nios2_system_v0.sdc(2): Argument <targets> is an empty collection File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0.sdc Line: 2
    Info (332050): create_clock -name sopc_clk -period 20 [get_ports PLD_CLOCKINPUT] File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0.sdc Line: 2
Warning (332174): Ignored filter at nios2_system_v0.sdc(5): LEDG[*] could not be matched with a port File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0.sdc Line: 5
Warning (332049): Ignored set_false_path at nios2_system_v0.sdc(5): Argument <to> is an empty collection File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports LEDG[*]] File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/nios2_system_v0.sdc Line: 5
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug|monitor_ready is being clocked by clk_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll2~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_if_lpddr2_emif_0|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    8.000 mem_if_lpddr2_emif_0_pll_ref_clk_clk
    Info (332111):    3.333 mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock
    Info (332111):    6.666 mem_if_lpddr2_emif_0|pll0|pll_afi_clk
    Info (332111):   13.333 mem_if_lpddr2_emif_0|pll0|pll_avl_clk
    Info (332111):   40.000 mem_if_lpddr2_emif_0|pll0|pll_config_clk
    Info (332111):    3.333 mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk
    Info (332111):    3.333 mem_if_lpddr2_emif_0|pll0|pll_write_clk
    Info (332111):    3.333 memory_mem_ck[0]
    Info (332111):    3.333 memory_mem_ck_n[0]
    Info (332111):    3.333 memory_mem_dqs[0]_IN
    Info (332111):    3.333 memory_mem_dqs[0]_OUT
    Info (332111):    3.333 memory_mem_dqs[1]_IN
    Info (332111):    3.333 memory_mem_dqs[1]_OUT
    Info (332111):    3.333 memory_mem_dqs[2]_IN
    Info (332111):    3.333 memory_mem_dqs[2]_OUT
    Info (332111):    3.333 memory_mem_dqs[3]_IN
    Info (332111):    3.333 memory_mem_dqs[3]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[0]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[1]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[2]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[3]_OUT
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 288 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:30
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:39
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:33
Info (11888): Total time spent on timing analysis during the Fitter is 33.96 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:43
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/output_files/LD_10.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 7543 megabytes
    Info: Processing ended: Wed Nov 18 10:38:04 2020
    Info: Elapsed time: 00:03:56
    Info: Total CPU time (on all processors): 00:09:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_10/output_files/LD_10.fit.smsg.


