

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity sinus_generator is
    Port ( 
            clk : in std_logic;
            sinus : out signed(10 downto 0)
           );
end sinus_generator;

architecture Behavioral of sinus_generator is

begin


end Behavioral;
