

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 22:00:01 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_28 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+------------+-----+
    |            Modules            | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |            |            |            |     |
    |            & Loops            | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |     DSP    |     FF     |     LUT    | URAM|
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+------------+-----+
    |+ test                         |     -|  0.00|       89|  890.000|         -|       90|     -|        no|  8 (~0%)|  1152 (45%)|  14792 (2%)|  18621 (6%)|    -|
    | + test_Pipeline_ARRAY_1_READ  |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ               |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ  |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_2_READ               |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE   |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|    66 (~0%)|   122 (~0%)|    -|
    |  o ARRAY_WRITE                |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|           -|    -|
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    |              |               |
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d2.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d2.cpp:29:2   |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d2.cpp:82:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ | d2.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ | d2.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ | d2.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ | d2.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    | arg1     | d2.cpp:50:36    | read      | Widen Fail   |        |              |               | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:50:52    | read      | Widen Fail   |        |              |               | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:50:36    | read      | Inferred     | 9      |              |               |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:50:52    | read      | Inferred     | 9      |              |               |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:52:54    | read      | Widen Fail   |        |              |               | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:52:54    | read      | Inferred     | 9      |              |               |            |                                                                                                       |
| m_axi_mem    | out1     | d2.cpp:84:11    | write     | Widen Fail   |        | ARRAY_WRITE  | d2.cpp:82:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:84:11    | write     | Inferred     | 9      | ARRAY_WRITE  | d2.cpp:82:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------+------+--------+-------------+-----+--------+---------+
| Name                          | DSP  | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------+------+--------+-------------+-----+--------+---------+
| + test                        | 1152 |        |             |     |        |         |
|   mul_64ns_64ns_128_1_1_U36   | 16   |        | mul_ln50    | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U37   | 16   |        | mul_ln50_1  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U38   | 16   |        | mul_ln50_2  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U39   | 16   |        | mul_ln50_3  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U40   | 16   |        | mul_ln50_4  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U41   | 16   |        | mul_ln50_5  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U42   | 16   |        | mul_ln50_6  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U43   | 16   |        | mul_ln50_7  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U44   | 16   |        | mul_ln50_8  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U45   | 16   |        | mul_ln52    | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U46   | 16   |        | mul_ln50_9  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U47   | 16   |        | mul_ln50_10 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U48   | 16   |        | mul_ln50_11 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U49   | 16   |        | mul_ln50_12 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U50   | 16   |        | mul_ln50_13 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U51   | 16   |        | mul_ln50_14 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U52   | 16   |        | mul_ln50_15 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U53   | 16   |        | mul_ln52_1  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U54   | 16   |        | mul_ln52_2  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U55   | 16   |        | mul_ln50_16 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U56   | 16   |        | mul_ln50_17 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U57   | 16   |        | mul_ln50_18 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U58   | 16   |        | mul_ln50_19 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U59   | 16   |        | mul_ln50_20 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U60   | 16   |        | mul_ln50_21 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U61   | 16   |        | mul_ln52_3  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U62   | 16   |        | mul_ln52_4  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U63   | 16   |        | mul_ln52_5  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U64   | 16   |        | mul_ln50_22 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U65   | 16   |        | mul_ln50_23 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U66   | 16   |        | mul_ln50_24 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U67   | 16   |        | mul_ln50_25 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U68   | 16   |        | mul_ln50_26 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U69   | 16   |        | mul_ln52_6  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U70   | 16   |        | mul_ln52_7  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U71   | 16   |        | mul_ln52_8  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U72   | 16   |        | mul_ln52_9  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U73   | 16   |        | mul_ln50_27 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U74   | 16   |        | mul_ln50_28 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U75   | 16   |        | mul_ln50_29 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U76   | 16   |        | mul_ln50_30 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U77   | 16   |        | mul_ln52_10 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U78   | 16   |        | mul_ln52_11 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U79   | 16   |        | mul_ln52_12 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U80   | 16   |        | mul_ln52_13 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U81   | 16   |        | mul_ln52_14 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U82   | 16   |        | mul_ln50_31 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U83   | 16   |        | mul_ln50_32 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U84   | 16   |        | mul_ln50_33 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U85   | 16   |        | mul_ln52_15 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U86   | 16   |        | mul_ln52_16 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U87   | 16   |        | mul_ln52_17 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U88   | 16   |        | mul_ln52_18 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U89   | 16   |        | mul_ln52_19 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U90   | 16   |        | mul_ln52_20 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U91   | 16   |        | mul_ln50_34 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U92   | 16   |        | mul_ln50_35 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U93   | 16   |        | mul_ln52_21 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U94   | 16   |        | mul_ln52_22 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U95   | 16   |        | mul_ln52_23 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U96   | 16   |        | mul_ln52_24 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U97   | 16   |        | mul_ln52_25 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U98   | 16   |        | mul_ln52_26 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U99   | 16   |        | mul_ln52_27 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U100  | 16   |        | mul_ln52_28 | mul | auto   | 0       |
|   add_ln52_fu_1063_p2         | -    |        | add_ln52    | add | fabric | 0       |
|   add_ln52_1_fu_1067_p2       | -    |        | add_ln52_1  | add | fabric | 0       |
|   add_ln52_2_fu_1079_p2       | -    |        | add_ln52_2  | add | fabric | 0       |
|   add_ln52_3_fu_1085_p2       | -    |        | add_ln52_3  | add | fabric | 0       |
|   add_ln52_6_fu_1093_p2       | -    |        | add_ln52_6  | add | fabric | 0       |
|   add_ln52_7_fu_1098_p2       | -    |        | add_ln52_7  | add | fabric | 0       |
|   add_ln52_8_fu_1104_p2       | -    |        | add_ln52_8  | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U101  | 16   |        | mul_ln52_29 | mul | auto   | 0       |
|   add_ln52_10_fu_1109_p2      | -    |        | add_ln52_10 | add | fabric | 0       |
|   add_ln52_11_fu_1113_p2      | -    |        | add_ln52_11 | add | fabric | 0       |
|   add_ln52_12_fu_1125_p2      | -    |        | add_ln52_12 | add | fabric | 0       |
|   add_ln52_13_fu_1131_p2      | -    |        | add_ln52_13 | add | fabric | 0       |
|   add_ln52_16_fu_1139_p2      | -    |        | add_ln52_16 | add | fabric | 0       |
|   add_ln52_17_fu_1144_p2      | -    |        | add_ln52_17 | add | fabric | 0       |
|   add_ln52_18_fu_1150_p2      | -    |        | add_ln52_18 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U102  | 16   |        | mul_ln52_30 | mul | auto   | 0       |
|   add_ln52_20_fu_1155_p2      | -    |        | add_ln52_20 | add | fabric | 0       |
|   add_ln52_21_fu_1159_p2      | -    |        | add_ln52_21 | add | fabric | 0       |
|   add_ln52_22_fu_1171_p2      | -    |        | add_ln52_22 | add | fabric | 0       |
|   add_ln52_23_fu_1177_p2      | -    |        | add_ln52_23 | add | fabric | 0       |
|   add_ln52_26_fu_1185_p2      | -    |        | add_ln52_26 | add | fabric | 0       |
|   add_ln52_27_fu_1190_p2      | -    |        | add_ln52_27 | add | fabric | 0       |
|   add_ln52_28_fu_1196_p2      | -    |        | add_ln52_28 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U103  | 16   |        | mul_ln52_31 | mul | auto   | 0       |
|   add_ln52_30_fu_1201_p2      | -    |        | add_ln52_30 | add | fabric | 0       |
|   add_ln52_31_fu_1205_p2      | -    |        | add_ln52_31 | add | fabric | 0       |
|   add_ln52_32_fu_1217_p2      | -    |        | add_ln52_32 | add | fabric | 0       |
|   add_ln52_33_fu_1223_p2      | -    |        | add_ln52_33 | add | fabric | 0       |
|   add_ln52_36_fu_1231_p2      | -    |        | add_ln52_36 | add | fabric | 0       |
|   add_ln52_37_fu_1236_p2      | -    |        | add_ln52_37 | add | fabric | 0       |
|   add_ln52_38_fu_1242_p2      | -    |        | add_ln52_38 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U104  | 16   |        | mul_ln52_32 | mul | auto   | 0       |
|   add_ln52_40_fu_1247_p2      | -    |        | add_ln52_40 | add | fabric | 0       |
|   add_ln52_41_fu_1251_p2      | -    |        | add_ln52_41 | add | fabric | 0       |
|   add_ln52_42_fu_1263_p2      | -    |        | add_ln52_42 | add | fabric | 0       |
|   add_ln52_43_fu_1269_p2      | -    |        | add_ln52_43 | add | fabric | 0       |
|   add_ln52_46_fu_1277_p2      | -    |        | add_ln52_46 | add | fabric | 0       |
|   add_ln52_47_fu_1282_p2      | -    |        | add_ln52_47 | add | fabric | 0       |
|   add_ln52_48_fu_1288_p2      | -    |        | add_ln52_48 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U105  | 16   |        | mul_ln52_33 | mul | auto   | 0       |
|   add_ln52_50_fu_1299_p2      | -    |        | add_ln52_50 | add | fabric | 0       |
|   add_ln52_51_fu_1303_p2      | -    |        | add_ln52_51 | add | fabric | 0       |
|   add_ln52_52_fu_1315_p2      | -    |        | add_ln52_52 | add | fabric | 0       |
|   add_ln52_53_fu_1321_p2      | -    |        | add_ln52_53 | add | fabric | 0       |
|   add_ln52_56_fu_1329_p2      | -    |        | add_ln52_56 | add | fabric | 0       |
|   add_ln52_57_fu_1334_p2      | -    |        | add_ln52_57 | add | fabric | 0       |
|   add_ln52_58_fu_1340_p2      | -    |        | add_ln52_58 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U106  | 16   |        | mul_ln52_34 | mul | auto   | 0       |
|   add_ln52_60_fu_1351_p2      | -    |        | add_ln52_60 | add | fabric | 0       |
|   add_ln52_61_fu_1355_p2      | -    |        | add_ln52_61 | add | fabric | 0       |
|   add_ln52_62_fu_1367_p2      | -    |        | add_ln52_62 | add | fabric | 0       |
|   add_ln52_63_fu_1373_p2      | -    |        | add_ln52_63 | add | fabric | 0       |
|   add_ln52_66_fu_1381_p2      | -    |        | add_ln52_66 | add | fabric | 0       |
|   add_ln52_67_fu_1386_p2      | -    |        | add_ln52_67 | add | fabric | 0       |
|   add_ln52_68_fu_1392_p2      | -    |        | add_ln52_68 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U107  | 16   |        | mul_ln52_35 | mul | auto   | 0       |
|   add_ln52_70_fu_1403_p2      | -    |        | add_ln52_70 | add | fabric | 0       |
|   add_ln52_71_fu_1407_p2      | -    |        | add_ln52_71 | add | fabric | 0       |
|   add_ln52_73_fu_1425_p2      | -    |        | add_ln52_73 | add | fabric | 0       |
|   add_ln52_76_fu_1433_p2      | -    |        | add_ln52_76 | add | fabric | 0       |
|   add_ln52_78_fu_1444_p2      | -    |        | add_ln52_78 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U36   | 16   |        | mul_ln66    | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U37   | 16   |        | mul_ln66_1  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U38   | 16   |        | mul_ln66_2  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U39   | 16   |        | mul_ln66_3  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U40   | 16   |        | mul_ln66_4  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U41   | 16   |        | mul_ln66_5  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U42   | 16   |        | mul_ln66_6  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U43   | 16   |        | mul_ln66_7  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U44   | 16   |        | mul_ln66_8  | mul | auto   | 0       |
|   add_ln66_fu_1887_p2         | -    |        | add_ln66    | add | fabric | 0       |
|   add_ln66_1_fu_1891_p2       | -    |        | add_ln66_1  | add | fabric | 0       |
|   add_ln66_2_fu_1903_p2       | -    |        | add_ln66_2  | add | fabric | 0       |
|   add_ln66_3_fu_1909_p2       | -    |        | add_ln66_3  | add | fabric | 0       |
|   add_ln66_6_fu_1917_p2       | -    |        | add_ln66_6  | add | fabric | 0       |
|   add_ln66_7_fu_1922_p2       | -    |        | add_ln66_7  | add | fabric | 0       |
|   add_ln66_8_fu_1928_p2       | -    |        | add_ln66_8  | add | fabric | 0       |
|   out1_w_fu_1955_p2           | -    |        | out1_w      | add | fabric | 0       |
|   add_ln71_1_fu_1974_p2       | -    |        | add_ln71_1  | add | fabric | 0       |
|   out1_w_1_fu_1998_p2         | -    |        | out1_w_1    | add | fabric | 0       |
|   add_ln72_1_fu_2003_p2       | -    |        | add_ln72_1  | add | fabric | 0       |
|   out1_w_2_fu_2051_p2         | -    |        | out1_w_2    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ | 0    |        |             |     |        |         |
|    add_ln22_fu_218_p2         | -    |        | add_ln22    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ | 0    |        |             |     |        |         |
|    add_ln29_fu_218_p2         | -    |        | add_ln29    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE  | 0    |        |             |     |        |         |
|    add_ln82_fu_204_p2         | -    |        | add_ln82    | add | fabric | 0       |
+-------------------------------+------+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d2.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d2.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d2.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d2.cpp:18 in test, arr    |
| pipeline        | II = 1                                          | d2.cpp:38 in test         |
| unroll          |                                                 | d2.cpp:41 in test         |
| pipeline        | II = 1                                          | d2.cpp:46 in test         |
| unroll          |                                                 | d2.cpp:49 in test         |
| pipeline        | II = 1                                          | d2.cpp:62 in test         |
| unroll          |                                                 | d2.cpp:65 in test         |
+-----------------+-------------------------------------------------+---------------------------+


