// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weikbM_H__
#define __myip_v1_0_HLS_weikbM_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weikbM_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weikbM_ram) {
        ram[0] = "0b00111101011101010000000001011001";
        ram[1] = "0b00111101100110011111011110100101";
        ram[2] = "0b10111110000010011000111111000110";
        ram[3] = "0b10111110001010011000001010000001";
        ram[4] = "0b00111101100011000000111110000011";
        ram[5] = "0b10111110010111010011011010111110";
        ram[6] = "0b00111100011011111010110110010110";
        ram[7] = "0b10111100011100101101010100110111";
        ram[8] = "0b00111110011001000101000100011100";
        ram[9] = "0b10111110001110110101111000101000";
        ram[10] = "0b10111101010100011010110011000101";
        ram[11] = "0b10111101110111001110010101000010";
        ram[12] = "0b00111101111110101100011111100110";
        ram[13] = "0b00111110100111100101010011000000";
        ram[14] = "0b00111011000111111010110100101011";
        ram[15] = "0b00111101110100010001110111100110";
        ram[16] = "0b10111101001001101100001000111001";
        ram[17] = "0b00111110100110011011111000100010";
        ram[18] = "0b10111100011100000001010010111000";
        ram[19] = "0b10111101000001010100111100111110";
        ram[20] = "0b00111110011010110110110010101110";
        ram[21] = "0b10111110001000100011111011010000";
        ram[22] = "0b00111101000000100101001011000000";
        ram[23] = "0b00111100001100100110001010100000";
        ram[24] = "0b00111100010001011110011001101100";
        ram[25] = "0b00111100111100111000010110111000";
        ram[26] = "0b10111101101010110010101100110000";
        ram[27] = "0b00111101000000111011110000100101";
        ram[28] = "0b10111110101010011001010110110101";
        ram[29] = "0b10111101110100001001100000111110";
        ram[30] = "0b10111100000001100101111101110101";
        ram[31] = "0b00111110001000101010000110100000";
        ram[32] = "0b00111101111001010001000101111001";
        ram[33] = "0b00111101111010001000101100101101";
        ram[34] = "0b10111110011000110100001001001110";
        ram[35] = "0b00111101010101111101101011111111";
        ram[36] = "0b10111101111110010001100001111101";
        ram[37] = "0b10111110100111011100100100101111";
        ram[38] = "0b10111101011101011100110011010101";
        ram[39] = "0b10111101111010000011000010011000";
        ram[40] = "0b00111110011000001110000110010010";
        ram[41] = "0b00111101100010100010100100011011";
        ram[42] = "0b10111110100101100100011001101001";
        ram[43] = "0b00111101100110100100101010110110";
        ram[44] = "0b10111110000001100011000101110111";
        ram[45] = "0b10111101000110100010100011000000";
        ram[46] = "0b10111101101010011111111100001110";
        ram[47] = "0b10111100011110110010110000100011";
        ram[48] = "0b00111101010100001011100101011110";
        ram[49] = "0b10111101110111000100010100110011";
        ram[50] = "0b00111110101100011101010001101110";
        ram[51] = "0b00111101110011001011001111100010";
        ram[52] = "0b00111110100101111001011010100110";
        ram[53] = "0b00111011100100011100101000010111";
        ram[54] = "0b10111100110110011010110111110100";
        ram[55] = "0b10111101010011000011010001110011";
        ram[56] = "0b00111100110101010101111110100011";
        ram[57] = "0b10111101011010111111111000110001";
        ram[58] = "0b10111101101001101011010000111000";
        ram[59] = "0b10111110100001100001100110111001";
        ram[60] = "0b00111110000000111111110001001011";
        ram[61] = "0b10111110000111110110010000110001";
        ram[62] = "0b00111110000101110011101010111010";
        ram[63] = "0b10111110001010101010000010011100";
        ram[64] = "0b10111110000011110110011010111111";
        ram[65] = "0b10111101100101010000000000001000";
        ram[66] = "0b00111100101000100011110111011011";
        ram[67] = "0b10111101001000111000111001011010";
        ram[68] = "0b10111100111101010110110111011000";
        ram[69] = "0b10111110011011010010100100100111";
        ram[70] = "0b00111100010000001010111011101011";
        ram[71] = "0b00111100110100000111011011101100";
        ram[72] = "0b00111011100001100101000110000001";
        ram[73] = "0b00111101111011011001101100010101";
        ram[74] = "0b00111110011011110000111111110110";
        ram[75] = "0b10111110101011011011001010001111";
        ram[76] = "0b10111110001101001001010010011000";
        ram[77] = "0b10111110001111010111010101110110";
        ram[78] = "0b00111110010100001010101111110010";
        ram[79] = "0b10111110010000000101100111101011";
        ram[80] = "0b10111100101111111000111011100110";
        ram[81] = "0b10111110001100010110100000011000";
        ram[82] = "0b00111101010001111000010011101100";
        ram[83] = "0b00111110010010011010111111111111";
        ram[84] = "0b10111101101010001000111110010000";
        ram[85] = "0b10111101111010001101110110001001";
        ram[86] = "0b00111110010001010111111000101100";
        ram[87] = "0b10111010100001001001100100100011";
        ram[88] = "0b10111110001011101011100101001100";
        ram[89] = "0b10111101010000000100100111111111";
        ram[90] = "0b10111101111000100001010000101011";
        ram[91] = "0b00111101110111101111100100110010";
        ram[92] = "0b00111110010000100110000101101111";
        ram[93] = "0b10111100001110101101000110100001";
        ram[94] = "0b00111101111110101000100001000010";
        ram[95] = "0b00111101100111011101101111001001";
        ram[96] = "0b00111110010100001001010100011011";
        ram[97] = "0b00111110000000011101011111011110";
        ram[98] = "0b10111100111101010000001101101011";
        ram[99] = "0b00111101000001110110000111110010";
        ram[100] = "0b00111101010000101101000101011000";
        ram[101] = "0b00111110001101100010000111110100";
        ram[102] = "0b00111110100001101110110101010010";
        ram[103] = "0b00111101111100111111110101001001";
        ram[104] = "0b10111110001000011100011100111101";
        ram[105] = "0b10111101111011111111100101101101";
        ram[106] = "0b10111110100010000001111000111100";
        ram[107] = "0b10111101101111011111110111100101";
        ram[108] = "0b00111101011001101111111011111100";
        ram[109] = "0b00111101101111010100010111011100";
        ram[110] = "0b00111101010111011111000101111010";
        ram[111] = "0b10111100111111101001100001100000";
        ram[112] = "0b00111101010101100001010010111100";
        ram[113] = "0b00111100111001001001101100101110";
        ram[114] = "0b00111110010111110011111010000010";
        ram[115] = "0b10111101111010010000000001110101";
        ram[116] = "0b10111110000010011100010101000000";
        ram[117] = "0b00111100100011001101011010110011";
        ram[118] = "0b00111100110111000000100010111110";
        ram[119] = "0b10111101101011000100000001110001";
        ram[120] = "0b10111101010110101111101100001000";
        ram[121] = "0b10111011100111000010001110001000";
        ram[122] = "0b10111101111011010100100011111100";
        ram[123] = "0b00111110101101000111101110001000";
        ram[124] = "0b00111101100110100110101011111110";
        ram[125] = "0b00111110011111000001010101101110";
        ram[126] = "0b10111101101101010111010100111010";
        ram[127] = "0b10111101001100010010010010110000";
        ram[128] = "0b00111101101100011001010011100011";
        ram[129] = "0b10111110000101011101110000011110";
        ram[130] = "0b10111110001011111111011111000100";
        ram[131] = "0b10111100111001011001110110111111";
        ram[132] = "0b00111110000101000010000011011011";
        ram[133] = "0b00111110010110110011000111100001";
        ram[134] = "0b00111101001001011010101010001000";
        ram[135] = "0b10111101011000111001000011110000";
        ram[136] = "0b00111101101101111101011011000100";
        ram[137] = "0b00111100100010011010011011000010";
        ram[138] = "0b00111110100011011010000100000001";
        ram[139] = "0b00111101011100001000010110010101";
        ram[140] = "0b10111101111101100011011001001111";
        ram[141] = "0b10111101110111100000101001101011";
        ram[142] = "0b10111101111100110000101000000110";
        ram[143] = "0b10111100111110000000010111001010";
        ram[144] = "0b00111100100100110110111010100001";
        ram[145] = "0b00111101100110101111111101101010";
        ram[146] = "0b00111110001010101001000110111011";
        ram[147] = "0b10111110000011111101110011000010";
        ram[148] = "0b00111001111010010111011000011101";
        ram[149] = "0b00111100010110110101110001001111";
        ram[150] = "0b10111101101011111011101101110001";
        ram[151] = "0b10111101101111001110110101000101";
        ram[152] = "0b00111101010100110011110011010100";
        ram[153] = "0b00111101110110011111011110000010";
        ram[154] = "0b00111101100100111011001010010100";
        ram[155] = "0b00111110001001000001101000110000";
        ram[156] = "0b10111101010110111000111010011001";
        ram[157] = "0b00111101011010011010111010001100";
        ram[158] = "0b10111101001100111010110111110001";
        ram[159] = "0b00111101110001111011100010100110";
        ram[160] = "0b10111110100001111100100111100001";
        ram[161] = "0b10111110001101001001011100100000";
        ram[162] = "0b10111110001110111010001001100000";
        ram[163] = "0b00111110010011100000001001110010";
        ram[164] = "0b00111100110110110010110100110010";
        ram[165] = "0b10111101011101001101000101111001";
        ram[166] = "0b00111011010101100101100010111111";
        ram[167] = "0b10111101110010011100001011110001";
        ram[168] = "0b10111101101010111110010011010111";
        ram[169] = "0b00111101111111001111110010101000";
        ram[170] = "0b00111101011111100100101011001101";
        ram[171] = "0b10111101000110000001000101001111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weikbM) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weikbM_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weikbM) {
meminst = new myip_v1_0_HLS_weikbM_ram("myip_v1_0_HLS_weikbM_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weikbM() {
    delete meminst;
}


};//endmodule
#endif
