Version 3.2 HI-TECH Software Intermediate Code
"1188 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1824.h
[s S69 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S69 . TMR1IE TMR2IE CCP1IE SSP1IE TXIE RCIE ADIE TMR1GIE ]
"1187
[u S68 `S69 1 ]
[n S68 . . ]
"1199
[v _PIE1bits `VS68 ~T0 @X0 0 e@145 ]
"518
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . TMR1IF TMR2IF CCP1IF SSP1IF TXIF RCIF ADIF TMR1GIF ]
"517
[u S33 `S34 1 ]
[n S33 . . ]
"529
[v _PIR1bits `VS33 ~T0 @X0 0 e@17 ]
"368 mcc_generated_files/tmr1.h
[v _TMR1_ISR `(v ~T0 @X0 0 ef ]
[; ;interrupt_manager.h: 111: void interrupt INTERRUPT_InterruptManager(void);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1824.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1824.h
[; ;pic16f1824.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1824.h: 54: typedef union {
[; ;pic16f1824.h: 55: struct {
[; ;pic16f1824.h: 56: unsigned INDF0 :8;
[; ;pic16f1824.h: 57: };
[; ;pic16f1824.h: 58: } INDF0bits_t;
[; ;pic16f1824.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1824.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1824.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1824.h: 73: typedef union {
[; ;pic16f1824.h: 74: struct {
[; ;pic16f1824.h: 75: unsigned INDF1 :8;
[; ;pic16f1824.h: 76: };
[; ;pic16f1824.h: 77: } INDF1bits_t;
[; ;pic16f1824.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1824.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1824.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1824.h: 92: typedef union {
[; ;pic16f1824.h: 93: struct {
[; ;pic16f1824.h: 94: unsigned PCL :8;
[; ;pic16f1824.h: 95: };
[; ;pic16f1824.h: 96: } PCLbits_t;
[; ;pic16f1824.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1824.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1824.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1824.h: 111: typedef union {
[; ;pic16f1824.h: 112: struct {
[; ;pic16f1824.h: 113: unsigned C :1;
[; ;pic16f1824.h: 114: unsigned DC :1;
[; ;pic16f1824.h: 115: unsigned Z :1;
[; ;pic16f1824.h: 116: unsigned nPD :1;
[; ;pic16f1824.h: 117: unsigned nTO :1;
[; ;pic16f1824.h: 118: };
[; ;pic16f1824.h: 119: struct {
[; ;pic16f1824.h: 120: unsigned CARRY :1;
[; ;pic16f1824.h: 121: };
[; ;pic16f1824.h: 122: struct {
[; ;pic16f1824.h: 123: unsigned :2;
[; ;pic16f1824.h: 124: unsigned ZERO :1;
[; ;pic16f1824.h: 125: };
[; ;pic16f1824.h: 126: } STATUSbits_t;
[; ;pic16f1824.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1824.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1824.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16f1824.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1824.h: 174: typedef union {
[; ;pic16f1824.h: 175: struct {
[; ;pic16f1824.h: 176: unsigned FSR0L :8;
[; ;pic16f1824.h: 177: };
[; ;pic16f1824.h: 178: } FSR0Lbits_t;
[; ;pic16f1824.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1824.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16f1824.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1824.h: 193: typedef union {
[; ;pic16f1824.h: 194: struct {
[; ;pic16f1824.h: 195: unsigned FSR0H :8;
[; ;pic16f1824.h: 196: };
[; ;pic16f1824.h: 197: } FSR0Hbits_t;
[; ;pic16f1824.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1824.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1824.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16f1824.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1824.h: 215: typedef union {
[; ;pic16f1824.h: 216: struct {
[; ;pic16f1824.h: 217: unsigned FSR1L :8;
[; ;pic16f1824.h: 218: };
[; ;pic16f1824.h: 219: } FSR1Lbits_t;
[; ;pic16f1824.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1824.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16f1824.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1824.h: 234: typedef union {
[; ;pic16f1824.h: 235: struct {
[; ;pic16f1824.h: 236: unsigned FSR1H :8;
[; ;pic16f1824.h: 237: };
[; ;pic16f1824.h: 238: } FSR1Hbits_t;
[; ;pic16f1824.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1824.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16f1824.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1824.h: 253: typedef union {
[; ;pic16f1824.h: 254: struct {
[; ;pic16f1824.h: 255: unsigned BSR0 :1;
[; ;pic16f1824.h: 256: unsigned BSR1 :1;
[; ;pic16f1824.h: 257: unsigned BSR2 :1;
[; ;pic16f1824.h: 258: unsigned BSR3 :1;
[; ;pic16f1824.h: 259: unsigned BSR4 :1;
[; ;pic16f1824.h: 260: };
[; ;pic16f1824.h: 261: struct {
[; ;pic16f1824.h: 262: unsigned BSR :5;
[; ;pic16f1824.h: 263: };
[; ;pic16f1824.h: 264: } BSRbits_t;
[; ;pic16f1824.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1824.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16f1824.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1824.h: 304: typedef union {
[; ;pic16f1824.h: 305: struct {
[; ;pic16f1824.h: 306: unsigned WREG0 :8;
[; ;pic16f1824.h: 307: };
[; ;pic16f1824.h: 308: } WREGbits_t;
[; ;pic16f1824.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1824.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16f1824.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1824.h: 323: typedef union {
[; ;pic16f1824.h: 324: struct {
[; ;pic16f1824.h: 325: unsigned PCLATH :7;
[; ;pic16f1824.h: 326: };
[; ;pic16f1824.h: 327: } PCLATHbits_t;
[; ;pic16f1824.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1824.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16f1824.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1824.h: 342: typedef union {
[; ;pic16f1824.h: 343: struct {
[; ;pic16f1824.h: 344: unsigned IOCIF :1;
[; ;pic16f1824.h: 345: unsigned INTF :1;
[; ;pic16f1824.h: 346: unsigned TMR0IF :1;
[; ;pic16f1824.h: 347: unsigned IOCIE :1;
[; ;pic16f1824.h: 348: unsigned INTE :1;
[; ;pic16f1824.h: 349: unsigned TMR0IE :1;
[; ;pic16f1824.h: 350: unsigned PEIE :1;
[; ;pic16f1824.h: 351: unsigned GIE :1;
[; ;pic16f1824.h: 352: };
[; ;pic16f1824.h: 353: struct {
[; ;pic16f1824.h: 354: unsigned :2;
[; ;pic16f1824.h: 355: unsigned T0IF :1;
[; ;pic16f1824.h: 356: unsigned :2;
[; ;pic16f1824.h: 357: unsigned T0IE :1;
[; ;pic16f1824.h: 358: };
[; ;pic16f1824.h: 359: } INTCONbits_t;
[; ;pic16f1824.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1824.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16f1824.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1824.h: 419: typedef union {
[; ;pic16f1824.h: 420: struct {
[; ;pic16f1824.h: 421: unsigned RA0 :1;
[; ;pic16f1824.h: 422: unsigned RA1 :1;
[; ;pic16f1824.h: 423: unsigned RA2 :1;
[; ;pic16f1824.h: 424: unsigned RA3 :1;
[; ;pic16f1824.h: 425: unsigned RA4 :1;
[; ;pic16f1824.h: 426: unsigned RA5 :1;
[; ;pic16f1824.h: 427: };
[; ;pic16f1824.h: 428: } PORTAbits_t;
[; ;pic16f1824.h: 429: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1824.h: 463: extern volatile unsigned char PORTC @ 0x00E;
"465
[; ;pic16f1824.h: 465: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1824.h: 468: typedef union {
[; ;pic16f1824.h: 469: struct {
[; ;pic16f1824.h: 470: unsigned RC0 :1;
[; ;pic16f1824.h: 471: unsigned RC1 :1;
[; ;pic16f1824.h: 472: unsigned RC2 :1;
[; ;pic16f1824.h: 473: unsigned RC3 :1;
[; ;pic16f1824.h: 474: unsigned RC4 :1;
[; ;pic16f1824.h: 475: unsigned RC5 :1;
[; ;pic16f1824.h: 476: };
[; ;pic16f1824.h: 477: } PORTCbits_t;
[; ;pic16f1824.h: 478: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1824.h: 512: extern volatile unsigned char PIR1 @ 0x011;
"514
[; ;pic16f1824.h: 514: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1824.h: 517: typedef union {
[; ;pic16f1824.h: 518: struct {
[; ;pic16f1824.h: 519: unsigned TMR1IF :1;
[; ;pic16f1824.h: 520: unsigned TMR2IF :1;
[; ;pic16f1824.h: 521: unsigned CCP1IF :1;
[; ;pic16f1824.h: 522: unsigned SSP1IF :1;
[; ;pic16f1824.h: 523: unsigned TXIF :1;
[; ;pic16f1824.h: 524: unsigned RCIF :1;
[; ;pic16f1824.h: 525: unsigned ADIF :1;
[; ;pic16f1824.h: 526: unsigned TMR1GIF :1;
[; ;pic16f1824.h: 527: };
[; ;pic16f1824.h: 528: } PIR1bits_t;
[; ;pic16f1824.h: 529: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1824.h: 573: extern volatile unsigned char PIR2 @ 0x012;
"575
[; ;pic16f1824.h: 575: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1824.h: 578: typedef union {
[; ;pic16f1824.h: 579: struct {
[; ;pic16f1824.h: 580: unsigned CCP2IF :1;
[; ;pic16f1824.h: 581: unsigned :2;
[; ;pic16f1824.h: 582: unsigned BCL1IF :1;
[; ;pic16f1824.h: 583: unsigned EEIF :1;
[; ;pic16f1824.h: 584: unsigned C1IF :1;
[; ;pic16f1824.h: 585: unsigned C2IF :1;
[; ;pic16f1824.h: 586: unsigned OSFIF :1;
[; ;pic16f1824.h: 587: };
[; ;pic16f1824.h: 588: } PIR2bits_t;
[; ;pic16f1824.h: 589: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1824.h: 623: extern volatile unsigned char PIR3 @ 0x013;
"625
[; ;pic16f1824.h: 625: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1824.h: 628: typedef union {
[; ;pic16f1824.h: 629: struct {
[; ;pic16f1824.h: 630: unsigned :1;
[; ;pic16f1824.h: 631: unsigned TMR4IF :1;
[; ;pic16f1824.h: 632: unsigned :1;
[; ;pic16f1824.h: 633: unsigned TMR6IF :1;
[; ;pic16f1824.h: 634: unsigned CCP3IF :1;
[; ;pic16f1824.h: 635: unsigned CCP4IF :1;
[; ;pic16f1824.h: 636: };
[; ;pic16f1824.h: 637: } PIR3bits_t;
[; ;pic16f1824.h: 638: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1824.h: 662: extern volatile unsigned char TMR0 @ 0x015;
"664
[; ;pic16f1824.h: 664: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1824.h: 667: typedef union {
[; ;pic16f1824.h: 668: struct {
[; ;pic16f1824.h: 669: unsigned TMR0 :8;
[; ;pic16f1824.h: 670: };
[; ;pic16f1824.h: 671: } TMR0bits_t;
[; ;pic16f1824.h: 672: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1824.h: 681: extern volatile unsigned short TMR1 @ 0x016;
"683
[; ;pic16f1824.h: 683: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1824.h: 687: extern volatile unsigned char TMR1L @ 0x016;
"689
[; ;pic16f1824.h: 689: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1824.h: 692: typedef union {
[; ;pic16f1824.h: 693: struct {
[; ;pic16f1824.h: 694: unsigned TMR1L :8;
[; ;pic16f1824.h: 695: };
[; ;pic16f1824.h: 696: } TMR1Lbits_t;
[; ;pic16f1824.h: 697: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1824.h: 706: extern volatile unsigned char TMR1H @ 0x017;
"708
[; ;pic16f1824.h: 708: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1824.h: 711: typedef union {
[; ;pic16f1824.h: 712: struct {
[; ;pic16f1824.h: 713: unsigned TMR1H :8;
[; ;pic16f1824.h: 714: };
[; ;pic16f1824.h: 715: } TMR1Hbits_t;
[; ;pic16f1824.h: 716: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1824.h: 725: extern volatile unsigned char T1CON @ 0x018;
"727
[; ;pic16f1824.h: 727: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1824.h: 730: typedef union {
[; ;pic16f1824.h: 731: struct {
[; ;pic16f1824.h: 732: unsigned TMR1ON :1;
[; ;pic16f1824.h: 733: unsigned :1;
[; ;pic16f1824.h: 734: unsigned nT1SYNC :1;
[; ;pic16f1824.h: 735: unsigned T1OSCEN :1;
[; ;pic16f1824.h: 736: unsigned T1CKPS0 :1;
[; ;pic16f1824.h: 737: unsigned T1CKPS1 :1;
[; ;pic16f1824.h: 738: unsigned TMR1CS0 :1;
[; ;pic16f1824.h: 739: unsigned TMR1CS1 :1;
[; ;pic16f1824.h: 740: };
[; ;pic16f1824.h: 741: struct {
[; ;pic16f1824.h: 742: unsigned :4;
[; ;pic16f1824.h: 743: unsigned T1CKPS :2;
[; ;pic16f1824.h: 744: unsigned TMR1CS :2;
[; ;pic16f1824.h: 745: };
[; ;pic16f1824.h: 746: } T1CONbits_t;
[; ;pic16f1824.h: 747: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1824.h: 796: extern volatile unsigned char T1GCON @ 0x019;
"798
[; ;pic16f1824.h: 798: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1824.h: 801: typedef union {
[; ;pic16f1824.h: 802: struct {
[; ;pic16f1824.h: 803: unsigned T1GSS0 :1;
[; ;pic16f1824.h: 804: unsigned T1GSS1 :1;
[; ;pic16f1824.h: 805: unsigned T1GVAL :1;
[; ;pic16f1824.h: 806: unsigned T1GGO_nDONE :1;
[; ;pic16f1824.h: 807: unsigned T1GSPM :1;
[; ;pic16f1824.h: 808: unsigned T1GTM :1;
[; ;pic16f1824.h: 809: unsigned T1GPOL :1;
[; ;pic16f1824.h: 810: unsigned TMR1GE :1;
[; ;pic16f1824.h: 811: };
[; ;pic16f1824.h: 812: struct {
[; ;pic16f1824.h: 813: unsigned T1GSS :2;
[; ;pic16f1824.h: 814: unsigned :1;
[; ;pic16f1824.h: 815: unsigned T1GGO :1;
[; ;pic16f1824.h: 816: };
[; ;pic16f1824.h: 817: } T1GCONbits_t;
[; ;pic16f1824.h: 818: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1824.h: 872: extern volatile unsigned char TMR2 @ 0x01A;
"874
[; ;pic16f1824.h: 874: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1824.h: 877: typedef union {
[; ;pic16f1824.h: 878: struct {
[; ;pic16f1824.h: 879: unsigned TMR2 :8;
[; ;pic16f1824.h: 880: };
[; ;pic16f1824.h: 881: } TMR2bits_t;
[; ;pic16f1824.h: 882: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1824.h: 891: extern volatile unsigned char PR2 @ 0x01B;
"893
[; ;pic16f1824.h: 893: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1824.h: 896: typedef union {
[; ;pic16f1824.h: 897: struct {
[; ;pic16f1824.h: 898: unsigned PR2 :8;
[; ;pic16f1824.h: 899: };
[; ;pic16f1824.h: 900: } PR2bits_t;
[; ;pic16f1824.h: 901: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1824.h: 910: extern volatile unsigned char T2CON @ 0x01C;
"912
[; ;pic16f1824.h: 912: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1824.h: 915: typedef union {
[; ;pic16f1824.h: 916: struct {
[; ;pic16f1824.h: 917: unsigned T2CKPS0 :1;
[; ;pic16f1824.h: 918: unsigned T2CKPS1 :1;
[; ;pic16f1824.h: 919: unsigned TMR2ON :1;
[; ;pic16f1824.h: 920: unsigned T2OUTPS0 :1;
[; ;pic16f1824.h: 921: unsigned T2OUTPS1 :1;
[; ;pic16f1824.h: 922: unsigned T2OUTPS2 :1;
[; ;pic16f1824.h: 923: unsigned T2OUTPS3 :1;
[; ;pic16f1824.h: 924: };
[; ;pic16f1824.h: 925: struct {
[; ;pic16f1824.h: 926: unsigned T2CKPS :2;
[; ;pic16f1824.h: 927: unsigned :1;
[; ;pic16f1824.h: 928: unsigned T2OUTPS :4;
[; ;pic16f1824.h: 929: };
[; ;pic16f1824.h: 930: } T2CONbits_t;
[; ;pic16f1824.h: 931: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1824.h: 980: extern volatile unsigned char CPSCON0 @ 0x01E;
"982
[; ;pic16f1824.h: 982: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16f1824.h: 985: typedef union {
[; ;pic16f1824.h: 986: struct {
[; ;pic16f1824.h: 987: unsigned T0XCS :1;
[; ;pic16f1824.h: 988: unsigned CPSOUT :1;
[; ;pic16f1824.h: 989: unsigned CPSRNG0 :1;
[; ;pic16f1824.h: 990: unsigned CPSRNG1 :1;
[; ;pic16f1824.h: 991: unsigned :2;
[; ;pic16f1824.h: 992: unsigned CPSRM :1;
[; ;pic16f1824.h: 993: unsigned CPSON :1;
[; ;pic16f1824.h: 994: };
[; ;pic16f1824.h: 995: struct {
[; ;pic16f1824.h: 996: unsigned :2;
[; ;pic16f1824.h: 997: unsigned CPSRNG :2;
[; ;pic16f1824.h: 998: };
[; ;pic16f1824.h: 999: } CPSCON0bits_t;
[; ;pic16f1824.h: 1000: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16f1824.h: 1039: extern volatile unsigned char CPSCON1 @ 0x01F;
"1041
[; ;pic16f1824.h: 1041: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16f1824.h: 1044: typedef union {
[; ;pic16f1824.h: 1045: struct {
[; ;pic16f1824.h: 1046: unsigned CPSCH0 :1;
[; ;pic16f1824.h: 1047: unsigned CPSCH1 :1;
[; ;pic16f1824.h: 1048: unsigned CPSCH2 :1;
[; ;pic16f1824.h: 1049: unsigned CPSCH3 :1;
[; ;pic16f1824.h: 1050: };
[; ;pic16f1824.h: 1051: struct {
[; ;pic16f1824.h: 1052: unsigned CPSCH :3;
[; ;pic16f1824.h: 1053: };
[; ;pic16f1824.h: 1054: } CPSCON1bits_t;
[; ;pic16f1824.h: 1055: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16f1824.h: 1084: extern volatile unsigned char TRISA @ 0x08C;
"1086
[; ;pic16f1824.h: 1086: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1824.h: 1089: typedef union {
[; ;pic16f1824.h: 1090: struct {
[; ;pic16f1824.h: 1091: unsigned TRISA0 :1;
[; ;pic16f1824.h: 1092: unsigned TRISA1 :1;
[; ;pic16f1824.h: 1093: unsigned TRISA2 :1;
[; ;pic16f1824.h: 1094: unsigned TRISA3 :1;
[; ;pic16f1824.h: 1095: unsigned TRISA4 :1;
[; ;pic16f1824.h: 1096: unsigned TRISA5 :1;
[; ;pic16f1824.h: 1097: };
[; ;pic16f1824.h: 1098: } TRISAbits_t;
[; ;pic16f1824.h: 1099: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1824.h: 1133: extern volatile unsigned char TRISC @ 0x08E;
"1135
[; ;pic16f1824.h: 1135: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1824.h: 1138: typedef union {
[; ;pic16f1824.h: 1139: struct {
[; ;pic16f1824.h: 1140: unsigned TRISC0 :1;
[; ;pic16f1824.h: 1141: unsigned TRISC1 :1;
[; ;pic16f1824.h: 1142: unsigned TRISC2 :1;
[; ;pic16f1824.h: 1143: unsigned TRISC3 :1;
[; ;pic16f1824.h: 1144: unsigned TRISC4 :1;
[; ;pic16f1824.h: 1145: unsigned TRISC5 :1;
[; ;pic16f1824.h: 1146: };
[; ;pic16f1824.h: 1147: } TRISCbits_t;
[; ;pic16f1824.h: 1148: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1824.h: 1182: extern volatile unsigned char PIE1 @ 0x091;
"1184
[; ;pic16f1824.h: 1184: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1824.h: 1187: typedef union {
[; ;pic16f1824.h: 1188: struct {
[; ;pic16f1824.h: 1189: unsigned TMR1IE :1;
[; ;pic16f1824.h: 1190: unsigned TMR2IE :1;
[; ;pic16f1824.h: 1191: unsigned CCP1IE :1;
[; ;pic16f1824.h: 1192: unsigned SSP1IE :1;
[; ;pic16f1824.h: 1193: unsigned TXIE :1;
[; ;pic16f1824.h: 1194: unsigned RCIE :1;
[; ;pic16f1824.h: 1195: unsigned ADIE :1;
[; ;pic16f1824.h: 1196: unsigned TMR1GIE :1;
[; ;pic16f1824.h: 1197: };
[; ;pic16f1824.h: 1198: } PIE1bits_t;
[; ;pic16f1824.h: 1199: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1824.h: 1243: extern volatile unsigned char PIE2 @ 0x092;
"1245
[; ;pic16f1824.h: 1245: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1824.h: 1248: typedef union {
[; ;pic16f1824.h: 1249: struct {
[; ;pic16f1824.h: 1250: unsigned CCP2IE :1;
[; ;pic16f1824.h: 1251: unsigned :2;
[; ;pic16f1824.h: 1252: unsigned BCL1IE :1;
[; ;pic16f1824.h: 1253: unsigned EEIE :1;
[; ;pic16f1824.h: 1254: unsigned C1IE :1;
[; ;pic16f1824.h: 1255: unsigned C2IE :1;
[; ;pic16f1824.h: 1256: unsigned OSFIE :1;
[; ;pic16f1824.h: 1257: };
[; ;pic16f1824.h: 1258: } PIE2bits_t;
[; ;pic16f1824.h: 1259: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1824.h: 1293: extern volatile unsigned char PIE3 @ 0x093;
"1295
[; ;pic16f1824.h: 1295: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1824.h: 1298: typedef union {
[; ;pic16f1824.h: 1299: struct {
[; ;pic16f1824.h: 1300: unsigned :1;
[; ;pic16f1824.h: 1301: unsigned TMR4IE :1;
[; ;pic16f1824.h: 1302: unsigned :1;
[; ;pic16f1824.h: 1303: unsigned TMR6IE :1;
[; ;pic16f1824.h: 1304: unsigned CCP3IE :1;
[; ;pic16f1824.h: 1305: unsigned CCP4IE :1;
[; ;pic16f1824.h: 1306: };
[; ;pic16f1824.h: 1307: } PIE3bits_t;
[; ;pic16f1824.h: 1308: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1824.h: 1332: extern volatile unsigned char OPTION_REG @ 0x095;
"1334
[; ;pic16f1824.h: 1334: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1824.h: 1337: typedef union {
[; ;pic16f1824.h: 1338: struct {
[; ;pic16f1824.h: 1339: unsigned PS0 :1;
[; ;pic16f1824.h: 1340: unsigned PS1 :1;
[; ;pic16f1824.h: 1341: unsigned PS2 :1;
[; ;pic16f1824.h: 1342: unsigned PSA :1;
[; ;pic16f1824.h: 1343: unsigned TMR0SE :1;
[; ;pic16f1824.h: 1344: unsigned TMR0CS :1;
[; ;pic16f1824.h: 1345: unsigned INTEDG :1;
[; ;pic16f1824.h: 1346: unsigned nWPUEN :1;
[; ;pic16f1824.h: 1347: };
[; ;pic16f1824.h: 1348: struct {
[; ;pic16f1824.h: 1349: unsigned PS :3;
[; ;pic16f1824.h: 1350: unsigned :1;
[; ;pic16f1824.h: 1351: unsigned T0SE :1;
[; ;pic16f1824.h: 1352: unsigned T0CS :1;
[; ;pic16f1824.h: 1353: };
[; ;pic16f1824.h: 1354: } OPTION_REGbits_t;
[; ;pic16f1824.h: 1355: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1824.h: 1414: extern volatile unsigned char PCON @ 0x096;
"1416
[; ;pic16f1824.h: 1416: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1824.h: 1419: typedef union {
[; ;pic16f1824.h: 1420: struct {
[; ;pic16f1824.h: 1421: unsigned nBOR :1;
[; ;pic16f1824.h: 1422: unsigned nPOR :1;
[; ;pic16f1824.h: 1423: unsigned nRI :1;
[; ;pic16f1824.h: 1424: unsigned nRMCLR :1;
[; ;pic16f1824.h: 1425: unsigned :2;
[; ;pic16f1824.h: 1426: unsigned STKUNF :1;
[; ;pic16f1824.h: 1427: unsigned STKOVF :1;
[; ;pic16f1824.h: 1428: };
[; ;pic16f1824.h: 1429: } PCONbits_t;
[; ;pic16f1824.h: 1430: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1824.h: 1464: extern volatile unsigned char WDTCON @ 0x097;
"1466
[; ;pic16f1824.h: 1466: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1824.h: 1469: typedef union {
[; ;pic16f1824.h: 1470: struct {
[; ;pic16f1824.h: 1471: unsigned SWDTEN :1;
[; ;pic16f1824.h: 1472: unsigned WDTPS0 :1;
[; ;pic16f1824.h: 1473: unsigned WDTPS1 :1;
[; ;pic16f1824.h: 1474: unsigned WDTPS2 :1;
[; ;pic16f1824.h: 1475: unsigned WDTPS3 :1;
[; ;pic16f1824.h: 1476: unsigned WDTPS4 :1;
[; ;pic16f1824.h: 1477: };
[; ;pic16f1824.h: 1478: struct {
[; ;pic16f1824.h: 1479: unsigned :1;
[; ;pic16f1824.h: 1480: unsigned WDTPS :5;
[; ;pic16f1824.h: 1481: };
[; ;pic16f1824.h: 1482: } WDTCONbits_t;
[; ;pic16f1824.h: 1483: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1824.h: 1522: extern volatile unsigned char OSCTUNE @ 0x098;
"1524
[; ;pic16f1824.h: 1524: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1824.h: 1527: typedef union {
[; ;pic16f1824.h: 1528: struct {
[; ;pic16f1824.h: 1529: unsigned TUN0 :1;
[; ;pic16f1824.h: 1530: unsigned TUN1 :1;
[; ;pic16f1824.h: 1531: unsigned TUN2 :1;
[; ;pic16f1824.h: 1532: unsigned TUN3 :1;
[; ;pic16f1824.h: 1533: unsigned TUN4 :1;
[; ;pic16f1824.h: 1534: unsigned TUN5 :1;
[; ;pic16f1824.h: 1535: };
[; ;pic16f1824.h: 1536: struct {
[; ;pic16f1824.h: 1537: unsigned TUN :6;
[; ;pic16f1824.h: 1538: };
[; ;pic16f1824.h: 1539: } OSCTUNEbits_t;
[; ;pic16f1824.h: 1540: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1824.h: 1579: extern volatile unsigned char OSCCON @ 0x099;
"1581
[; ;pic16f1824.h: 1581: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1824.h: 1584: typedef union {
[; ;pic16f1824.h: 1585: struct {
[; ;pic16f1824.h: 1586: unsigned SCS0 :1;
[; ;pic16f1824.h: 1587: unsigned SCS1 :1;
[; ;pic16f1824.h: 1588: unsigned :1;
[; ;pic16f1824.h: 1589: unsigned IRCF0 :1;
[; ;pic16f1824.h: 1590: unsigned IRCF1 :1;
[; ;pic16f1824.h: 1591: unsigned IRCF2 :1;
[; ;pic16f1824.h: 1592: unsigned IRCF3 :1;
[; ;pic16f1824.h: 1593: unsigned SPLLEN :1;
[; ;pic16f1824.h: 1594: };
[; ;pic16f1824.h: 1595: struct {
[; ;pic16f1824.h: 1596: unsigned SCS :2;
[; ;pic16f1824.h: 1597: unsigned :1;
[; ;pic16f1824.h: 1598: unsigned IRCF :4;
[; ;pic16f1824.h: 1599: };
[; ;pic16f1824.h: 1600: } OSCCONbits_t;
[; ;pic16f1824.h: 1601: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1824.h: 1650: extern volatile unsigned char OSCSTAT @ 0x09A;
"1652
[; ;pic16f1824.h: 1652: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1824.h: 1655: typedef union {
[; ;pic16f1824.h: 1656: struct {
[; ;pic16f1824.h: 1657: unsigned HFIOFS :1;
[; ;pic16f1824.h: 1658: unsigned LFIOFR :1;
[; ;pic16f1824.h: 1659: unsigned MFIOFR :1;
[; ;pic16f1824.h: 1660: unsigned HFIOFL :1;
[; ;pic16f1824.h: 1661: unsigned HFIOFR :1;
[; ;pic16f1824.h: 1662: unsigned OSTS :1;
[; ;pic16f1824.h: 1663: unsigned PLLR :1;
[; ;pic16f1824.h: 1664: unsigned T1OSCR :1;
[; ;pic16f1824.h: 1665: };
[; ;pic16f1824.h: 1666: } OSCSTATbits_t;
[; ;pic16f1824.h: 1667: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1824.h: 1711: extern volatile unsigned short ADRES @ 0x09B;
"1713
[; ;pic16f1824.h: 1713: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1824.h: 1717: extern volatile unsigned char ADRESL @ 0x09B;
"1719
[; ;pic16f1824.h: 1719: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1824.h: 1722: typedef union {
[; ;pic16f1824.h: 1723: struct {
[; ;pic16f1824.h: 1724: unsigned ADRESL :8;
[; ;pic16f1824.h: 1725: };
[; ;pic16f1824.h: 1726: } ADRESLbits_t;
[; ;pic16f1824.h: 1727: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1824.h: 1736: extern volatile unsigned char ADRESH @ 0x09C;
"1738
[; ;pic16f1824.h: 1738: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1824.h: 1741: typedef union {
[; ;pic16f1824.h: 1742: struct {
[; ;pic16f1824.h: 1743: unsigned ADRESH :8;
[; ;pic16f1824.h: 1744: };
[; ;pic16f1824.h: 1745: } ADRESHbits_t;
[; ;pic16f1824.h: 1746: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1824.h: 1755: extern volatile unsigned char ADCON0 @ 0x09D;
"1757
[; ;pic16f1824.h: 1757: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1824.h: 1760: typedef union {
[; ;pic16f1824.h: 1761: struct {
[; ;pic16f1824.h: 1762: unsigned ADON :1;
[; ;pic16f1824.h: 1763: unsigned GO_nDONE :1;
[; ;pic16f1824.h: 1764: unsigned CHS0 :1;
[; ;pic16f1824.h: 1765: unsigned CHS1 :1;
[; ;pic16f1824.h: 1766: unsigned CHS2 :1;
[; ;pic16f1824.h: 1767: unsigned CHS3 :1;
[; ;pic16f1824.h: 1768: unsigned CHS4 :1;
[; ;pic16f1824.h: 1769: };
[; ;pic16f1824.h: 1770: struct {
[; ;pic16f1824.h: 1771: unsigned :1;
[; ;pic16f1824.h: 1772: unsigned ADGO :1;
[; ;pic16f1824.h: 1773: unsigned CHS :5;
[; ;pic16f1824.h: 1774: };
[; ;pic16f1824.h: 1775: struct {
[; ;pic16f1824.h: 1776: unsigned :1;
[; ;pic16f1824.h: 1777: unsigned GO :1;
[; ;pic16f1824.h: 1778: };
[; ;pic16f1824.h: 1779: } ADCON0bits_t;
[; ;pic16f1824.h: 1780: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1824.h: 1834: extern volatile unsigned char ADCON1 @ 0x09E;
"1836
[; ;pic16f1824.h: 1836: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1824.h: 1839: typedef union {
[; ;pic16f1824.h: 1840: struct {
[; ;pic16f1824.h: 1841: unsigned ADPREF0 :1;
[; ;pic16f1824.h: 1842: unsigned ADPREF1 :1;
[; ;pic16f1824.h: 1843: unsigned ADNREF :1;
[; ;pic16f1824.h: 1844: unsigned :1;
[; ;pic16f1824.h: 1845: unsigned ADCS0 :1;
[; ;pic16f1824.h: 1846: unsigned ADCS1 :1;
[; ;pic16f1824.h: 1847: unsigned ADCS2 :1;
[; ;pic16f1824.h: 1848: unsigned ADFM :1;
[; ;pic16f1824.h: 1849: };
[; ;pic16f1824.h: 1850: struct {
[; ;pic16f1824.h: 1851: unsigned ADPREF :2;
[; ;pic16f1824.h: 1852: unsigned :2;
[; ;pic16f1824.h: 1853: unsigned ADCS :3;
[; ;pic16f1824.h: 1854: };
[; ;pic16f1824.h: 1855: } ADCON1bits_t;
[; ;pic16f1824.h: 1856: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1824.h: 1905: extern volatile unsigned char LATA @ 0x10C;
"1907
[; ;pic16f1824.h: 1907: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1824.h: 1910: typedef union {
[; ;pic16f1824.h: 1911: struct {
[; ;pic16f1824.h: 1912: unsigned LATA0 :1;
[; ;pic16f1824.h: 1913: unsigned LATA1 :1;
[; ;pic16f1824.h: 1914: unsigned LATA2 :1;
[; ;pic16f1824.h: 1915: unsigned :1;
[; ;pic16f1824.h: 1916: unsigned LATA4 :1;
[; ;pic16f1824.h: 1917: unsigned LATA5 :1;
[; ;pic16f1824.h: 1918: };
[; ;pic16f1824.h: 1919: } LATAbits_t;
[; ;pic16f1824.h: 1920: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1824.h: 1949: extern volatile unsigned char LATC @ 0x10E;
"1951
[; ;pic16f1824.h: 1951: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1824.h: 1954: typedef union {
[; ;pic16f1824.h: 1955: struct {
[; ;pic16f1824.h: 1956: unsigned LATC0 :1;
[; ;pic16f1824.h: 1957: unsigned LATC1 :1;
[; ;pic16f1824.h: 1958: unsigned LATC2 :1;
[; ;pic16f1824.h: 1959: unsigned LATC3 :1;
[; ;pic16f1824.h: 1960: unsigned LATC4 :1;
[; ;pic16f1824.h: 1961: unsigned LATC5 :1;
[; ;pic16f1824.h: 1962: };
[; ;pic16f1824.h: 1963: } LATCbits_t;
[; ;pic16f1824.h: 1964: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1824.h: 1998: extern volatile unsigned char CM1CON0 @ 0x111;
"2000
[; ;pic16f1824.h: 2000: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1824.h: 2003: typedef union {
[; ;pic16f1824.h: 2004: struct {
[; ;pic16f1824.h: 2005: unsigned C1SYNC :1;
[; ;pic16f1824.h: 2006: unsigned C1HYS :1;
[; ;pic16f1824.h: 2007: unsigned C1SP :1;
[; ;pic16f1824.h: 2008: unsigned :1;
[; ;pic16f1824.h: 2009: unsigned C1POL :1;
[; ;pic16f1824.h: 2010: unsigned C1OE :1;
[; ;pic16f1824.h: 2011: unsigned C1OUT :1;
[; ;pic16f1824.h: 2012: unsigned C1ON :1;
[; ;pic16f1824.h: 2013: };
[; ;pic16f1824.h: 2014: } CM1CON0bits_t;
[; ;pic16f1824.h: 2015: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1824.h: 2054: extern volatile unsigned char CM1CON1 @ 0x112;
"2056
[; ;pic16f1824.h: 2056: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1824.h: 2059: typedef union {
[; ;pic16f1824.h: 2060: struct {
[; ;pic16f1824.h: 2061: unsigned C1NCH0 :1;
[; ;pic16f1824.h: 2062: unsigned C1NCH1 :1;
[; ;pic16f1824.h: 2063: unsigned :2;
[; ;pic16f1824.h: 2064: unsigned C1PCH0 :1;
[; ;pic16f1824.h: 2065: unsigned C1PCH1 :1;
[; ;pic16f1824.h: 2066: unsigned C1INTN :1;
[; ;pic16f1824.h: 2067: unsigned C1INTP :1;
[; ;pic16f1824.h: 2068: };
[; ;pic16f1824.h: 2069: struct {
[; ;pic16f1824.h: 2070: unsigned C1NCH :2;
[; ;pic16f1824.h: 2071: unsigned :2;
[; ;pic16f1824.h: 2072: unsigned C1PCH :2;
[; ;pic16f1824.h: 2073: };
[; ;pic16f1824.h: 2074: } CM1CON1bits_t;
[; ;pic16f1824.h: 2075: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1824.h: 2119: extern volatile unsigned char CM2CON0 @ 0x113;
"2121
[; ;pic16f1824.h: 2121: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1824.h: 2124: typedef union {
[; ;pic16f1824.h: 2125: struct {
[; ;pic16f1824.h: 2126: unsigned C2SYNC :1;
[; ;pic16f1824.h: 2127: unsigned C2HYS :1;
[; ;pic16f1824.h: 2128: unsigned C2SP :1;
[; ;pic16f1824.h: 2129: unsigned :1;
[; ;pic16f1824.h: 2130: unsigned C2POL :1;
[; ;pic16f1824.h: 2131: unsigned C2OE :1;
[; ;pic16f1824.h: 2132: unsigned C2OUT :1;
[; ;pic16f1824.h: 2133: unsigned C2ON :1;
[; ;pic16f1824.h: 2134: };
[; ;pic16f1824.h: 2135: } CM2CON0bits_t;
[; ;pic16f1824.h: 2136: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1824.h: 2175: extern volatile unsigned char CM2CON1 @ 0x114;
"2177
[; ;pic16f1824.h: 2177: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1824.h: 2180: typedef union {
[; ;pic16f1824.h: 2181: struct {
[; ;pic16f1824.h: 2182: unsigned C2NCH0 :1;
[; ;pic16f1824.h: 2183: unsigned C2NCH1 :1;
[; ;pic16f1824.h: 2184: unsigned :2;
[; ;pic16f1824.h: 2185: unsigned C2PCH0 :1;
[; ;pic16f1824.h: 2186: unsigned C2PCH1 :1;
[; ;pic16f1824.h: 2187: unsigned C2INTN :1;
[; ;pic16f1824.h: 2188: unsigned C2INTP :1;
[; ;pic16f1824.h: 2189: };
[; ;pic16f1824.h: 2190: struct {
[; ;pic16f1824.h: 2191: unsigned C2NCH :2;
[; ;pic16f1824.h: 2192: unsigned :2;
[; ;pic16f1824.h: 2193: unsigned C2PCH :2;
[; ;pic16f1824.h: 2194: };
[; ;pic16f1824.h: 2195: } CM2CON1bits_t;
[; ;pic16f1824.h: 2196: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1824.h: 2240: extern volatile unsigned char CMOUT @ 0x115;
"2242
[; ;pic16f1824.h: 2242: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1824.h: 2245: typedef union {
[; ;pic16f1824.h: 2246: struct {
[; ;pic16f1824.h: 2247: unsigned MC1OUT :1;
[; ;pic16f1824.h: 2248: unsigned MC2OUT :1;
[; ;pic16f1824.h: 2249: };
[; ;pic16f1824.h: 2250: } CMOUTbits_t;
[; ;pic16f1824.h: 2251: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1824.h: 2265: extern volatile unsigned char BORCON @ 0x116;
"2267
[; ;pic16f1824.h: 2267: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1824.h: 2270: typedef union {
[; ;pic16f1824.h: 2271: struct {
[; ;pic16f1824.h: 2272: unsigned BORRDY :1;
[; ;pic16f1824.h: 2273: unsigned :6;
[; ;pic16f1824.h: 2274: unsigned SBOREN :1;
[; ;pic16f1824.h: 2275: };
[; ;pic16f1824.h: 2276: } BORCONbits_t;
[; ;pic16f1824.h: 2277: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1824.h: 2291: extern volatile unsigned char FVRCON @ 0x117;
"2293
[; ;pic16f1824.h: 2293: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1824.h: 2296: typedef union {
[; ;pic16f1824.h: 2297: struct {
[; ;pic16f1824.h: 2298: unsigned ADFVR0 :1;
[; ;pic16f1824.h: 2299: unsigned ADFVR1 :1;
[; ;pic16f1824.h: 2300: unsigned CDAFVR0 :1;
[; ;pic16f1824.h: 2301: unsigned CDAFVR1 :1;
[; ;pic16f1824.h: 2302: unsigned TSRNG :1;
[; ;pic16f1824.h: 2303: unsigned TSEN :1;
[; ;pic16f1824.h: 2304: unsigned FVRRDY :1;
[; ;pic16f1824.h: 2305: unsigned FVREN :1;
[; ;pic16f1824.h: 2306: };
[; ;pic16f1824.h: 2307: struct {
[; ;pic16f1824.h: 2308: unsigned ADFVR :2;
[; ;pic16f1824.h: 2309: unsigned CDAFVR :2;
[; ;pic16f1824.h: 2310: };
[; ;pic16f1824.h: 2311: } FVRCONbits_t;
[; ;pic16f1824.h: 2312: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1824.h: 2366: extern volatile unsigned char DACCON0 @ 0x118;
"2368
[; ;pic16f1824.h: 2368: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1824.h: 2371: typedef union {
[; ;pic16f1824.h: 2372: struct {
[; ;pic16f1824.h: 2373: unsigned DACNSS :1;
[; ;pic16f1824.h: 2374: unsigned :1;
[; ;pic16f1824.h: 2375: unsigned DACPSS0 :1;
[; ;pic16f1824.h: 2376: unsigned DACPSS1 :1;
[; ;pic16f1824.h: 2377: unsigned :1;
[; ;pic16f1824.h: 2378: unsigned DACOE :1;
[; ;pic16f1824.h: 2379: unsigned DACLPS :1;
[; ;pic16f1824.h: 2380: unsigned DACEN :1;
[; ;pic16f1824.h: 2381: };
[; ;pic16f1824.h: 2382: struct {
[; ;pic16f1824.h: 2383: unsigned :2;
[; ;pic16f1824.h: 2384: unsigned DACPSS :2;
[; ;pic16f1824.h: 2385: };
[; ;pic16f1824.h: 2386: } DACCON0bits_t;
[; ;pic16f1824.h: 2387: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1824.h: 2426: extern volatile unsigned char DACCON1 @ 0x119;
"2428
[; ;pic16f1824.h: 2428: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1824.h: 2431: typedef union {
[; ;pic16f1824.h: 2432: struct {
[; ;pic16f1824.h: 2433: unsigned DACR0 :1;
[; ;pic16f1824.h: 2434: unsigned DACR1 :1;
[; ;pic16f1824.h: 2435: unsigned DACR2 :1;
[; ;pic16f1824.h: 2436: unsigned DACR3 :1;
[; ;pic16f1824.h: 2437: unsigned DACR4 :1;
[; ;pic16f1824.h: 2438: };
[; ;pic16f1824.h: 2439: struct {
[; ;pic16f1824.h: 2440: unsigned DACR :5;
[; ;pic16f1824.h: 2441: };
[; ;pic16f1824.h: 2442: } DACCON1bits_t;
[; ;pic16f1824.h: 2443: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1824.h: 2477: extern volatile unsigned char SRCON0 @ 0x11A;
"2479
[; ;pic16f1824.h: 2479: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16f1824.h: 2482: typedef union {
[; ;pic16f1824.h: 2483: struct {
[; ;pic16f1824.h: 2484: unsigned SRPR :1;
[; ;pic16f1824.h: 2485: unsigned SRPS :1;
[; ;pic16f1824.h: 2486: unsigned SRNQEN :1;
[; ;pic16f1824.h: 2487: unsigned SRQEN :1;
[; ;pic16f1824.h: 2488: unsigned SRCLK0 :1;
[; ;pic16f1824.h: 2489: unsigned SRCLK1 :1;
[; ;pic16f1824.h: 2490: unsigned SRCLK2 :1;
[; ;pic16f1824.h: 2491: unsigned SRLEN :1;
[; ;pic16f1824.h: 2492: };
[; ;pic16f1824.h: 2493: struct {
[; ;pic16f1824.h: 2494: unsigned :4;
[; ;pic16f1824.h: 2495: unsigned SRCLK :3;
[; ;pic16f1824.h: 2496: };
[; ;pic16f1824.h: 2497: } SRCON0bits_t;
[; ;pic16f1824.h: 2498: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16f1824.h: 2547: extern volatile unsigned char SRCON1 @ 0x11B;
"2549
[; ;pic16f1824.h: 2549: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16f1824.h: 2552: typedef union {
[; ;pic16f1824.h: 2553: struct {
[; ;pic16f1824.h: 2554: unsigned SRRC1E :1;
[; ;pic16f1824.h: 2555: unsigned SRRC2E :1;
[; ;pic16f1824.h: 2556: unsigned SRRCKE :1;
[; ;pic16f1824.h: 2557: unsigned SRRPE :1;
[; ;pic16f1824.h: 2558: unsigned SRSC1E :1;
[; ;pic16f1824.h: 2559: unsigned SRSC2E :1;
[; ;pic16f1824.h: 2560: unsigned SRSCKE :1;
[; ;pic16f1824.h: 2561: unsigned SRSPE :1;
[; ;pic16f1824.h: 2562: };
[; ;pic16f1824.h: 2563: } SRCON1bits_t;
[; ;pic16f1824.h: 2564: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16f1824.h: 2608: extern volatile unsigned char APFCON0 @ 0x11D;
"2610
[; ;pic16f1824.h: 2610: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16f1824.h: 2613: typedef union {
[; ;pic16f1824.h: 2614: struct {
[; ;pic16f1824.h: 2615: unsigned :2;
[; ;pic16f1824.h: 2616: unsigned TXCKSEL :1;
[; ;pic16f1824.h: 2617: unsigned T1GSEL :1;
[; ;pic16f1824.h: 2618: unsigned :1;
[; ;pic16f1824.h: 2619: unsigned SSSEL :1;
[; ;pic16f1824.h: 2620: unsigned SDOSEL :1;
[; ;pic16f1824.h: 2621: unsigned RXDTSEL :1;
[; ;pic16f1824.h: 2622: };
[; ;pic16f1824.h: 2623: struct {
[; ;pic16f1824.h: 2624: unsigned :5;
[; ;pic16f1824.h: 2625: unsigned SS1SEL :1;
[; ;pic16f1824.h: 2626: unsigned SDO1SEL :1;
[; ;pic16f1824.h: 2627: };
[; ;pic16f1824.h: 2628: } APFCON0bits_t;
[; ;pic16f1824.h: 2629: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16f1824.h: 2668: extern volatile unsigned char APFCON1 @ 0x11E;
"2670
[; ;pic16f1824.h: 2670: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16f1824.h: 2673: typedef union {
[; ;pic16f1824.h: 2674: struct {
[; ;pic16f1824.h: 2675: unsigned CCP2SEL :1;
[; ;pic16f1824.h: 2676: unsigned P2BSEL :1;
[; ;pic16f1824.h: 2677: unsigned P1CSEL :1;
[; ;pic16f1824.h: 2678: unsigned P1DSEL :1;
[; ;pic16f1824.h: 2679: };
[; ;pic16f1824.h: 2680: } APFCON1bits_t;
[; ;pic16f1824.h: 2681: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16f1824.h: 2705: extern volatile unsigned char ANSELA @ 0x18C;
"2707
[; ;pic16f1824.h: 2707: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1824.h: 2710: typedef union {
[; ;pic16f1824.h: 2711: struct {
[; ;pic16f1824.h: 2712: unsigned ANSA0 :1;
[; ;pic16f1824.h: 2713: unsigned ANSA1 :1;
[; ;pic16f1824.h: 2714: unsigned ANSA2 :1;
[; ;pic16f1824.h: 2715: unsigned :1;
[; ;pic16f1824.h: 2716: unsigned ANSA4 :1;
[; ;pic16f1824.h: 2717: };
[; ;pic16f1824.h: 2718: struct {
[; ;pic16f1824.h: 2719: unsigned ANSELA :5;
[; ;pic16f1824.h: 2720: };
[; ;pic16f1824.h: 2721: } ANSELAbits_t;
[; ;pic16f1824.h: 2722: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1824.h: 2751: extern volatile unsigned char ANSELC @ 0x18E;
"2753
[; ;pic16f1824.h: 2753: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1824.h: 2756: typedef union {
[; ;pic16f1824.h: 2757: struct {
[; ;pic16f1824.h: 2758: unsigned ANSC0 :1;
[; ;pic16f1824.h: 2759: unsigned ANSC1 :1;
[; ;pic16f1824.h: 2760: unsigned ANSC2 :1;
[; ;pic16f1824.h: 2761: unsigned ANSC3 :1;
[; ;pic16f1824.h: 2762: };
[; ;pic16f1824.h: 2763: struct {
[; ;pic16f1824.h: 2764: unsigned ANSELC :4;
[; ;pic16f1824.h: 2765: };
[; ;pic16f1824.h: 2766: } ANSELCbits_t;
[; ;pic16f1824.h: 2767: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1824.h: 2796: extern volatile unsigned short EEADR @ 0x191;
"2798
[; ;pic16f1824.h: 2798: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16f1824.h: 2802: extern volatile unsigned char EEADRL @ 0x191;
"2804
[; ;pic16f1824.h: 2804: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16f1824.h: 2807: typedef union {
[; ;pic16f1824.h: 2808: struct {
[; ;pic16f1824.h: 2809: unsigned EEADRL :8;
[; ;pic16f1824.h: 2810: };
[; ;pic16f1824.h: 2811: } EEADRLbits_t;
[; ;pic16f1824.h: 2812: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16f1824.h: 2821: extern volatile unsigned char EEADRH @ 0x192;
"2823
[; ;pic16f1824.h: 2823: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16f1824.h: 2826: typedef union {
[; ;pic16f1824.h: 2827: struct {
[; ;pic16f1824.h: 2828: unsigned EEADRH :7;
[; ;pic16f1824.h: 2829: };
[; ;pic16f1824.h: 2830: } EEADRHbits_t;
[; ;pic16f1824.h: 2831: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16f1824.h: 2840: extern volatile unsigned short EEDAT @ 0x193;
"2842
[; ;pic16f1824.h: 2842: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16f1824.h: 2846: extern volatile unsigned char EEDATL @ 0x193;
"2848
[; ;pic16f1824.h: 2848: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16f1824.h: 2851: extern volatile unsigned char EEDATA @ 0x193;
"2853
[; ;pic16f1824.h: 2853: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16f1824.h: 2856: typedef union {
[; ;pic16f1824.h: 2857: struct {
[; ;pic16f1824.h: 2858: unsigned EEDATL :8;
[; ;pic16f1824.h: 2859: };
[; ;pic16f1824.h: 2860: } EEDATLbits_t;
[; ;pic16f1824.h: 2861: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16f1824.h: 2869: typedef union {
[; ;pic16f1824.h: 2870: struct {
[; ;pic16f1824.h: 2871: unsigned EEDATL :8;
[; ;pic16f1824.h: 2872: };
[; ;pic16f1824.h: 2873: } EEDATAbits_t;
[; ;pic16f1824.h: 2874: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16f1824.h: 2883: extern volatile unsigned char EEDATH @ 0x194;
"2885
[; ;pic16f1824.h: 2885: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16f1824.h: 2888: typedef union {
[; ;pic16f1824.h: 2889: struct {
[; ;pic16f1824.h: 2890: unsigned EEDATH :6;
[; ;pic16f1824.h: 2891: };
[; ;pic16f1824.h: 2892: } EEDATHbits_t;
[; ;pic16f1824.h: 2893: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16f1824.h: 2902: extern volatile unsigned char EECON1 @ 0x195;
"2904
[; ;pic16f1824.h: 2904: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16f1824.h: 2907: typedef union {
[; ;pic16f1824.h: 2908: struct {
[; ;pic16f1824.h: 2909: unsigned RD :1;
[; ;pic16f1824.h: 2910: unsigned WR :1;
[; ;pic16f1824.h: 2911: unsigned WREN :1;
[; ;pic16f1824.h: 2912: unsigned WRERR :1;
[; ;pic16f1824.h: 2913: unsigned FREE :1;
[; ;pic16f1824.h: 2914: unsigned LWLO :1;
[; ;pic16f1824.h: 2915: unsigned CFGS :1;
[; ;pic16f1824.h: 2916: unsigned EEPGD :1;
[; ;pic16f1824.h: 2917: };
[; ;pic16f1824.h: 2918: } EECON1bits_t;
[; ;pic16f1824.h: 2919: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16f1824.h: 2963: extern volatile unsigned char EECON2 @ 0x196;
"2965
[; ;pic16f1824.h: 2965: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16f1824.h: 2968: typedef union {
[; ;pic16f1824.h: 2969: struct {
[; ;pic16f1824.h: 2970: unsigned EECON2 :8;
[; ;pic16f1824.h: 2971: };
[; ;pic16f1824.h: 2972: } EECON2bits_t;
[; ;pic16f1824.h: 2973: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16f1824.h: 2982: extern volatile unsigned char RCREG @ 0x199;
"2984
[; ;pic16f1824.h: 2984: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1824.h: 2987: typedef union {
[; ;pic16f1824.h: 2988: struct {
[; ;pic16f1824.h: 2989: unsigned RCREG :8;
[; ;pic16f1824.h: 2990: };
[; ;pic16f1824.h: 2991: } RCREGbits_t;
[; ;pic16f1824.h: 2992: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1824.h: 3001: extern volatile unsigned char TXREG @ 0x19A;
"3003
[; ;pic16f1824.h: 3003: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1824.h: 3006: typedef union {
[; ;pic16f1824.h: 3007: struct {
[; ;pic16f1824.h: 3008: unsigned TXREG :8;
[; ;pic16f1824.h: 3009: };
[; ;pic16f1824.h: 3010: } TXREGbits_t;
[; ;pic16f1824.h: 3011: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1824.h: 3020: extern volatile unsigned short SP1BRG @ 0x19B;
"3022
[; ;pic16f1824.h: 3022: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1824.h: 3026: extern volatile unsigned char SP1BRGL @ 0x19B;
"3028
[; ;pic16f1824.h: 3028: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1824.h: 3031: extern volatile unsigned char SPBRG @ 0x19B;
"3033
[; ;pic16f1824.h: 3033: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1824.h: 3035: extern volatile unsigned char SPBRGL @ 0x19B;
"3037
[; ;pic16f1824.h: 3037: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1824.h: 3040: typedef union {
[; ;pic16f1824.h: 3041: struct {
[; ;pic16f1824.h: 3042: unsigned SPBRGL :8;
[; ;pic16f1824.h: 3043: };
[; ;pic16f1824.h: 3044: } SP1BRGLbits_t;
[; ;pic16f1824.h: 3045: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1824.h: 3053: typedef union {
[; ;pic16f1824.h: 3054: struct {
[; ;pic16f1824.h: 3055: unsigned SPBRGL :8;
[; ;pic16f1824.h: 3056: };
[; ;pic16f1824.h: 3057: } SPBRGbits_t;
[; ;pic16f1824.h: 3058: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1824.h: 3065: typedef union {
[; ;pic16f1824.h: 3066: struct {
[; ;pic16f1824.h: 3067: unsigned SPBRGL :8;
[; ;pic16f1824.h: 3068: };
[; ;pic16f1824.h: 3069: } SPBRGLbits_t;
[; ;pic16f1824.h: 3070: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1824.h: 3079: extern volatile unsigned char SP1BRGH @ 0x19C;
"3081
[; ;pic16f1824.h: 3081: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1824.h: 3084: extern volatile unsigned char SPBRGH @ 0x19C;
"3086
[; ;pic16f1824.h: 3086: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1824.h: 3089: typedef union {
[; ;pic16f1824.h: 3090: struct {
[; ;pic16f1824.h: 3091: unsigned SPBRGH :8;
[; ;pic16f1824.h: 3092: };
[; ;pic16f1824.h: 3093: } SP1BRGHbits_t;
[; ;pic16f1824.h: 3094: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1824.h: 3102: typedef union {
[; ;pic16f1824.h: 3103: struct {
[; ;pic16f1824.h: 3104: unsigned SPBRGH :8;
[; ;pic16f1824.h: 3105: };
[; ;pic16f1824.h: 3106: } SPBRGHbits_t;
[; ;pic16f1824.h: 3107: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1824.h: 3116: extern volatile unsigned char RCSTA @ 0x19D;
"3118
[; ;pic16f1824.h: 3118: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1824.h: 3121: typedef union {
[; ;pic16f1824.h: 3122: struct {
[; ;pic16f1824.h: 3123: unsigned RX9D :1;
[; ;pic16f1824.h: 3124: unsigned OERR :1;
[; ;pic16f1824.h: 3125: unsigned FERR :1;
[; ;pic16f1824.h: 3126: unsigned ADDEN :1;
[; ;pic16f1824.h: 3127: unsigned CREN :1;
[; ;pic16f1824.h: 3128: unsigned SREN :1;
[; ;pic16f1824.h: 3129: unsigned RX9 :1;
[; ;pic16f1824.h: 3130: unsigned SPEN :1;
[; ;pic16f1824.h: 3131: };
[; ;pic16f1824.h: 3132: } RCSTAbits_t;
[; ;pic16f1824.h: 3133: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1824.h: 3177: extern volatile unsigned char TXSTA @ 0x19E;
"3179
[; ;pic16f1824.h: 3179: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1824.h: 3182: typedef union {
[; ;pic16f1824.h: 3183: struct {
[; ;pic16f1824.h: 3184: unsigned TX9D :1;
[; ;pic16f1824.h: 3185: unsigned TRMT :1;
[; ;pic16f1824.h: 3186: unsigned BRGH :1;
[; ;pic16f1824.h: 3187: unsigned SENDB :1;
[; ;pic16f1824.h: 3188: unsigned SYNC :1;
[; ;pic16f1824.h: 3189: unsigned TXEN :1;
[; ;pic16f1824.h: 3190: unsigned TX9 :1;
[; ;pic16f1824.h: 3191: unsigned CSRC :1;
[; ;pic16f1824.h: 3192: };
[; ;pic16f1824.h: 3193: } TXSTAbits_t;
[; ;pic16f1824.h: 3194: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1824.h: 3238: extern volatile unsigned char BAUDCON @ 0x19F;
"3240
[; ;pic16f1824.h: 3240: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1824.h: 3243: typedef union {
[; ;pic16f1824.h: 3244: struct {
[; ;pic16f1824.h: 3245: unsigned ABDEN :1;
[; ;pic16f1824.h: 3246: unsigned WUE :1;
[; ;pic16f1824.h: 3247: unsigned :1;
[; ;pic16f1824.h: 3248: unsigned BRG16 :1;
[; ;pic16f1824.h: 3249: unsigned SCKP :1;
[; ;pic16f1824.h: 3250: unsigned :1;
[; ;pic16f1824.h: 3251: unsigned RCIDL :1;
[; ;pic16f1824.h: 3252: unsigned ABDOVF :1;
[; ;pic16f1824.h: 3253: };
[; ;pic16f1824.h: 3254: } BAUDCONbits_t;
[; ;pic16f1824.h: 3255: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1824.h: 3289: extern volatile unsigned char WPUA @ 0x20C;
"3291
[; ;pic16f1824.h: 3291: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1824.h: 3294: typedef union {
[; ;pic16f1824.h: 3295: struct {
[; ;pic16f1824.h: 3296: unsigned WPUA0 :1;
[; ;pic16f1824.h: 3297: unsigned WPUA1 :1;
[; ;pic16f1824.h: 3298: unsigned WPUA2 :1;
[; ;pic16f1824.h: 3299: unsigned WPUA3 :1;
[; ;pic16f1824.h: 3300: unsigned WPUA4 :1;
[; ;pic16f1824.h: 3301: unsigned WPUA5 :1;
[; ;pic16f1824.h: 3302: };
[; ;pic16f1824.h: 3303: struct {
[; ;pic16f1824.h: 3304: unsigned WPUA :6;
[; ;pic16f1824.h: 3305: };
[; ;pic16f1824.h: 3306: } WPUAbits_t;
[; ;pic16f1824.h: 3307: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1824.h: 3346: extern volatile unsigned char WPUC @ 0x20E;
"3348
[; ;pic16f1824.h: 3348: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1824.h: 3351: typedef union {
[; ;pic16f1824.h: 3352: struct {
[; ;pic16f1824.h: 3353: unsigned WPUC0 :1;
[; ;pic16f1824.h: 3354: unsigned WPUC1 :1;
[; ;pic16f1824.h: 3355: unsigned WPUC2 :1;
[; ;pic16f1824.h: 3356: unsigned WPUC3 :1;
[; ;pic16f1824.h: 3357: unsigned WPUC4 :1;
[; ;pic16f1824.h: 3358: unsigned WPUC5 :1;
[; ;pic16f1824.h: 3359: };
[; ;pic16f1824.h: 3360: } WPUCbits_t;
[; ;pic16f1824.h: 3361: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1824.h: 3395: extern volatile unsigned char SSP1BUF @ 0x211;
"3397
[; ;pic16f1824.h: 3397: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1824.h: 3400: extern volatile unsigned char SSPBUF @ 0x211;
"3402
[; ;pic16f1824.h: 3402: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1824.h: 3405: typedef union {
[; ;pic16f1824.h: 3406: struct {
[; ;pic16f1824.h: 3407: unsigned SSPBUF :8;
[; ;pic16f1824.h: 3408: };
[; ;pic16f1824.h: 3409: } SSP1BUFbits_t;
[; ;pic16f1824.h: 3410: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1824.h: 3418: typedef union {
[; ;pic16f1824.h: 3419: struct {
[; ;pic16f1824.h: 3420: unsigned SSPBUF :8;
[; ;pic16f1824.h: 3421: };
[; ;pic16f1824.h: 3422: } SSPBUFbits_t;
[; ;pic16f1824.h: 3423: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1824.h: 3432: extern volatile unsigned char SSP1ADD @ 0x212;
"3434
[; ;pic16f1824.h: 3434: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1824.h: 3437: extern volatile unsigned char SSPADD @ 0x212;
"3439
[; ;pic16f1824.h: 3439: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1824.h: 3442: typedef union {
[; ;pic16f1824.h: 3443: struct {
[; ;pic16f1824.h: 3444: unsigned SSPADD :8;
[; ;pic16f1824.h: 3445: };
[; ;pic16f1824.h: 3446: } SSP1ADDbits_t;
[; ;pic16f1824.h: 3447: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1824.h: 3455: typedef union {
[; ;pic16f1824.h: 3456: struct {
[; ;pic16f1824.h: 3457: unsigned SSPADD :8;
[; ;pic16f1824.h: 3458: };
[; ;pic16f1824.h: 3459: } SSPADDbits_t;
[; ;pic16f1824.h: 3460: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1824.h: 3469: extern volatile unsigned char SSP1MSK @ 0x213;
"3471
[; ;pic16f1824.h: 3471: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1824.h: 3474: extern volatile unsigned char SSPMSK @ 0x213;
"3476
[; ;pic16f1824.h: 3476: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1824.h: 3479: typedef union {
[; ;pic16f1824.h: 3480: struct {
[; ;pic16f1824.h: 3481: unsigned SSPMSK :8;
[; ;pic16f1824.h: 3482: };
[; ;pic16f1824.h: 3483: } SSP1MSKbits_t;
[; ;pic16f1824.h: 3484: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1824.h: 3492: typedef union {
[; ;pic16f1824.h: 3493: struct {
[; ;pic16f1824.h: 3494: unsigned SSPMSK :8;
[; ;pic16f1824.h: 3495: };
[; ;pic16f1824.h: 3496: } SSPMSKbits_t;
[; ;pic16f1824.h: 3497: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1824.h: 3506: extern volatile unsigned char SSP1STAT @ 0x214;
"3508
[; ;pic16f1824.h: 3508: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1824.h: 3511: extern volatile unsigned char SSPSTAT @ 0x214;
"3513
[; ;pic16f1824.h: 3513: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1824.h: 3516: typedef union {
[; ;pic16f1824.h: 3517: struct {
[; ;pic16f1824.h: 3518: unsigned BF :1;
[; ;pic16f1824.h: 3519: unsigned UA :1;
[; ;pic16f1824.h: 3520: unsigned R_nW :1;
[; ;pic16f1824.h: 3521: unsigned S :1;
[; ;pic16f1824.h: 3522: unsigned P :1;
[; ;pic16f1824.h: 3523: unsigned D_nA :1;
[; ;pic16f1824.h: 3524: unsigned CKE :1;
[; ;pic16f1824.h: 3525: unsigned SMP :1;
[; ;pic16f1824.h: 3526: };
[; ;pic16f1824.h: 3527: } SSP1STATbits_t;
[; ;pic16f1824.h: 3528: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1824.h: 3571: typedef union {
[; ;pic16f1824.h: 3572: struct {
[; ;pic16f1824.h: 3573: unsigned BF :1;
[; ;pic16f1824.h: 3574: unsigned UA :1;
[; ;pic16f1824.h: 3575: unsigned R_nW :1;
[; ;pic16f1824.h: 3576: unsigned S :1;
[; ;pic16f1824.h: 3577: unsigned P :1;
[; ;pic16f1824.h: 3578: unsigned D_nA :1;
[; ;pic16f1824.h: 3579: unsigned CKE :1;
[; ;pic16f1824.h: 3580: unsigned SMP :1;
[; ;pic16f1824.h: 3581: };
[; ;pic16f1824.h: 3582: } SSPSTATbits_t;
[; ;pic16f1824.h: 3583: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1824.h: 3627: extern volatile unsigned char SSP1CON @ 0x215;
"3629
[; ;pic16f1824.h: 3629: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1824.h: 3632: extern volatile unsigned char SSP1CON1 @ 0x215;
"3634
[; ;pic16f1824.h: 3634: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1824.h: 3636: extern volatile unsigned char SSPCON1 @ 0x215;
"3638
[; ;pic16f1824.h: 3638: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1824.h: 3640: extern volatile unsigned char SSPCON @ 0x215;
"3642
[; ;pic16f1824.h: 3642: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1824.h: 3645: typedef union {
[; ;pic16f1824.h: 3646: struct {
[; ;pic16f1824.h: 3647: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3648: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3649: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3650: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3651: unsigned CKP :1;
[; ;pic16f1824.h: 3652: unsigned SSPEN :1;
[; ;pic16f1824.h: 3653: unsigned SSPOV :1;
[; ;pic16f1824.h: 3654: unsigned WCOL :1;
[; ;pic16f1824.h: 3655: };
[; ;pic16f1824.h: 3656: struct {
[; ;pic16f1824.h: 3657: unsigned SSPM :4;
[; ;pic16f1824.h: 3658: };
[; ;pic16f1824.h: 3659: } SSP1CONbits_t;
[; ;pic16f1824.h: 3660: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1824.h: 3708: typedef union {
[; ;pic16f1824.h: 3709: struct {
[; ;pic16f1824.h: 3710: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3711: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3712: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3713: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3714: unsigned CKP :1;
[; ;pic16f1824.h: 3715: unsigned SSPEN :1;
[; ;pic16f1824.h: 3716: unsigned SSPOV :1;
[; ;pic16f1824.h: 3717: unsigned WCOL :1;
[; ;pic16f1824.h: 3718: };
[; ;pic16f1824.h: 3719: struct {
[; ;pic16f1824.h: 3720: unsigned SSPM :4;
[; ;pic16f1824.h: 3721: };
[; ;pic16f1824.h: 3722: } SSP1CON1bits_t;
[; ;pic16f1824.h: 3723: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1824.h: 3770: typedef union {
[; ;pic16f1824.h: 3771: struct {
[; ;pic16f1824.h: 3772: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3773: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3774: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3775: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3776: unsigned CKP :1;
[; ;pic16f1824.h: 3777: unsigned SSPEN :1;
[; ;pic16f1824.h: 3778: unsigned SSPOV :1;
[; ;pic16f1824.h: 3779: unsigned WCOL :1;
[; ;pic16f1824.h: 3780: };
[; ;pic16f1824.h: 3781: struct {
[; ;pic16f1824.h: 3782: unsigned SSPM :4;
[; ;pic16f1824.h: 3783: };
[; ;pic16f1824.h: 3784: } SSPCON1bits_t;
[; ;pic16f1824.h: 3785: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1824.h: 3832: typedef union {
[; ;pic16f1824.h: 3833: struct {
[; ;pic16f1824.h: 3834: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3835: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3836: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3837: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3838: unsigned CKP :1;
[; ;pic16f1824.h: 3839: unsigned SSPEN :1;
[; ;pic16f1824.h: 3840: unsigned SSPOV :1;
[; ;pic16f1824.h: 3841: unsigned WCOL :1;
[; ;pic16f1824.h: 3842: };
[; ;pic16f1824.h: 3843: struct {
[; ;pic16f1824.h: 3844: unsigned SSPM :4;
[; ;pic16f1824.h: 3845: };
[; ;pic16f1824.h: 3846: } SSPCONbits_t;
[; ;pic16f1824.h: 3847: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1824.h: 3896: extern volatile unsigned char SSP1CON2 @ 0x216;
"3898
[; ;pic16f1824.h: 3898: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1824.h: 3901: extern volatile unsigned char SSPCON2 @ 0x216;
"3903
[; ;pic16f1824.h: 3903: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1824.h: 3906: typedef union {
[; ;pic16f1824.h: 3907: struct {
[; ;pic16f1824.h: 3908: unsigned SEN :1;
[; ;pic16f1824.h: 3909: unsigned RSEN :1;
[; ;pic16f1824.h: 3910: unsigned PEN :1;
[; ;pic16f1824.h: 3911: unsigned RCEN :1;
[; ;pic16f1824.h: 3912: unsigned ACKEN :1;
[; ;pic16f1824.h: 3913: unsigned ACKDT :1;
[; ;pic16f1824.h: 3914: unsigned ACKSTAT :1;
[; ;pic16f1824.h: 3915: unsigned GCEN :1;
[; ;pic16f1824.h: 3916: };
[; ;pic16f1824.h: 3917: } SSP1CON2bits_t;
[; ;pic16f1824.h: 3918: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1824.h: 3961: typedef union {
[; ;pic16f1824.h: 3962: struct {
[; ;pic16f1824.h: 3963: unsigned SEN :1;
[; ;pic16f1824.h: 3964: unsigned RSEN :1;
[; ;pic16f1824.h: 3965: unsigned PEN :1;
[; ;pic16f1824.h: 3966: unsigned RCEN :1;
[; ;pic16f1824.h: 3967: unsigned ACKEN :1;
[; ;pic16f1824.h: 3968: unsigned ACKDT :1;
[; ;pic16f1824.h: 3969: unsigned ACKSTAT :1;
[; ;pic16f1824.h: 3970: unsigned GCEN :1;
[; ;pic16f1824.h: 3971: };
[; ;pic16f1824.h: 3972: } SSPCON2bits_t;
[; ;pic16f1824.h: 3973: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1824.h: 4017: extern volatile unsigned char SSP1CON3 @ 0x217;
"4019
[; ;pic16f1824.h: 4019: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1824.h: 4022: extern volatile unsigned char SSPCON3 @ 0x217;
"4024
[; ;pic16f1824.h: 4024: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1824.h: 4027: typedef union {
[; ;pic16f1824.h: 4028: struct {
[; ;pic16f1824.h: 4029: unsigned DHEN :1;
[; ;pic16f1824.h: 4030: unsigned AHEN :1;
[; ;pic16f1824.h: 4031: unsigned SBCDE :1;
[; ;pic16f1824.h: 4032: unsigned SDAHT :1;
[; ;pic16f1824.h: 4033: unsigned BOEN :1;
[; ;pic16f1824.h: 4034: unsigned SCIE :1;
[; ;pic16f1824.h: 4035: unsigned PCIE :1;
[; ;pic16f1824.h: 4036: unsigned ACKTIM :1;
[; ;pic16f1824.h: 4037: };
[; ;pic16f1824.h: 4038: } SSP1CON3bits_t;
[; ;pic16f1824.h: 4039: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1824.h: 4082: typedef union {
[; ;pic16f1824.h: 4083: struct {
[; ;pic16f1824.h: 4084: unsigned DHEN :1;
[; ;pic16f1824.h: 4085: unsigned AHEN :1;
[; ;pic16f1824.h: 4086: unsigned SBCDE :1;
[; ;pic16f1824.h: 4087: unsigned SDAHT :1;
[; ;pic16f1824.h: 4088: unsigned BOEN :1;
[; ;pic16f1824.h: 4089: unsigned SCIE :1;
[; ;pic16f1824.h: 4090: unsigned PCIE :1;
[; ;pic16f1824.h: 4091: unsigned ACKTIM :1;
[; ;pic16f1824.h: 4092: };
[; ;pic16f1824.h: 4093: } SSPCON3bits_t;
[; ;pic16f1824.h: 4094: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1824.h: 4138: extern volatile unsigned short CCPR1 @ 0x291;
"4140
[; ;pic16f1824.h: 4140: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1824.h: 4144: extern volatile unsigned char CCPR1L @ 0x291;
"4146
[; ;pic16f1824.h: 4146: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1824.h: 4149: typedef union {
[; ;pic16f1824.h: 4150: struct {
[; ;pic16f1824.h: 4151: unsigned CCPR1L :8;
[; ;pic16f1824.h: 4152: };
[; ;pic16f1824.h: 4153: } CCPR1Lbits_t;
[; ;pic16f1824.h: 4154: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1824.h: 4163: extern volatile unsigned char CCPR1H @ 0x292;
"4165
[; ;pic16f1824.h: 4165: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1824.h: 4168: typedef union {
[; ;pic16f1824.h: 4169: struct {
[; ;pic16f1824.h: 4170: unsigned CCPR1H :8;
[; ;pic16f1824.h: 4171: };
[; ;pic16f1824.h: 4172: } CCPR1Hbits_t;
[; ;pic16f1824.h: 4173: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1824.h: 4182: extern volatile unsigned char CCP1CON @ 0x293;
"4184
[; ;pic16f1824.h: 4184: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1824.h: 4187: typedef union {
[; ;pic16f1824.h: 4188: struct {
[; ;pic16f1824.h: 4189: unsigned CCP1M0 :1;
[; ;pic16f1824.h: 4190: unsigned CCP1M1 :1;
[; ;pic16f1824.h: 4191: unsigned CCP1M2 :1;
[; ;pic16f1824.h: 4192: unsigned CCP1M3 :1;
[; ;pic16f1824.h: 4193: unsigned DC1B0 :1;
[; ;pic16f1824.h: 4194: unsigned DC1B1 :1;
[; ;pic16f1824.h: 4195: unsigned P1M0 :1;
[; ;pic16f1824.h: 4196: unsigned P1M1 :1;
[; ;pic16f1824.h: 4197: };
[; ;pic16f1824.h: 4198: struct {
[; ;pic16f1824.h: 4199: unsigned CCP1M :4;
[; ;pic16f1824.h: 4200: unsigned DC1B :2;
[; ;pic16f1824.h: 4201: unsigned P1M :2;
[; ;pic16f1824.h: 4202: };
[; ;pic16f1824.h: 4203: } CCP1CONbits_t;
[; ;pic16f1824.h: 4204: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1824.h: 4263: extern volatile unsigned char PWM1CON @ 0x294;
"4265
[; ;pic16f1824.h: 4265: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16f1824.h: 4268: typedef union {
[; ;pic16f1824.h: 4269: struct {
[; ;pic16f1824.h: 4270: unsigned P1DC0 :1;
[; ;pic16f1824.h: 4271: unsigned P1DC1 :1;
[; ;pic16f1824.h: 4272: unsigned P1DC2 :1;
[; ;pic16f1824.h: 4273: unsigned P1DC3 :1;
[; ;pic16f1824.h: 4274: unsigned P1DC4 :1;
[; ;pic16f1824.h: 4275: unsigned P1DC5 :1;
[; ;pic16f1824.h: 4276: unsigned P1DC6 :1;
[; ;pic16f1824.h: 4277: unsigned P1RSEN :1;
[; ;pic16f1824.h: 4278: };
[; ;pic16f1824.h: 4279: struct {
[; ;pic16f1824.h: 4280: unsigned P1DC :7;
[; ;pic16f1824.h: 4281: };
[; ;pic16f1824.h: 4282: } PWM1CONbits_t;
[; ;pic16f1824.h: 4283: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16f1824.h: 4332: extern volatile unsigned char CCP1AS @ 0x295;
"4334
[; ;pic16f1824.h: 4334: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16f1824.h: 4337: extern volatile unsigned char ECCP1AS @ 0x295;
"4339
[; ;pic16f1824.h: 4339: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16f1824.h: 4342: typedef union {
[; ;pic16f1824.h: 4343: struct {
[; ;pic16f1824.h: 4344: unsigned PSS1BD0 :1;
[; ;pic16f1824.h: 4345: unsigned PSS1BD1 :1;
[; ;pic16f1824.h: 4346: unsigned PSS1AC0 :1;
[; ;pic16f1824.h: 4347: unsigned PSS1AC1 :1;
[; ;pic16f1824.h: 4348: unsigned CCP1AS0 :1;
[; ;pic16f1824.h: 4349: unsigned CCP1AS1 :1;
[; ;pic16f1824.h: 4350: unsigned CCP1AS2 :1;
[; ;pic16f1824.h: 4351: unsigned CCP1ASE :1;
[; ;pic16f1824.h: 4352: };
[; ;pic16f1824.h: 4353: struct {
[; ;pic16f1824.h: 4354: unsigned PSS1BD :2;
[; ;pic16f1824.h: 4355: unsigned PSS1AC :2;
[; ;pic16f1824.h: 4356: unsigned CCP1AS :3;
[; ;pic16f1824.h: 4357: };
[; ;pic16f1824.h: 4358: } CCP1ASbits_t;
[; ;pic16f1824.h: 4359: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16f1824.h: 4417: typedef union {
[; ;pic16f1824.h: 4418: struct {
[; ;pic16f1824.h: 4419: unsigned PSS1BD0 :1;
[; ;pic16f1824.h: 4420: unsigned PSS1BD1 :1;
[; ;pic16f1824.h: 4421: unsigned PSS1AC0 :1;
[; ;pic16f1824.h: 4422: unsigned PSS1AC1 :1;
[; ;pic16f1824.h: 4423: unsigned CCP1AS0 :1;
[; ;pic16f1824.h: 4424: unsigned CCP1AS1 :1;
[; ;pic16f1824.h: 4425: unsigned CCP1AS2 :1;
[; ;pic16f1824.h: 4426: unsigned CCP1ASE :1;
[; ;pic16f1824.h: 4427: };
[; ;pic16f1824.h: 4428: struct {
[; ;pic16f1824.h: 4429: unsigned PSS1BD :2;
[; ;pic16f1824.h: 4430: unsigned PSS1AC :2;
[; ;pic16f1824.h: 4431: unsigned CCP1AS :3;
[; ;pic16f1824.h: 4432: };
[; ;pic16f1824.h: 4433: } ECCP1ASbits_t;
[; ;pic16f1824.h: 4434: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16f1824.h: 4493: extern volatile unsigned char PSTR1CON @ 0x296;
"4495
[; ;pic16f1824.h: 4495: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16f1824.h: 4498: typedef union {
[; ;pic16f1824.h: 4499: struct {
[; ;pic16f1824.h: 4500: unsigned STR1A :1;
[; ;pic16f1824.h: 4501: unsigned STR1B :1;
[; ;pic16f1824.h: 4502: unsigned STR1C :1;
[; ;pic16f1824.h: 4503: unsigned STR1D :1;
[; ;pic16f1824.h: 4504: unsigned STR1SYNC :1;
[; ;pic16f1824.h: 4505: };
[; ;pic16f1824.h: 4506: } PSTR1CONbits_t;
[; ;pic16f1824.h: 4507: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16f1824.h: 4536: extern volatile unsigned short CCPR2 @ 0x298;
"4538
[; ;pic16f1824.h: 4538: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1824.h: 4542: extern volatile unsigned char CCPR2L @ 0x298;
"4544
[; ;pic16f1824.h: 4544: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1824.h: 4547: typedef union {
[; ;pic16f1824.h: 4548: struct {
[; ;pic16f1824.h: 4549: unsigned CCPR2L :8;
[; ;pic16f1824.h: 4550: };
[; ;pic16f1824.h: 4551: } CCPR2Lbits_t;
[; ;pic16f1824.h: 4552: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1824.h: 4561: extern volatile unsigned char CCPR2H @ 0x299;
"4563
[; ;pic16f1824.h: 4563: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1824.h: 4566: typedef union {
[; ;pic16f1824.h: 4567: struct {
[; ;pic16f1824.h: 4568: unsigned CCPR2H :8;
[; ;pic16f1824.h: 4569: };
[; ;pic16f1824.h: 4570: } CCPR2Hbits_t;
[; ;pic16f1824.h: 4571: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1824.h: 4580: extern volatile unsigned char CCP2CON @ 0x29A;
"4582
[; ;pic16f1824.h: 4582: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1824.h: 4585: typedef union {
[; ;pic16f1824.h: 4586: struct {
[; ;pic16f1824.h: 4587: unsigned CCP2M0 :1;
[; ;pic16f1824.h: 4588: unsigned CCP2M1 :1;
[; ;pic16f1824.h: 4589: unsigned CCP2M2 :1;
[; ;pic16f1824.h: 4590: unsigned CCP2M3 :1;
[; ;pic16f1824.h: 4591: unsigned DC2B0 :1;
[; ;pic16f1824.h: 4592: unsigned DC2B1 :1;
[; ;pic16f1824.h: 4593: unsigned P2M0 :1;
[; ;pic16f1824.h: 4594: unsigned P2M1 :1;
[; ;pic16f1824.h: 4595: };
[; ;pic16f1824.h: 4596: struct {
[; ;pic16f1824.h: 4597: unsigned CCP2M :4;
[; ;pic16f1824.h: 4598: unsigned DC2B :2;
[; ;pic16f1824.h: 4599: unsigned P2M :2;
[; ;pic16f1824.h: 4600: };
[; ;pic16f1824.h: 4601: } CCP2CONbits_t;
[; ;pic16f1824.h: 4602: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1824.h: 4661: extern volatile unsigned char PWM2CON @ 0x29B;
"4663
[; ;pic16f1824.h: 4663: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16f1824.h: 4666: typedef union {
[; ;pic16f1824.h: 4667: struct {
[; ;pic16f1824.h: 4668: unsigned P2DC0 :1;
[; ;pic16f1824.h: 4669: unsigned P2DC1 :1;
[; ;pic16f1824.h: 4670: unsigned P2DC2 :1;
[; ;pic16f1824.h: 4671: unsigned P2DC3 :1;
[; ;pic16f1824.h: 4672: unsigned P2DC4 :1;
[; ;pic16f1824.h: 4673: unsigned P2DC5 :1;
[; ;pic16f1824.h: 4674: unsigned P2DC6 :1;
[; ;pic16f1824.h: 4675: unsigned P2RSEN :1;
[; ;pic16f1824.h: 4676: };
[; ;pic16f1824.h: 4677: struct {
[; ;pic16f1824.h: 4678: unsigned P2DC :7;
[; ;pic16f1824.h: 4679: };
[; ;pic16f1824.h: 4680: } PWM2CONbits_t;
[; ;pic16f1824.h: 4681: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16f1824.h: 4730: extern volatile unsigned char CCP2AS @ 0x29C;
"4732
[; ;pic16f1824.h: 4732: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16f1824.h: 4735: typedef union {
[; ;pic16f1824.h: 4736: struct {
[; ;pic16f1824.h: 4737: unsigned PSS2BD0 :1;
[; ;pic16f1824.h: 4738: unsigned PSS2BD1 :1;
[; ;pic16f1824.h: 4739: unsigned PSS2AC0 :1;
[; ;pic16f1824.h: 4740: unsigned PSS2AC1 :1;
[; ;pic16f1824.h: 4741: unsigned CCP2AS0 :1;
[; ;pic16f1824.h: 4742: unsigned CCP2AS1 :1;
[; ;pic16f1824.h: 4743: unsigned CCP2AS2 :1;
[; ;pic16f1824.h: 4744: unsigned CCP2ASE :1;
[; ;pic16f1824.h: 4745: };
[; ;pic16f1824.h: 4746: struct {
[; ;pic16f1824.h: 4747: unsigned PSS2BD :2;
[; ;pic16f1824.h: 4748: unsigned PSS2AC :2;
[; ;pic16f1824.h: 4749: unsigned CCP2AS :3;
[; ;pic16f1824.h: 4750: };
[; ;pic16f1824.h: 4751: } CCP2ASbits_t;
[; ;pic16f1824.h: 4752: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16f1824.h: 4811: extern volatile unsigned char PSTR2CON @ 0x29D;
"4813
[; ;pic16f1824.h: 4813: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16f1824.h: 4816: typedef union {
[; ;pic16f1824.h: 4817: struct {
[; ;pic16f1824.h: 4818: unsigned STR2A :1;
[; ;pic16f1824.h: 4819: unsigned STR2B :1;
[; ;pic16f1824.h: 4820: unsigned STR2C :1;
[; ;pic16f1824.h: 4821: unsigned STR2D :1;
[; ;pic16f1824.h: 4822: unsigned STR2SYNC :1;
[; ;pic16f1824.h: 4823: };
[; ;pic16f1824.h: 4824: } PSTR2CONbits_t;
[; ;pic16f1824.h: 4825: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16f1824.h: 4854: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"4856
[; ;pic16f1824.h: 4856: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16f1824.h: 4859: extern volatile unsigned char CCPTMRS @ 0x29E;
"4861
[; ;pic16f1824.h: 4861: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1824.h: 4864: typedef union {
[; ;pic16f1824.h: 4865: struct {
[; ;pic16f1824.h: 4866: unsigned C1TSEL0 :1;
[; ;pic16f1824.h: 4867: unsigned C1TSEL1 :1;
[; ;pic16f1824.h: 4868: unsigned C2TSEL0 :1;
[; ;pic16f1824.h: 4869: unsigned C2TSEL1 :1;
[; ;pic16f1824.h: 4870: unsigned C3TSEL0 :1;
[; ;pic16f1824.h: 4871: unsigned C3TSEL1 :1;
[; ;pic16f1824.h: 4872: unsigned C4TSEL0 :1;
[; ;pic16f1824.h: 4873: unsigned C4TSEL1 :1;
[; ;pic16f1824.h: 4874: };
[; ;pic16f1824.h: 4875: struct {
[; ;pic16f1824.h: 4876: unsigned C1TSEL :2;
[; ;pic16f1824.h: 4877: unsigned C2TSEL :2;
[; ;pic16f1824.h: 4878: unsigned C3TSEL :2;
[; ;pic16f1824.h: 4879: unsigned C4TSEL :2;
[; ;pic16f1824.h: 4880: };
[; ;pic16f1824.h: 4881: } CCPTMRS0bits_t;
[; ;pic16f1824.h: 4882: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16f1824.h: 4945: typedef union {
[; ;pic16f1824.h: 4946: struct {
[; ;pic16f1824.h: 4947: unsigned C1TSEL0 :1;
[; ;pic16f1824.h: 4948: unsigned C1TSEL1 :1;
[; ;pic16f1824.h: 4949: unsigned C2TSEL0 :1;
[; ;pic16f1824.h: 4950: unsigned C2TSEL1 :1;
[; ;pic16f1824.h: 4951: unsigned C3TSEL0 :1;
[; ;pic16f1824.h: 4952: unsigned C3TSEL1 :1;
[; ;pic16f1824.h: 4953: unsigned C4TSEL0 :1;
[; ;pic16f1824.h: 4954: unsigned C4TSEL1 :1;
[; ;pic16f1824.h: 4955: };
[; ;pic16f1824.h: 4956: struct {
[; ;pic16f1824.h: 4957: unsigned C1TSEL :2;
[; ;pic16f1824.h: 4958: unsigned C2TSEL :2;
[; ;pic16f1824.h: 4959: unsigned C3TSEL :2;
[; ;pic16f1824.h: 4960: unsigned C4TSEL :2;
[; ;pic16f1824.h: 4961: };
[; ;pic16f1824.h: 4962: } CCPTMRSbits_t;
[; ;pic16f1824.h: 4963: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1824.h: 5027: extern volatile unsigned short CCPR3 @ 0x311;
"5029
[; ;pic16f1824.h: 5029: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1824.h: 5033: extern volatile unsigned char CCPR3L @ 0x311;
"5035
[; ;pic16f1824.h: 5035: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1824.h: 5038: typedef union {
[; ;pic16f1824.h: 5039: struct {
[; ;pic16f1824.h: 5040: unsigned CCPR3L :8;
[; ;pic16f1824.h: 5041: };
[; ;pic16f1824.h: 5042: } CCPR3Lbits_t;
[; ;pic16f1824.h: 5043: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1824.h: 5052: extern volatile unsigned char CCPR3H @ 0x312;
"5054
[; ;pic16f1824.h: 5054: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1824.h: 5057: typedef union {
[; ;pic16f1824.h: 5058: struct {
[; ;pic16f1824.h: 5059: unsigned CCPR3H :8;
[; ;pic16f1824.h: 5060: };
[; ;pic16f1824.h: 5061: } CCPR3Hbits_t;
[; ;pic16f1824.h: 5062: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1824.h: 5071: extern volatile unsigned char CCP3CON @ 0x313;
"5073
[; ;pic16f1824.h: 5073: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1824.h: 5076: typedef union {
[; ;pic16f1824.h: 5077: struct {
[; ;pic16f1824.h: 5078: unsigned CCP3M0 :1;
[; ;pic16f1824.h: 5079: unsigned CCP3M1 :1;
[; ;pic16f1824.h: 5080: unsigned CCP3M2 :1;
[; ;pic16f1824.h: 5081: unsigned CCP3M3 :1;
[; ;pic16f1824.h: 5082: unsigned DC3B0 :1;
[; ;pic16f1824.h: 5083: unsigned DC3B1 :1;
[; ;pic16f1824.h: 5084: };
[; ;pic16f1824.h: 5085: struct {
[; ;pic16f1824.h: 5086: unsigned CCP3M :4;
[; ;pic16f1824.h: 5087: unsigned DC3B :2;
[; ;pic16f1824.h: 5088: };
[; ;pic16f1824.h: 5089: } CCP3CONbits_t;
[; ;pic16f1824.h: 5090: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1824.h: 5134: extern volatile unsigned short CCPR4 @ 0x318;
"5136
[; ;pic16f1824.h: 5136: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1824.h: 5140: extern volatile unsigned char CCPR4L @ 0x318;
"5142
[; ;pic16f1824.h: 5142: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1824.h: 5145: typedef union {
[; ;pic16f1824.h: 5146: struct {
[; ;pic16f1824.h: 5147: unsigned CCPR4L :8;
[; ;pic16f1824.h: 5148: };
[; ;pic16f1824.h: 5149: } CCPR4Lbits_t;
[; ;pic16f1824.h: 5150: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1824.h: 5159: extern volatile unsigned char CCPR4H @ 0x319;
"5161
[; ;pic16f1824.h: 5161: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1824.h: 5164: typedef union {
[; ;pic16f1824.h: 5165: struct {
[; ;pic16f1824.h: 5166: unsigned CCPR4H :8;
[; ;pic16f1824.h: 5167: };
[; ;pic16f1824.h: 5168: } CCPR4Hbits_t;
[; ;pic16f1824.h: 5169: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1824.h: 5178: extern volatile unsigned char CCP4CON @ 0x31A;
"5180
[; ;pic16f1824.h: 5180: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1824.h: 5183: typedef union {
[; ;pic16f1824.h: 5184: struct {
[; ;pic16f1824.h: 5185: unsigned CCP4M0 :1;
[; ;pic16f1824.h: 5186: unsigned CCP4M1 :1;
[; ;pic16f1824.h: 5187: unsigned CCP4M2 :1;
[; ;pic16f1824.h: 5188: unsigned CCP4M3 :1;
[; ;pic16f1824.h: 5189: unsigned DC4B0 :1;
[; ;pic16f1824.h: 5190: unsigned DC4B1 :1;
[; ;pic16f1824.h: 5191: };
[; ;pic16f1824.h: 5192: struct {
[; ;pic16f1824.h: 5193: unsigned CCP4M :4;
[; ;pic16f1824.h: 5194: unsigned DC4B :2;
[; ;pic16f1824.h: 5195: };
[; ;pic16f1824.h: 5196: } CCP4CONbits_t;
[; ;pic16f1824.h: 5197: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1824.h: 5241: extern volatile unsigned char INLVLA @ 0x38C;
"5243
[; ;pic16f1824.h: 5243: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1824.h: 5246: typedef union {
[; ;pic16f1824.h: 5247: struct {
[; ;pic16f1824.h: 5248: unsigned INLVLA0 :1;
[; ;pic16f1824.h: 5249: unsigned INLVLA1 :1;
[; ;pic16f1824.h: 5250: unsigned INLVLA2 :1;
[; ;pic16f1824.h: 5251: unsigned INLVLA3 :1;
[; ;pic16f1824.h: 5252: unsigned INLVLA4 :1;
[; ;pic16f1824.h: 5253: unsigned INLVLA5 :1;
[; ;pic16f1824.h: 5254: };
[; ;pic16f1824.h: 5255: struct {
[; ;pic16f1824.h: 5256: unsigned INLVLA :6;
[; ;pic16f1824.h: 5257: };
[; ;pic16f1824.h: 5258: } INLVLAbits_t;
[; ;pic16f1824.h: 5259: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1824.h: 5298: extern volatile unsigned char INLVLC @ 0x38E;
"5300
[; ;pic16f1824.h: 5300: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1824.h: 5303: typedef union {
[; ;pic16f1824.h: 5304: struct {
[; ;pic16f1824.h: 5305: unsigned INLVLC0 :1;
[; ;pic16f1824.h: 5306: unsigned INLVLC1 :1;
[; ;pic16f1824.h: 5307: unsigned INLVLC2 :1;
[; ;pic16f1824.h: 5308: unsigned INLVLC3 :1;
[; ;pic16f1824.h: 5309: unsigned INLVLC4 :1;
[; ;pic16f1824.h: 5310: unsigned INLVLC5 :1;
[; ;pic16f1824.h: 5311: };
[; ;pic16f1824.h: 5312: struct {
[; ;pic16f1824.h: 5313: unsigned INLVLC :6;
[; ;pic16f1824.h: 5314: };
[; ;pic16f1824.h: 5315: } INLVLCbits_t;
[; ;pic16f1824.h: 5316: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1824.h: 5355: extern volatile unsigned char IOCAP @ 0x391;
"5357
[; ;pic16f1824.h: 5357: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1824.h: 5360: typedef union {
[; ;pic16f1824.h: 5361: struct {
[; ;pic16f1824.h: 5362: unsigned IOCAP0 :1;
[; ;pic16f1824.h: 5363: unsigned IOCAP1 :1;
[; ;pic16f1824.h: 5364: unsigned IOCAP2 :1;
[; ;pic16f1824.h: 5365: unsigned IOCAP3 :1;
[; ;pic16f1824.h: 5366: unsigned IOCAP4 :1;
[; ;pic16f1824.h: 5367: unsigned IOCAP5 :1;
[; ;pic16f1824.h: 5368: };
[; ;pic16f1824.h: 5369: struct {
[; ;pic16f1824.h: 5370: unsigned IOCAP :6;
[; ;pic16f1824.h: 5371: };
[; ;pic16f1824.h: 5372: } IOCAPbits_t;
[; ;pic16f1824.h: 5373: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1824.h: 5412: extern volatile unsigned char IOCAN @ 0x392;
"5414
[; ;pic16f1824.h: 5414: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1824.h: 5417: typedef union {
[; ;pic16f1824.h: 5418: struct {
[; ;pic16f1824.h: 5419: unsigned IOCAN0 :1;
[; ;pic16f1824.h: 5420: unsigned IOCAN1 :1;
[; ;pic16f1824.h: 5421: unsigned IOCAN2 :1;
[; ;pic16f1824.h: 5422: unsigned IOCAN3 :1;
[; ;pic16f1824.h: 5423: unsigned IOCAN4 :1;
[; ;pic16f1824.h: 5424: unsigned IOCAN5 :1;
[; ;pic16f1824.h: 5425: };
[; ;pic16f1824.h: 5426: struct {
[; ;pic16f1824.h: 5427: unsigned IOCAN :6;
[; ;pic16f1824.h: 5428: };
[; ;pic16f1824.h: 5429: } IOCANbits_t;
[; ;pic16f1824.h: 5430: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1824.h: 5469: extern volatile unsigned char IOCAF @ 0x393;
"5471
[; ;pic16f1824.h: 5471: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1824.h: 5474: typedef union {
[; ;pic16f1824.h: 5475: struct {
[; ;pic16f1824.h: 5476: unsigned IOCAF0 :1;
[; ;pic16f1824.h: 5477: unsigned IOCAF1 :1;
[; ;pic16f1824.h: 5478: unsigned IOCAF2 :1;
[; ;pic16f1824.h: 5479: unsigned IOCAF3 :1;
[; ;pic16f1824.h: 5480: unsigned IOCAF4 :1;
[; ;pic16f1824.h: 5481: unsigned IOCAF5 :1;
[; ;pic16f1824.h: 5482: };
[; ;pic16f1824.h: 5483: struct {
[; ;pic16f1824.h: 5484: unsigned IOCAF :6;
[; ;pic16f1824.h: 5485: };
[; ;pic16f1824.h: 5486: } IOCAFbits_t;
[; ;pic16f1824.h: 5487: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1824.h: 5526: extern volatile unsigned char CLKRCON @ 0x39A;
"5528
[; ;pic16f1824.h: 5528: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16f1824.h: 5531: typedef union {
[; ;pic16f1824.h: 5532: struct {
[; ;pic16f1824.h: 5533: unsigned CLKRDIV0 :1;
[; ;pic16f1824.h: 5534: unsigned CLKRDIV1 :1;
[; ;pic16f1824.h: 5535: unsigned CLKRDIV2 :1;
[; ;pic16f1824.h: 5536: unsigned CLKRDC0 :1;
[; ;pic16f1824.h: 5537: unsigned CLKRDC1 :1;
[; ;pic16f1824.h: 5538: unsigned CLKRSLR :1;
[; ;pic16f1824.h: 5539: unsigned CLKROE :1;
[; ;pic16f1824.h: 5540: unsigned CLKREN :1;
[; ;pic16f1824.h: 5541: };
[; ;pic16f1824.h: 5542: struct {
[; ;pic16f1824.h: 5543: unsigned CLKRDIV :3;
[; ;pic16f1824.h: 5544: unsigned CLKRDC :2;
[; ;pic16f1824.h: 5545: };
[; ;pic16f1824.h: 5546: } CLKRCONbits_t;
[; ;pic16f1824.h: 5547: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16f1824.h: 5601: extern volatile unsigned char MDCON @ 0x39C;
"5603
[; ;pic16f1824.h: 5603: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16f1824.h: 5606: typedef union {
[; ;pic16f1824.h: 5607: struct {
[; ;pic16f1824.h: 5608: unsigned MDBIT :1;
[; ;pic16f1824.h: 5609: unsigned :2;
[; ;pic16f1824.h: 5610: unsigned MDOUT :1;
[; ;pic16f1824.h: 5611: unsigned MDOPOL :1;
[; ;pic16f1824.h: 5612: unsigned MDSLR :1;
[; ;pic16f1824.h: 5613: unsigned MDOE :1;
[; ;pic16f1824.h: 5614: unsigned MDEN :1;
[; ;pic16f1824.h: 5615: };
[; ;pic16f1824.h: 5616: } MDCONbits_t;
[; ;pic16f1824.h: 5617: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16f1824.h: 5651: extern volatile unsigned char MDSRC @ 0x39D;
"5653
[; ;pic16f1824.h: 5653: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16f1824.h: 5656: typedef union {
[; ;pic16f1824.h: 5657: struct {
[; ;pic16f1824.h: 5658: unsigned MDMS0 :1;
[; ;pic16f1824.h: 5659: unsigned MDMS1 :1;
[; ;pic16f1824.h: 5660: unsigned MDMS2 :1;
[; ;pic16f1824.h: 5661: unsigned MDMS3 :1;
[; ;pic16f1824.h: 5662: unsigned :3;
[; ;pic16f1824.h: 5663: unsigned MDMSODIS :1;
[; ;pic16f1824.h: 5664: };
[; ;pic16f1824.h: 5665: struct {
[; ;pic16f1824.h: 5666: unsigned MDMS :4;
[; ;pic16f1824.h: 5667: };
[; ;pic16f1824.h: 5668: } MDSRCbits_t;
[; ;pic16f1824.h: 5669: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16f1824.h: 5703: extern volatile unsigned char MDCARL @ 0x39E;
"5705
[; ;pic16f1824.h: 5705: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16f1824.h: 5708: typedef union {
[; ;pic16f1824.h: 5709: struct {
[; ;pic16f1824.h: 5710: unsigned MDCL0 :1;
[; ;pic16f1824.h: 5711: unsigned MDCL1 :1;
[; ;pic16f1824.h: 5712: unsigned MDCL2 :1;
[; ;pic16f1824.h: 5713: unsigned MDCL3 :1;
[; ;pic16f1824.h: 5714: unsigned :1;
[; ;pic16f1824.h: 5715: unsigned MDCLSYNC :1;
[; ;pic16f1824.h: 5716: unsigned MDCLPOL :1;
[; ;pic16f1824.h: 5717: unsigned MDCLODIS :1;
[; ;pic16f1824.h: 5718: };
[; ;pic16f1824.h: 5719: struct {
[; ;pic16f1824.h: 5720: unsigned MDCL :4;
[; ;pic16f1824.h: 5721: };
[; ;pic16f1824.h: 5722: } MDCARLbits_t;
[; ;pic16f1824.h: 5723: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16f1824.h: 5767: extern volatile unsigned char MDCARH @ 0x39F;
"5769
[; ;pic16f1824.h: 5769: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16f1824.h: 5772: typedef union {
[; ;pic16f1824.h: 5773: struct {
[; ;pic16f1824.h: 5774: unsigned MDCH0 :1;
[; ;pic16f1824.h: 5775: unsigned MDCH1 :1;
[; ;pic16f1824.h: 5776: unsigned MDCH2 :1;
[; ;pic16f1824.h: 5777: unsigned MDCH3 :1;
[; ;pic16f1824.h: 5778: unsigned :1;
[; ;pic16f1824.h: 5779: unsigned MDCHSYNC :1;
[; ;pic16f1824.h: 5780: unsigned MDCHPOL :1;
[; ;pic16f1824.h: 5781: unsigned MDCHODIS :1;
[; ;pic16f1824.h: 5782: };
[; ;pic16f1824.h: 5783: struct {
[; ;pic16f1824.h: 5784: unsigned MDCH :4;
[; ;pic16f1824.h: 5785: };
[; ;pic16f1824.h: 5786: } MDCARHbits_t;
[; ;pic16f1824.h: 5787: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16f1824.h: 5831: extern volatile unsigned char TMR4 @ 0x415;
"5833
[; ;pic16f1824.h: 5833: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1824.h: 5836: typedef union {
[; ;pic16f1824.h: 5837: struct {
[; ;pic16f1824.h: 5838: unsigned TMR4 :8;
[; ;pic16f1824.h: 5839: };
[; ;pic16f1824.h: 5840: } TMR4bits_t;
[; ;pic16f1824.h: 5841: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1824.h: 5850: extern volatile unsigned char PR4 @ 0x416;
"5852
[; ;pic16f1824.h: 5852: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1824.h: 5855: typedef union {
[; ;pic16f1824.h: 5856: struct {
[; ;pic16f1824.h: 5857: unsigned PR4 :8;
[; ;pic16f1824.h: 5858: };
[; ;pic16f1824.h: 5859: } PR4bits_t;
[; ;pic16f1824.h: 5860: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1824.h: 5869: extern volatile unsigned char T4CON @ 0x417;
"5871
[; ;pic16f1824.h: 5871: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1824.h: 5874: typedef union {
[; ;pic16f1824.h: 5875: struct {
[; ;pic16f1824.h: 5876: unsigned T4CKPS0 :1;
[; ;pic16f1824.h: 5877: unsigned T4CKPS1 :1;
[; ;pic16f1824.h: 5878: unsigned TMR4ON :1;
[; ;pic16f1824.h: 5879: unsigned T4OUTPS0 :1;
[; ;pic16f1824.h: 5880: unsigned T4OUTPS1 :1;
[; ;pic16f1824.h: 5881: unsigned T4OUTPS2 :1;
[; ;pic16f1824.h: 5882: unsigned T4OUTPS3 :1;
[; ;pic16f1824.h: 5883: };
[; ;pic16f1824.h: 5884: struct {
[; ;pic16f1824.h: 5885: unsigned T4CKPS :2;
[; ;pic16f1824.h: 5886: unsigned :1;
[; ;pic16f1824.h: 5887: unsigned T4OUTPS :4;
[; ;pic16f1824.h: 5888: };
[; ;pic16f1824.h: 5889: } T4CONbits_t;
[; ;pic16f1824.h: 5890: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1824.h: 5939: extern volatile unsigned char TMR6 @ 0x41C;
"5941
[; ;pic16f1824.h: 5941: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1824.h: 5944: typedef union {
[; ;pic16f1824.h: 5945: struct {
[; ;pic16f1824.h: 5946: unsigned TMR6 :8;
[; ;pic16f1824.h: 5947: };
[; ;pic16f1824.h: 5948: } TMR6bits_t;
[; ;pic16f1824.h: 5949: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1824.h: 5958: extern volatile unsigned char PR6 @ 0x41D;
"5960
[; ;pic16f1824.h: 5960: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1824.h: 5963: typedef union {
[; ;pic16f1824.h: 5964: struct {
[; ;pic16f1824.h: 5965: unsigned PR6 :8;
[; ;pic16f1824.h: 5966: };
[; ;pic16f1824.h: 5967: } PR6bits_t;
[; ;pic16f1824.h: 5968: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1824.h: 5977: extern volatile unsigned char T6CON @ 0x41E;
"5979
[; ;pic16f1824.h: 5979: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1824.h: 5982: typedef union {
[; ;pic16f1824.h: 5983: struct {
[; ;pic16f1824.h: 5984: unsigned T6CKPS0 :1;
[; ;pic16f1824.h: 5985: unsigned T6CKPS1 :1;
[; ;pic16f1824.h: 5986: unsigned TMR6ON :1;
[; ;pic16f1824.h: 5987: unsigned T6OUTPS0 :1;
[; ;pic16f1824.h: 5988: unsigned T6OUTPS1 :1;
[; ;pic16f1824.h: 5989: unsigned T6OUTPS2 :1;
[; ;pic16f1824.h: 5990: unsigned T6OUTPS3 :1;
[; ;pic16f1824.h: 5991: };
[; ;pic16f1824.h: 5992: struct {
[; ;pic16f1824.h: 5993: unsigned T6CKPS :2;
[; ;pic16f1824.h: 5994: unsigned :1;
[; ;pic16f1824.h: 5995: unsigned T6OUTPS :4;
[; ;pic16f1824.h: 5996: };
[; ;pic16f1824.h: 5997: } T6CONbits_t;
[; ;pic16f1824.h: 5998: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1824.h: 6047: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6049
[; ;pic16f1824.h: 6049: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1824.h: 6052: typedef union {
[; ;pic16f1824.h: 6053: struct {
[; ;pic16f1824.h: 6054: unsigned C_SHAD :1;
[; ;pic16f1824.h: 6055: unsigned DC_SHAD :1;
[; ;pic16f1824.h: 6056: unsigned Z_SHAD :1;
[; ;pic16f1824.h: 6057: };
[; ;pic16f1824.h: 6058: } STATUS_SHADbits_t;
[; ;pic16f1824.h: 6059: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1824.h: 6078: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6080
[; ;pic16f1824.h: 6080: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1824.h: 6083: typedef union {
[; ;pic16f1824.h: 6084: struct {
[; ;pic16f1824.h: 6085: unsigned WREG_SHAD :8;
[; ;pic16f1824.h: 6086: };
[; ;pic16f1824.h: 6087: } WREG_SHADbits_t;
[; ;pic16f1824.h: 6088: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1824.h: 6097: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6099
[; ;pic16f1824.h: 6099: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1824.h: 6102: typedef union {
[; ;pic16f1824.h: 6103: struct {
[; ;pic16f1824.h: 6104: unsigned BSR_SHAD :5;
[; ;pic16f1824.h: 6105: };
[; ;pic16f1824.h: 6106: } BSR_SHADbits_t;
[; ;pic16f1824.h: 6107: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1824.h: 6116: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6118
[; ;pic16f1824.h: 6118: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1824.h: 6121: typedef union {
[; ;pic16f1824.h: 6122: struct {
[; ;pic16f1824.h: 6123: unsigned PCLATH_SHAD :7;
[; ;pic16f1824.h: 6124: };
[; ;pic16f1824.h: 6125: } PCLATH_SHADbits_t;
[; ;pic16f1824.h: 6126: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1824.h: 6135: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6137
[; ;pic16f1824.h: 6137: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1824.h: 6140: typedef union {
[; ;pic16f1824.h: 6141: struct {
[; ;pic16f1824.h: 6142: unsigned FSR0L_SHAD :8;
[; ;pic16f1824.h: 6143: };
[; ;pic16f1824.h: 6144: } FSR0L_SHADbits_t;
[; ;pic16f1824.h: 6145: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1824.h: 6154: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6156
[; ;pic16f1824.h: 6156: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1824.h: 6159: typedef union {
[; ;pic16f1824.h: 6160: struct {
[; ;pic16f1824.h: 6161: unsigned FSR0H_SHAD :8;
[; ;pic16f1824.h: 6162: };
[; ;pic16f1824.h: 6163: } FSR0H_SHADbits_t;
[; ;pic16f1824.h: 6164: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1824.h: 6173: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6175
[; ;pic16f1824.h: 6175: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1824.h: 6178: typedef union {
[; ;pic16f1824.h: 6179: struct {
[; ;pic16f1824.h: 6180: unsigned FSR1L_SHAD :8;
[; ;pic16f1824.h: 6181: };
[; ;pic16f1824.h: 6182: } FSR1L_SHADbits_t;
[; ;pic16f1824.h: 6183: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1824.h: 6192: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6194
[; ;pic16f1824.h: 6194: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1824.h: 6197: typedef union {
[; ;pic16f1824.h: 6198: struct {
[; ;pic16f1824.h: 6199: unsigned FSR1H_SHAD :8;
[; ;pic16f1824.h: 6200: };
[; ;pic16f1824.h: 6201: } FSR1H_SHADbits_t;
[; ;pic16f1824.h: 6202: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1824.h: 6211: extern volatile unsigned char STKPTR @ 0xFED;
"6213
[; ;pic16f1824.h: 6213: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1824.h: 6216: typedef union {
[; ;pic16f1824.h: 6217: struct {
[; ;pic16f1824.h: 6218: unsigned STKPTR :5;
[; ;pic16f1824.h: 6219: };
[; ;pic16f1824.h: 6220: } STKPTRbits_t;
[; ;pic16f1824.h: 6221: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1824.h: 6230: extern volatile unsigned char TOSL @ 0xFEE;
"6232
[; ;pic16f1824.h: 6232: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1824.h: 6235: typedef union {
[; ;pic16f1824.h: 6236: struct {
[; ;pic16f1824.h: 6237: unsigned TOSL :8;
[; ;pic16f1824.h: 6238: };
[; ;pic16f1824.h: 6239: } TOSLbits_t;
[; ;pic16f1824.h: 6240: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1824.h: 6249: extern volatile unsigned char TOSH @ 0xFEF;
"6251
[; ;pic16f1824.h: 6251: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1824.h: 6254: typedef union {
[; ;pic16f1824.h: 6255: struct {
[; ;pic16f1824.h: 6256: unsigned TOSH :7;
[; ;pic16f1824.h: 6257: };
[; ;pic16f1824.h: 6258: } TOSHbits_t;
[; ;pic16f1824.h: 6259: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1824.h: 6274: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1824.h: 6276: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1824.h: 6278: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1824.h: 6280: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1824.h: 6282: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1824.h: 6284: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1824.h: 6286: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1824.h: 6288: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1824.h: 6290: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1824.h: 6292: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1824.h: 6294: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1824.h: 6296: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1824.h: 6298: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1824.h: 6300: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1824.h: 6302: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1824.h: 6304: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1824.h: 6306: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1824.h: 6308: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1824.h: 6310: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1824.h: 6312: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1824.h: 6314: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1824.h: 6316: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1824.h: 6318: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1824.h: 6320: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1824.h: 6322: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1824.h: 6324: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1824.h: 6326: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1824.h: 6328: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1824.h: 6330: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1824.h: 6332: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1824.h: 6334: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1824.h: 6336: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1824.h: 6338: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1824.h: 6340: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1824.h: 6342: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1824.h: 6344: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1824.h: 6346: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1824.h: 6348: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1824.h: 6350: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1824.h: 6352: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1824.h: 6354: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1824.h: 6356: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1824.h: 6358: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1824.h: 6360: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1824.h: 6362: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1824.h: 6364: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1824.h: 6366: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1824.h: 6368: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1824.h: 6370: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1824.h: 6372: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1824.h: 6374: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1824.h: 6376: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1824.h: 6378: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1824.h: 6380: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1824.h: 6382: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1824.h: 6384: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1824.h: 6386: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic16f1824.h: 6388: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic16f1824.h: 6390: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1824.h: 6392: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1824.h: 6394: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1824.h: 6396: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1824.h: 6398: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1824.h: 6400: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1824.h: 6402: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1824.h: 6404: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1824.h: 6406: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1824.h: 6408: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1824.h: 6410: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1824.h: 6412: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1824.h: 6414: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1824.h: 6416: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1824.h: 6418: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1824.h: 6420: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic16f1824.h: 6422: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic16f1824.h: 6424: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic16f1824.h: 6426: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic16f1824.h: 6428: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic16f1824.h: 6430: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic16f1824.h: 6432: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1824.h: 6434: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16f1824.h: 6436: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16f1824.h: 6438: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16f1824.h: 6440: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16f1824.h: 6442: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1824.h: 6444: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1824.h: 6446: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1824.h: 6448: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1824.h: 6450: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1824.h: 6452: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1824.h: 6454: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16f1824.h: 6456: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16f1824.h: 6458: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16f1824.h: 6460: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16f1824.h: 6462: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1824.h: 6464: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1824.h: 6466: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1824.h: 6468: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1824.h: 6470: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1824.h: 6472: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1824.h: 6474: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16f1824.h: 6476: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1824.h: 6478: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1824.h: 6480: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1824.h: 6482: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1824.h: 6484: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1824.h: 6486: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1824.h: 6488: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1824.h: 6490: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1824.h: 6492: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1824.h: 6494: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1824.h: 6496: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1824.h: 6498: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1824.h: 6500: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1824.h: 6502: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1824.h: 6504: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16f1824.h: 6506: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1824.h: 6508: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1824.h: 6510: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1824.h: 6512: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1824.h: 6514: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1824.h: 6516: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1824.h: 6518: extern volatile __bit CKP @ (((unsigned) &SSP1CON)*8) + 4;
[; ;pic16f1824.h: 6520: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16f1824.h: 6522: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16f1824.h: 6524: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16f1824.h: 6526: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16f1824.h: 6528: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16f1824.h: 6530: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16f1824.h: 6532: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16f1824.h: 6534: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16f1824.h: 6536: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16f1824.h: 6538: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16f1824.h: 6540: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16f1824.h: 6542: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16f1824.h: 6544: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16f1824.h: 6546: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16f1824.h: 6548: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic16f1824.h: 6550: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16f1824.h: 6552: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16f1824.h: 6554: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1824.h: 6556: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1824.h: 6558: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1824.h: 6560: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1824.h: 6562: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16f1824.h: 6564: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f1824.h: 6566: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1824.h: 6568: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1824.h: 6570: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f1824.h: 6572: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1824.h: 6574: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1824.h: 6576: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1824.h: 6578: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1824.h: 6580: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1824.h: 6582: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1824.h: 6584: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1824.h: 6586: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1824.h: 6588: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1824.h: 6590: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1824.h: 6592: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1824.h: 6594: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1824.h: 6596: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1824.h: 6598: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1824.h: 6600: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1824.h: 6602: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1824.h: 6604: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1824.h: 6606: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f1824.h: 6608: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f1824.h: 6610: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f1824.h: 6612: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1824.h: 6614: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16f1824.h: 6616: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1824.h: 6618: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1824.h: 6620: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1824.h: 6622: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1824.h: 6624: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1824.h: 6626: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1824.h: 6628: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1824.h: 6630: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1824.h: 6632: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1824.h: 6634: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1824.h: 6636: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1824.h: 6638: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1824.h: 6640: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1824.h: 6642: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1824.h: 6644: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1824.h: 6646: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1824.h: 6648: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1824.h: 6650: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1824.h: 6652: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1824.h: 6654: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1824.h: 6656: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1824.h: 6658: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1824.h: 6660: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1824.h: 6662: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1824.h: 6664: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1824.h: 6666: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1824.h: 6668: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1824.h: 6670: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1824.h: 6672: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1824.h: 6674: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1824.h: 6676: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1824.h: 6678: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1824.h: 6680: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1824.h: 6682: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1824.h: 6684: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1824.h: 6686: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1824.h: 6688: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1824.h: 6690: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1824.h: 6692: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1824.h: 6694: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1824.h: 6696: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1824.h: 6698: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1824.h: 6700: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1824.h: 6702: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1824.h: 6704: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1824.h: 6706: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1824.h: 6708: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1824.h: 6710: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1824.h: 6712: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1824.h: 6714: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1824.h: 6716: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1824.h: 6718: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1824.h: 6720: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1824.h: 6722: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1824.h: 6724: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1824.h: 6726: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1824.h: 6728: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1824.h: 6730: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1824.h: 6732: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1824.h: 6734: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1824.h: 6736: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16f1824.h: 6738: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1824.h: 6740: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1824.h: 6742: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16f1824.h: 6744: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16f1824.h: 6746: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16f1824.h: 6748: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16f1824.h: 6750: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16f1824.h: 6752: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16f1824.h: 6754: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16f1824.h: 6756: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16f1824.h: 6758: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16f1824.h: 6760: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16f1824.h: 6762: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16f1824.h: 6764: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16f1824.h: 6766: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16f1824.h: 6768: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16f1824.h: 6770: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16f1824.h: 6772: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16f1824.h: 6774: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16f1824.h: 6776: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16f1824.h: 6778: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16f1824.h: 6780: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16f1824.h: 6782: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16f1824.h: 6784: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16f1824.h: 6786: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16f1824.h: 6788: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16f1824.h: 6790: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16f1824.h: 6792: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1824.h: 6794: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1824.h: 6796: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1824.h: 6798: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1824.h: 6800: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1824.h: 6802: extern volatile __bit P1CSEL @ (((unsigned) &APFCON1)*8) + 2;
[; ;pic16f1824.h: 6804: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f1824.h: 6806: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f1824.h: 6808: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f1824.h: 6810: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f1824.h: 6812: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1824.h: 6814: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1824.h: 6816: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1824.h: 6818: extern volatile __bit P1DSEL @ (((unsigned) &APFCON1)*8) + 3;
[; ;pic16f1824.h: 6820: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f1824.h: 6822: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f1824.h: 6824: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1824.h: 6826: extern volatile __bit P2BSEL @ (((unsigned) &APFCON1)*8) + 1;
[; ;pic16f1824.h: 6828: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16f1824.h: 6830: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16f1824.h: 6832: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16f1824.h: 6834: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16f1824.h: 6836: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1824.h: 6838: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1824.h: 6840: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1824.h: 6842: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16f1824.h: 6844: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f1824.h: 6846: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1824.h: 6848: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1824.h: 6850: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1824.h: 6852: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1824.h: 6854: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1824.h: 6856: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1824.h: 6858: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1824.h: 6860: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1824.h: 6862: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1824.h: 6864: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16f1824.h: 6866: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16f1824.h: 6868: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16f1824.h: 6870: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16f1824.h: 6872: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16f1824.h: 6874: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16f1824.h: 6876: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16f1824.h: 6878: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16f1824.h: 6880: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1824.h: 6882: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1824.h: 6884: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1824.h: 6886: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1824.h: 6888: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1824.h: 6890: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1824.h: 6892: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1824.h: 6894: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1824.h: 6896: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1824.h: 6898: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1824.h: 6900: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1824.h: 6902: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1824.h: 6904: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1824.h: 6906: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1824.h: 6908: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1824.h: 6910: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1824.h: 6912: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f1824.h: 6914: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1824.h: 6916: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1824.h: 6918: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1824.h: 6920: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16f1824.h: 6922: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1824.h: 6924: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1824.h: 6926: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1824.h: 6928: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1824.h: 6930: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1824.h: 6932: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1824.h: 6934: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1824.h: 6936: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1824.h: 6938: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16f1824.h: 6940: extern volatile __bit SDOSEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16f1824.h: 6942: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1824.h: 6944: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1824.h: 6946: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1824.h: 6948: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1824.h: 6950: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1824.h: 6952: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16f1824.h: 6954: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16f1824.h: 6956: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16f1824.h: 6958: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1824.h: 6960: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16f1824.h: 6962: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16f1824.h: 6964: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16f1824.h: 6966: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16f1824.h: 6968: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16f1824.h: 6970: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16f1824.h: 6972: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16f1824.h: 6974: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16f1824.h: 6976: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16f1824.h: 6978: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16f1824.h: 6980: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16f1824.h: 6982: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16f1824.h: 6984: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16f1824.h: 6986: extern volatile __bit SS1SEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16f1824.h: 6988: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1824.h: 6990: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1824.h: 6992: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON)*8) + 5;
[; ;pic16f1824.h: 6994: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON)*8) + 0;
[; ;pic16f1824.h: 6996: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON)*8) + 1;
[; ;pic16f1824.h: 6998: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON)*8) + 2;
[; ;pic16f1824.h: 7000: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON)*8) + 3;
[; ;pic16f1824.h: 7002: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON)*8) + 6;
[; ;pic16f1824.h: 7004: extern volatile __bit SSSEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16f1824.h: 7006: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1824.h: 7008: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1824.h: 7010: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16f1824.h: 7012: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16f1824.h: 7014: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16f1824.h: 7016: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16f1824.h: 7018: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16f1824.h: 7020: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16f1824.h: 7022: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16f1824.h: 7024: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16f1824.h: 7026: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16f1824.h: 7028: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16f1824.h: 7030: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1824.h: 7032: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1824.h: 7034: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1824.h: 7036: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1824.h: 7038: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1824.h: 7040: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1824.h: 7042: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16f1824.h: 7044: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1824.h: 7046: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1824.h: 7048: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1824.h: 7050: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1824.h: 7052: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1824.h: 7054: extern volatile __bit T1GSEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16f1824.h: 7056: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1824.h: 7058: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1824.h: 7060: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1824.h: 7062: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1824.h: 7064: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1824.h: 7066: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1824.h: 7068: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1824.h: 7070: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1824.h: 7072: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1824.h: 7074: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1824.h: 7076: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1824.h: 7078: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1824.h: 7080: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1824.h: 7082: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1824.h: 7084: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1824.h: 7086: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1824.h: 7088: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1824.h: 7090: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1824.h: 7092: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1824.h: 7094: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1824.h: 7096: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1824.h: 7098: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1824.h: 7100: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1824.h: 7102: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1824.h: 7104: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1824.h: 7106: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1824.h: 7108: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1824.h: 7110: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1824.h: 7112: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1824.h: 7114: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1824.h: 7116: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1824.h: 7118: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1824.h: 7120: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1824.h: 7122: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1824.h: 7124: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1824.h: 7126: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1824.h: 7128: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1824.h: 7130: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1824.h: 7132: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1824.h: 7134: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1824.h: 7136: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1824.h: 7138: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1824.h: 7140: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1824.h: 7142: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1824.h: 7144: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1824.h: 7146: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1824.h: 7148: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1824.h: 7150: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1824.h: 7152: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1824.h: 7154: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1824.h: 7156: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1824.h: 7158: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1824.h: 7160: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1824.h: 7162: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1824.h: 7164: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1824.h: 7166: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1824.h: 7168: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1824.h: 7170: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1824.h: 7172: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1824.h: 7174: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1824.h: 7176: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1824.h: 7178: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1824.h: 7180: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1824.h: 7182: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1824.h: 7184: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1824.h: 7186: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1824.h: 7188: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1824.h: 7190: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1824.h: 7192: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1824.h: 7194: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16f1824.h: 7196: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1824.h: 7198: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1824.h: 7200: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1824.h: 7202: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1824.h: 7204: extern volatile __bit WCOL @ (((unsigned) &SSP1CON)*8) + 7;
[; ;pic16f1824.h: 7206: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1824.h: 7208: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1824.h: 7210: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1824.h: 7212: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1824.h: 7214: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1824.h: 7216: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1824.h: 7218: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1824.h: 7220: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1824.h: 7222: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1824.h: 7224: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1824.h: 7226: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1824.h: 7228: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1824.h: 7230: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1824.h: 7232: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1824.h: 7234: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1824.h: 7236: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1824.h: 7238: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1824.h: 7240: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f1824.h: 7242: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f1824.h: 7244: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f1824.h: 7246: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1824.h: 7248: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1824.h: 7250: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1824.h: 7252: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1824.h: 7254: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1824.h: 7256: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1824.h: 7258: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1824.h: 7260: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1824.h: 7262: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1824.h: 7264: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1824.h: 7266: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
[; ;pin_manager.h: 90: void PIN_MANAGER_Initialize(void);
[; ;pin_manager.h: 102: void PIN_MANAGER_IOC(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;tmr1.h: 101: void TMR1_Initialize(void);
[; ;tmr1.h: 130: void TMR1_StartTimer(void);
[; ;tmr1.h: 162: void TMR1_StopTimer(void);
[; ;tmr1.h: 197: uint16_t TMR1_ReadTimer(void);
[; ;tmr1.h: 236: void TMR1_WriteTimer(uint16_t timerVal);
[; ;tmr1.h: 272: void TMR1_Reload(void);
[; ;tmr1.h: 311: void TMR1_StartSinglePulseAcquisition(void);
[; ;tmr1.h: 350: uint8_t TMR1_CheckGateValueStatus(void);
[; ;tmr1.h: 368: void TMR1_ISR(void);
[; ;tmr1.h: 386: void TMR1_CallBack(void);
[; ;mcc.h: 69: void SYSTEM_Initialize(void);
[; ;mcc.h: 82: void OSCILLATOR_Initialize(void);
[v F3 `(v ~T0 @X0 1 tf ]
"52 mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager `IF3 ~T0 @X0 1 e ]
{
[; ;interrupt_manager.c: 52: void interrupt INTERRUPT_InterruptManager(void) {
[e :U _INTERRUPT_InterruptManager ]
[f ]
[; ;interrupt_manager.c: 54: if (PIE1bits.TMR1IE == 1 && PIR1bits.TMR1IF == 1) {
"54
[e $ ! && == -> . . _PIE1bits 0 0 `i -> 1 `i == -> . . _PIR1bits 0 0 `i -> 1 `i 338  ]
{
[; ;interrupt_manager.c: 55: TMR1_ISR();
"55
[e ( _TMR1_ISR ..  ]
"56
}
[; ;interrupt_manager.c: 56: } else {
[e $U 339  ]
[e :U 338 ]
{
"58
}
[e :U 339 ]
[; ;interrupt_manager.c: 58: }
[; ;interrupt_manager.c: 59: }
"59
[e :UE 337 ]
}
