Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 18 18:26:13 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (768)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2304)
---------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]_rep/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[2]_rep/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/currentstate_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (768)
--------------------------------------------------
 There are 768 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                 9766        0.039        0.000                      0                 9766        3.750        0.000                       0                  3003  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.330        0.000                      0                 9696        0.039        0.000                      0                 9696        3.750        0.000                       0                  3003  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.139        0.000                      0                   70        1.218        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 3.136ns (35.546%)  route 5.686ns (64.454%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.582    10.905    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.306    11.211 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.553    11.763    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_31_31/D
    SLICE_X42Y74         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.462    12.641    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_31_31/WCLK
    SLICE_X42Y74         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X42Y74         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.094    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 3.136ns (35.675%)  route 5.654ns (64.325%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.582    10.905    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.306    11.211 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.521    11.731    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_31_31/D
    SLICE_X38Y77         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.465    12.644    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_31_31/WCLK
    SLICE_X38Y77         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X38Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.097    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 3.136ns (35.682%)  route 5.653ns (64.318%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.582    10.905    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.306    11.211 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.519    11.730    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/D
    SLICE_X42Y76         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.464    12.643    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/WCLK
    SLICE_X42Y76         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X42Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.096    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 3.136ns (35.692%)  route 5.650ns (64.308%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.582    10.905    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.306    11.211 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.517    11.727    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/D
    SLICE_X34Y75         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.463    12.642    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/WCLK
    SLICE_X34Y75         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X34Y75         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.095    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r3_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_27_29/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 3.038ns (33.667%)  route 5.986ns (66.333%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[0]
                         net (fo=1, routed)           0.598    10.830    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[28]
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.299    11.129 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_27_29_i_2__0/O
                         net (fo=5, routed)           0.836    11.965    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_27_29/DIB
    SLICE_X46Y73         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_27_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.463    12.642    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_27_29/WCLK
    SLICE_X46Y73         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_27_29/RAMB/CLK
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X46Y73         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 3.154ns (35.238%)  route 5.797ns (64.762%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.343 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[1]
                         net (fo=1, routed)           0.431    10.774    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[29]
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.303    11.077 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_27_29_i_3__0/O
                         net (fo=5, routed)           0.814    11.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29/DIC
    SLICE_X46Y74         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.461    12.640    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29/WCLK
    SLICE_X46Y74         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29/RAMC/CLK
                         clock pessimism              0.229    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X46Y74         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    12.384    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 3.058ns (34.566%)  route 5.789ns (65.434%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[2]
                         net (fo=1, routed)           0.576    10.824    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[30]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.302    11.126 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_30_30_i_1__0/O
                         net (fo=10, routed)          0.662    11.788    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_30_30/D
    SLICE_X38Y77         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.465    12.644    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_30_30/WCLK
    SLICE_X38Y77         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_30_30/DP/CLK
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X38Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    12.281    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_30_30/DP
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 3.058ns (34.588%)  route 5.783ns (65.412%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[2]
                         net (fo=1, routed)           0.576    10.824    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[30]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.302    11.126 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_30_30_i_1__0/O
                         net (fo=10, routed)          0.656    11.782    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_30_30/D
    SLICE_X42Y76         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.464    12.643    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_30_30/WCLK
    SLICE_X42Y76         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_30_30/DP/CLK
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X42Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    12.280    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_30_30/DP
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 3.136ns (36.265%)  route 5.511ns (63.735%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.647     2.941    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X37Y63         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=328, routed)         1.495     4.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/Q[3]
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.150     5.042 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          1.108     6.150    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/ADDRA4
    SLICE_X36Y66         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.482 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_6_8/RAMA/O
                         net (fo=3, routed)           0.712     7.193    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/p_2_out[6]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.124     7.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0/O
                         net (fo=2, routed)           0.802     8.119    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_25__0_n_0
    SLICE_X35Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.271 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.435     8.706    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.332     9.038 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0/O
                         net (fo=1, routed)           0.000     9.038    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_19__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.439 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.439    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_3_5_i_8__0_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.553 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_6_8_i_10__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.667    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_12_14_i_6__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_15_17_i_8__0_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_18_20_i_10__0_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    10.009    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_24_26_i_6__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r1_0_63_27_29_i_8__0/O[3]
                         net (fo=1, routed)           0.582    10.905    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/p_2_out3_out[31]
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.306    11.211 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/W_reg_r1_0_63_31_31_i_1__0/O
                         net (fo=10, routed)          0.378    11.588    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/D
    SLICE_X36Y76         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.464    12.643    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/WCLK
    SLICE_X36Y76         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X36Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.096    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r2_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 3.323ns (38.591%)  route 5.288ns (61.409%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.634     2.928    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X32Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/Q
                         net (fo=327, routed)         1.003     4.449    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]_0[2]
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.152     4.601 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r2_0_63_0_2_i_2/O
                         net (fo=32, routed)          1.291     5.893    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_3_5/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.332     6.225 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.580     6.804    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_2_out[3]
    SLICE_X28Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.928 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_45/O
                         net (fo=2, routed)           0.707     7.635    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_0_2_i_45_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I1_O)        0.150     7.785 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_24/O
                         net (fo=2, routed)           0.637     8.422    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_24_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I0_O)        0.326     8.748 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_28/O
                         net (fo=1, routed)           0.000     8.748    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_28_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.280 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.280    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_3_5_i_8_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.394 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.394    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_6_8_i_11_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.508 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.508    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_12_14_i_6_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.622 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.622    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17_i_8_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.736 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.736    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_18_20_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.850 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.850    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_24_26_i_6_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.163 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_27_29_i_8/O[3]
                         net (fo=1, routed)           0.287    10.450    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/p_2_out3_out[31]
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.306    10.756 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.783    11.539    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/D
    SLICE_X32Y75         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.462    12.641    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/WCLK
    SLICE_X32Y75         RAMD64E                                      r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.094    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  0.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.938%)  route 0.219ns (54.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.556     0.892    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X49Y51         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDSE (Prop_fdse_C_Q)         0.141     1.033 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][2]/Q
                         net (fo=3, routed)           0.219     1.251    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5]_38[2]
    SLICE_X48Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.296 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words[5][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words[5][2]_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.830     1.196    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X48Y49         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[6][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.189ns (45.799%)  route 0.224ns (54.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.555     0.891    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X44Y58         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[6][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[6][25]/Q
                         net (fo=4, routed)           0.224     1.255    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[6]_31[25]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.048     1.303 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words[7][25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words[7]_43[25]
    SLICE_X53Y59         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.819     1.185    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X53Y59         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][25]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.107     1.257    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][25]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[3][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.251ns (60.634%)  route 0.163ns (39.366%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.563     0.899    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X43Y49         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[3][1]/Q
                         net (fo=4, routed)           0.163     1.202    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[3]_28[1]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.247 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv[3][0]_i_4__0/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv[3][0]_i_4__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.312 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[3][0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.312    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[3][0]_i_1__0_n_6
    SLICE_X45Y50         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.825     1.191    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X45Y50         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[3][1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDSE (Hold_fdse_C_D)         0.105     1.266    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.187ns (41.988%)  route 0.258ns (58.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.555     0.891    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X49Y53         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][9]/Q
                         net (fo=3, routed)           0.258     1.290    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5]_38[9]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.046     1.336 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words[5][9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words[5][9]_i_1__0_n_0
    SLICE_X50Y51         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X50Y51         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][9]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.131     1.283    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[0][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.288ns (68.046%)  route 0.135ns (31.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.563     0.899    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X42Y49         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[0][0]/Q
                         net (fo=10, routed)          0.135     1.198    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[0]_25[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.322 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[0][0]_i_3__0/O[1]
                         net (fo=1, routed)           0.000     1.322    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[0][0]_i_3__0_n_6
    SLICE_X41Y50         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.825     1.191    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X41Y50         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[0][1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDSE (Hold_fdse_C_D)         0.105     1.266    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.292ns (68.887%)  route 0.132ns (31.113%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.553     0.889    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X49Y60         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7][29]/Q
                         net (fo=4, routed)           0.132     1.148    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[7]_32[29]
    SLICE_X51Y60         LUT2 (Prop_lut2_I0_O)        0.099     1.247 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv[7][28]_i_4__0/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv[7][28]_i_4__0_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.312 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[7][28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.312    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[7][28]_i_1__0_n_6
    SLICE_X51Y60         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.818     1.184    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[7][29]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.105     1.254    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[7][29]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][11]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.268ns (61.408%)  route 0.168ns (38.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.553     0.889    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X51Y51         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5][10]/Q
                         net (fo=4, routed)           0.168     1.198    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/words_reg[5]_30[10]
    SLICE_X49Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.325 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.325    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][8]_i_1__0_n_4
    SLICE_X49Y53         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.824     1.190    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/s00_axi_aclk
    SLICE_X49Y53         FDSE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][11]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDSE (Hold_fdse_C_D)         0.105     1.260    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/hv_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.292ns (68.093%)  route 0.137ns (31.907%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.548     0.884    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X48Y68         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6][18]/Q
                         net (fo=5, routed)           0.137     1.148    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6]_6[18]
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.098     1.246 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1[19]_i_7/O
                         net (fo=1, routed)           0.000     1.246    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1[19]_i_7_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.312 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.312    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_1_out[18]
    SLICE_X51Y68         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.811     1.177    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X51Y68         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[18]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.105     1.247    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.262%)  route 0.186ns (42.738%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.547     0.883    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X48Y69         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6][19]/Q
                         net (fo=5, routed)           0.186     1.209    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[6]_6[19]
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.254 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1[19]_i_6/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1[19]_i_6_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.317 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.317    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/p_1_out[19]
    SLICE_X51Y68         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.811     1.177    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X51Y68         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[19]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.105     1.247    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/T1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hv_reg[3][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.113%)  route 0.266ns (58.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.542     0.878    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hv_reg[3][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hv_reg[3][21]/Q
                         net (fo=3, routed)           0.266     1.285    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/hv_reg[3]_11[21]
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.330 r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words[3][21]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words[3]_18[21]
    SLICE_X50Y77         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.807     1.173    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X50Y77         FDRE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[3][21]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.120     1.258    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/words_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[35]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[36]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r1_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r5_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y62    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r3_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y64    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y64    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y62    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/W_reg_r4_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y67    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/W_reg_r4_0_63_15_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.580ns (9.578%)  route 5.476ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.600     9.106    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X31Y73         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.510    12.689    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X31Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep/C
                         clock pessimism              0.115    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.245    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 0.580ns (9.655%)  route 5.427ns (90.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.552     9.057    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[0]_0
    SLICE_X35Y73         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.465    12.644    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X35Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[5]/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X35Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.200    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.580ns (9.578%)  route 5.476ns (90.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.600     9.106    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X30Y73         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.510    12.689    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X30Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]/C
                         clock pessimism              0.115    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X30Y73         FDCE (Recov_fdce_C_CLR)     -0.319    12.331    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.580ns (9.705%)  route 5.396ns (90.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.521     9.026    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X32Y73         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.464    12.643    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X32Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep__0/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X32Y73         FDCE (Recov_fdce_C_CLR)     -0.319    12.285    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.580ns (9.705%)  route 5.396ns (90.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.521     9.026    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X32Y73         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.464    12.643    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X32Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]_rep/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X32Y73         FDCE (Recov_fdce_C_CLR)     -0.319    12.285    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.580ns (9.705%)  route 5.396ns (90.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.521     9.026    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X32Y73         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.464    12.643    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X32Y73         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X32Y73         FDCE (Recov_fdce_C_CLR)     -0.319    12.285    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.580ns (10.112%)  route 5.156ns (89.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.280     8.786    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[0]_0
    SLICE_X40Y65         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.473    12.652    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X40Y65         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[1]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 0.580ns (10.112%)  route 5.156ns (89.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.280     8.786    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[0]_0
    SLICE_X40Y65         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.473    12.652    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/s00_axi_aclk
    SLICE_X40Y65         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    12.208    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/w_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 0.580ns (10.156%)  route 5.131ns (89.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.255     8.761    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aresetn_0
    SLICE_X33Y59         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.477    12.656    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X33Y59         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X33Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 0.580ns (10.156%)  route 5.131ns (89.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.756     3.050    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.876     5.382    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.506 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         3.255     8.761    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn_0
    SLICE_X32Y59         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        1.477    12.656    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X32Y59         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.319    12.298    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/the_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.763%)  route 1.165ns (86.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.404     2.283    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[6]_0
    SLICE_X53Y50         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/s00_axi_aclk
    SLICE_X53Y50         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[5]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.763%)  route 1.165ns (86.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.404     2.283    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[6]_0
    SLICE_X53Y50         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/s00_axi_aclk
    SLICE_X53Y50         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[6]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha2/message_block_counter/the_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.186ns (13.597%)  route 1.182ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.420     2.299    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X51Y50         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X51Y50         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[3]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.186ns (13.597%)  route 1.182ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.420     2.299    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X51Y50         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X51Y50         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[4]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.186ns (13.597%)  route 1.182ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.420     2.299    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X51Y50         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X51Y50         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[5]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.186ns (13.597%)  route 1.182ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.420     2.299    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X51Y50         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X51Y50         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[6]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.186ns (13.597%)  route 1.182ns (86.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.420     2.299    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aresetn_0
    SLICE_X51Y50         FDPE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.821     1.187    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/s00_axi_aclk
    SLICE_X51Y50         FDPE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[0]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.062    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/currentstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.629%)  route 1.004ns (84.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.243     2.122    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X49Y49         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.830     1.196    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X49Y49         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[1]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X49Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.629%)  route 1.004ns (84.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.243     2.122    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X49Y49         FDCE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.830     1.196    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X49Y49         FDCE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[2]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X49Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.629%)  route 1.004ns (84.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.596     0.932    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X21Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.762     1.834    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/s00_axi_aresetn
    SLICE_X46Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/sha1/w_counter/FSM_onehot_currentstate[6]_i_2/O
                         net (fo=759, routed)         0.243     2.122    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aresetn_0
    SLICE_X49Y49         FDPE                                         f  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3003, routed)        0.830     1.196    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/s00_axi_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[0]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X49Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    design_1_i/sha256d_axi_ip_0/U0/sha256d_axi_ip_v1_0_S00_AXI_inst/sha256d_inst/FSM_onehot_currentstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  1.284    





