<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4537" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4537{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4537{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4537{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4537{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_4537{left:425px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t6_4537{left:690px;bottom:998px;letter-spacing:-0.12px;}
#t7_4537{left:690px;bottom:976px;letter-spacing:-0.11px;}
#t8_4537{left:79px;bottom:952px;letter-spacing:-0.16px;}
#t9_4537{left:141px;bottom:952px;letter-spacing:-0.17px;}
#ta_4537{left:190px;bottom:952px;letter-spacing:-0.15px;}
#tb_4537{left:425px;bottom:952px;letter-spacing:-0.14px;}
#tc_4537{left:690px;bottom:952px;letter-spacing:-0.14px;}
#td_4537{left:79px;bottom:927px;letter-spacing:-0.16px;}
#te_4537{left:141px;bottom:927px;letter-spacing:-0.17px;}
#tf_4537{left:190px;bottom:927px;letter-spacing:-0.13px;}
#tg_4537{left:425px;bottom:927px;letter-spacing:-0.14px;}
#th_4537{left:690px;bottom:927px;letter-spacing:-0.16px;}
#ti_4537{left:79px;bottom:903px;letter-spacing:-0.17px;}
#tj_4537{left:141px;bottom:903px;letter-spacing:-0.18px;}
#tk_4537{left:190px;bottom:903px;letter-spacing:-0.13px;}
#tl_4537{left:425px;bottom:903px;letter-spacing:-0.11px;}
#tm_4537{left:690px;bottom:903px;letter-spacing:-0.16px;}
#tn_4537{left:190px;bottom:878px;letter-spacing:-0.11px;}
#to_4537{left:425px;bottom:878px;letter-spacing:-0.12px;}
#tp_4537{left:190px;bottom:854px;}
#tq_4537{left:425px;bottom:854px;letter-spacing:-0.12px;}
#tr_4537{left:425px;bottom:837px;letter-spacing:-0.1px;}
#ts_4537{left:190px;bottom:813px;}
#tt_4537{left:425px;bottom:813px;letter-spacing:-0.12px;word-spacing:-1px;}
#tu_4537{left:425px;bottom:796px;letter-spacing:-0.1px;}
#tv_4537{left:190px;bottom:771px;letter-spacing:-0.21px;}
#tw_4537{left:425px;bottom:771px;letter-spacing:-0.12px;}
#tx_4537{left:425px;bottom:755px;letter-spacing:-0.11px;}
#ty_4537{left:690px;bottom:771px;letter-spacing:-0.14px;}
#tz_4537{left:190px;bottom:730px;letter-spacing:-0.16px;}
#t10_4537{left:425px;bottom:730px;letter-spacing:-0.12px;}
#t11_4537{left:425px;bottom:713px;letter-spacing:-0.1px;}
#t12_4537{left:190px;bottom:689px;letter-spacing:-0.14px;}
#t13_4537{left:425px;bottom:689px;letter-spacing:-0.14px;}
#t14_4537{left:190px;bottom:664px;letter-spacing:-0.14px;}
#t15_4537{left:425px;bottom:664px;letter-spacing:-0.13px;}
#t16_4537{left:425px;bottom:648px;letter-spacing:-0.12px;}
#t17_4537{left:190px;bottom:623px;letter-spacing:-0.21px;}
#t18_4537{left:425px;bottom:623px;letter-spacing:-0.12px;}
#t19_4537{left:425px;bottom:606px;letter-spacing:-0.11px;}
#t1a_4537{left:190px;bottom:582px;letter-spacing:-0.2px;}
#t1b_4537{left:425px;bottom:582px;letter-spacing:-0.14px;}
#t1c_4537{left:190px;bottom:558px;letter-spacing:-0.19px;}
#t1d_4537{left:425px;bottom:558px;letter-spacing:-0.12px;}
#t1e_4537{left:425px;bottom:541px;letter-spacing:-0.12px;}
#t1f_4537{left:425px;bottom:524px;letter-spacing:-0.11px;}
#t1g_4537{left:425px;bottom:507px;letter-spacing:-0.11px;}
#t1h_4537{left:425px;bottom:490px;letter-spacing:-0.11px;}
#t1i_4537{left:425px;bottom:474px;letter-spacing:-0.11px;}
#t1j_4537{left:425px;bottom:457px;letter-spacing:-0.11px;}
#t1k_4537{left:690px;bottom:558px;letter-spacing:-0.14px;}
#t1l_4537{left:190px;bottom:432px;letter-spacing:-0.19px;}
#t1m_4537{left:425px;bottom:432px;letter-spacing:-0.12px;}
#t1n_4537{left:425px;bottom:415px;letter-spacing:-0.11px;}
#t1o_4537{left:425px;bottom:399px;letter-spacing:-0.13px;}
#t1p_4537{left:425px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.98px;}
#t1q_4537{left:425px;bottom:365px;letter-spacing:-0.12px;}
#t1r_4537{left:690px;bottom:432px;letter-spacing:-0.14px;}
#t1s_4537{left:190px;bottom:341px;letter-spacing:-0.14px;}
#t1t_4537{left:425px;bottom:341px;letter-spacing:-0.14px;}
#t1u_4537{left:79px;bottom:316px;letter-spacing:-0.15px;}
#t1v_4537{left:141px;bottom:316px;letter-spacing:-0.17px;}
#t1w_4537{left:190px;bottom:316px;letter-spacing:-0.14px;}
#t1x_4537{left:190px;bottom:295px;letter-spacing:-0.15px;}
#t1y_4537{left:425px;bottom:316px;letter-spacing:-0.12px;}
#t1z_4537{left:690px;bottom:316px;letter-spacing:-0.15px;}
#t20_4537{left:190px;bottom:270px;}
#t21_4537{left:425px;bottom:270px;letter-spacing:-0.11px;}
#t22_4537{left:690px;bottom:270px;letter-spacing:-0.16px;}
#t23_4537{left:190px;bottom:246px;}
#t24_4537{left:425px;bottom:246px;letter-spacing:-0.1px;}
#t25_4537{left:690px;bottom:246px;letter-spacing:-0.16px;}
#t26_4537{left:190px;bottom:221px;}
#t27_4537{left:425px;bottom:221px;letter-spacing:-0.11px;}
#t28_4537{left:690px;bottom:221px;letter-spacing:-0.15px;}
#t29_4537{left:190px;bottom:197px;}
#t2a_4537{left:425px;bottom:197px;letter-spacing:-0.15px;}
#t2b_4537{left:690px;bottom:197px;letter-spacing:-0.05px;}
#t2c_4537{left:690px;bottom:180px;letter-spacing:-0.17px;}
#t2d_4537{left:690px;bottom:163px;letter-spacing:-0.08px;word-spacing:-0.03px;}
#t2e_4537{left:190px;bottom:139px;letter-spacing:-0.14px;}
#t2f_4537{left:425px;bottom:139px;letter-spacing:-0.14px;}
#t2g_4537{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2h_4537{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2i_4537{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2j_4537{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2k_4537{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2l_4537{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_4537{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2n_4537{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2o_4537{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2p_4537{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4537{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4537{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4537{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4537{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4537{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4537" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4537Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4537" style="-webkit-user-select: none;"><object width="935" height="1210" data="4537/4537.svg" type="image/svg+xml" id="pdf4537" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4537" class="t s1_4537">Vol. 4 </span><span id="t2_4537" class="t s1_4537">2-15 </span>
<span id="t3_4537" class="t s2_4537">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4537" class="t s3_4537">63:32 </span><span id="t5_4537" class="t s3_4537">Not used. </span><span id="t6_4537" class="t s3_4537">Writes ignored; reads </span>
<span id="t7_4537" class="t s3_4537">return zero. </span>
<span id="t8_4537" class="t s3_4537">175H </span><span id="t9_4537" class="t s3_4537">373 </span><span id="ta_4537" class="t s3_4537">IA32_SYSENTER_ESP </span><span id="tb_4537" class="t s3_4537">SYSENTER_ESP_MSR (R/W) </span><span id="tc_4537" class="t s3_4537">06_01H </span>
<span id="td_4537" class="t s3_4537">176H </span><span id="te_4537" class="t s3_4537">374 </span><span id="tf_4537" class="t s3_4537">IA32_SYSENTER_EIP </span><span id="tg_4537" class="t s3_4537">SYSENTER_EIP_MSR (R/W) </span><span id="th_4537" class="t s3_4537">06_01H </span>
<span id="ti_4537" class="t s3_4537">179H </span><span id="tj_4537" class="t s3_4537">377 </span><span id="tk_4537" class="t s3_4537">IA32_MCG_CAP (MCG_CAP) </span><span id="tl_4537" class="t s3_4537">Global Machine Check Capability (R/O) </span><span id="tm_4537" class="t s3_4537">06_01H </span>
<span id="tn_4537" class="t s3_4537">7:0 </span><span id="to_4537" class="t s3_4537">Count: Number of reporting banks. </span>
<span id="tp_4537" class="t s3_4537">8 </span><span id="tq_4537" class="t s3_4537">MCG_CTL_P: IA32_MCG_CTL is present if </span>
<span id="tr_4537" class="t s3_4537">this bit is set. </span>
<span id="ts_4537" class="t s3_4537">9 </span><span id="tt_4537" class="t s3_4537">MCG_EXT_P: Extended machine check state </span>
<span id="tu_4537" class="t s3_4537">registers are present if this bit is set. </span>
<span id="tv_4537" class="t s3_4537">10 </span><span id="tw_4537" class="t s3_4537">MCP_CMCI_P: Support for corrected MC </span>
<span id="tx_4537" class="t s3_4537">error event is present. </span>
<span id="ty_4537" class="t s3_4537">06_01H </span>
<span id="tz_4537" class="t s3_4537">11 </span><span id="t10_4537" class="t s3_4537">MCG_TES_P: Threshold-based error status </span>
<span id="t11_4537" class="t s3_4537">register are present if this bit is set. </span>
<span id="t12_4537" class="t s3_4537">15:12 </span><span id="t13_4537" class="t s3_4537">Reserved </span>
<span id="t14_4537" class="t s3_4537">23:16 </span><span id="t15_4537" class="t s3_4537">MCG_EXT_CNT: Number of extended </span>
<span id="t16_4537" class="t s3_4537">machine check state registers present. </span>
<span id="t17_4537" class="t s3_4537">24 </span><span id="t18_4537" class="t s3_4537">MCG_SER_P: The processor supports </span>
<span id="t19_4537" class="t s3_4537">software error recovery if this bit is set. </span>
<span id="t1a_4537" class="t s3_4537">25 </span><span id="t1b_4537" class="t s3_4537">Reserved </span>
<span id="t1c_4537" class="t s3_4537">26 </span><span id="t1d_4537" class="t s3_4537">MCG_ELOG_P: Indicates that the processor </span>
<span id="t1e_4537" class="t s3_4537">allows platform firmware to be invoked </span>
<span id="t1f_4537" class="t s3_4537">when an error is detected so that it may </span>
<span id="t1g_4537" class="t s3_4537">provide additional platform specific </span>
<span id="t1h_4537" class="t s3_4537">information in an ACPI format “Generic </span>
<span id="t1i_4537" class="t s3_4537">Error Data Entry” that augments the data </span>
<span id="t1j_4537" class="t s3_4537">included in machine check bank registers. </span>
<span id="t1k_4537" class="t s3_4537">06_3EH </span>
<span id="t1l_4537" class="t s3_4537">27 </span><span id="t1m_4537" class="t s3_4537">MCG_LMCE_P: Indicates that the processor </span>
<span id="t1n_4537" class="t s3_4537">supports extended state in </span>
<span id="t1o_4537" class="t s3_4537">IA32_MCG_STATUS and associated MSR </span>
<span id="t1p_4537" class="t s3_4537">necessary to configure Local Machine Check </span>
<span id="t1q_4537" class="t s3_4537">Exception (LMCE). </span>
<span id="t1r_4537" class="t s3_4537">06_3EH </span>
<span id="t1s_4537" class="t s3_4537">63:28 </span><span id="t1t_4537" class="t s3_4537">Reserved </span>
<span id="t1u_4537" class="t s3_4537">17AH </span><span id="t1v_4537" class="t s3_4537">378 </span><span id="t1w_4537" class="t s3_4537">IA32_MCG_STATUS </span>
<span id="t1x_4537" class="t s3_4537">(MCG_STATUS) </span>
<span id="t1y_4537" class="t s3_4537">Global Machine Check Status (R/W0) </span><span id="t1z_4537" class="t s3_4537">06_01H </span>
<span id="t20_4537" class="t s3_4537">0 </span><span id="t21_4537" class="t s3_4537">RIPV. Restart IP valid. </span><span id="t22_4537" class="t s3_4537">06_01H </span>
<span id="t23_4537" class="t s3_4537">1 </span><span id="t24_4537" class="t s3_4537">EIPV. Error IP valid. </span><span id="t25_4537" class="t s3_4537">06_01H </span>
<span id="t26_4537" class="t s3_4537">2 </span><span id="t27_4537" class="t s3_4537">MCIP. Machine check in progress. </span><span id="t28_4537" class="t s3_4537">06_01H </span>
<span id="t29_4537" class="t s3_4537">3 </span><span id="t2a_4537" class="t s3_4537">LMCE_S </span><span id="t2b_4537" class="t s3_4537">If </span>
<span id="t2c_4537" class="t s3_4537">IA32_MCG_CAP.LMCE_P[27 </span>
<span id="t2d_4537" class="t s3_4537">] =1 </span>
<span id="t2e_4537" class="t s3_4537">63:4 </span><span id="t2f_4537" class="t s3_4537">Reserved </span>
<span id="t2g_4537" class="t s4_4537">Table 2-2. </span><span id="t2h_4537" class="t s4_4537">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2i_4537" class="t s5_4537">Register </span>
<span id="t2j_4537" class="t s5_4537">Address </span>
<span id="t2k_4537" class="t s5_4537">Architectural MSR Name / Bit Fields </span>
<span id="t2l_4537" class="t s5_4537">(Former MSR Name) </span><span id="t2m_4537" class="t s5_4537">MSR/Bit Description </span><span id="t2n_4537" class="t s5_4537">Comment </span>
<span id="t2o_4537" class="t s5_4537">Hex </span><span id="t2p_4537" class="t s5_4537">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
