// Seed: 145183831
module module_0 ();
  tri  id_1 = 1 == 1 > "";
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  or (id_1, id_2, id_3, id_4);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[1] = 1 ? id_2[1] : id_1;
  wor id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  integer id_13, id_14;
  module_0();
  wor  id_15;
  wire id_16;
  wire id_17;
  id_18 :
  assert property (@(posedge 1'h0) 1)
  else $display(id_1, ~|id_9);
  assign id_15 = id_5;
  wire id_19;
  wire id_20;
  always @(posedge id_8) id_9 = 1;
  assign id_2[1'b0] = id_12;
  tri1 id_21 = 1'b0;
  id_22(
      .id_0(id_1), .sum(1), .id_1(id_2), .id_2(~id_7 >= 1), .id_3(1)
  );
  assign id_13 = id_1 ? 1 : 1 ? id_1 : id_1 <= id_18;
  assign id_14 = "" - 1;
  wire id_23;
endmodule
