Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 636 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/anhho7/Desktop/EE465/Lab7/rc/syn/scripts/run_synth.tcl' (Fri Oct 24 16:58:11 -0500 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Fri Oct 24 16:58:12 -0500 2014)...
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 24, column 18.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALT_MULTADD'.
Checking out license 'RTL_Compiler_Adv_Phys_Option'... (0 seconds elapsed)
  Setting attribute of design 'ALT_MULTADD': 'retime' = true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Mapping ALT_MULTADD to gates.
  Constraining ALT_MULTADD for retiming
  Done constraining ALT_MULTADD for retiming
Mapping ALT_MULTADD to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            85		100%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        85		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:    -8 ps
Target path end-point (Pin: AB01M_reg[16]/AB01M_reg[16]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 8143     -188 
            Worst cost_group: iCLK, WNS: -188.1
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:  -188 ps
Target path end-point (Pin: AB01M_reg[16]/AB01M_reg[16]/D (SDFCNQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                6225     -194 
            Worst cost_group: iCLK, WNS: -194.4
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D

  Done mapping ALT_MULTADD
  Incrementally optimizing ALT_MULTADD
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  6225     -194         0        0
            Worst cost_group: iCLK, WNS: -194.4
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             6161     -193         0        0
            Worst cost_group: iCLK, WNS: -193.4
            Path: A1_reg[5]/A1_reg[5]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 6161     -193         0        0
            Worst cost_group: iCLK, WNS: -193.4
            Path: A1_reg[5]/A1_reg[5]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6438     -161         0        0
            Worst cost_group: iCLK, WNS: -161.8
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 incr_delay                 6488     -155         0        0
            Worst cost_group: iCLK, WNS: -155.7
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6537     -151         0        0
            Worst cost_group: iCLK, WNS: -151.6
            Path: A0_reg[7]/A0_reg[7]/CP --> AB01M_reg[15]/AB01M_reg[15]/D
 incr_delay                 6592     -146         0        0
            Worst cost_group: iCLK, WNS: -146.3
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6637     -140         0        0
            Worst cost_group: iCLK, WNS: -140.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6666     -137         0        0
            Worst cost_group: iCLK, WNS: -137.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6678     -136         0        0
            Worst cost_group: iCLK, WNS: -136.0
            Path: A0_reg[0]/A0_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 incr_delay                 6700     -134         0        0
            Worst cost_group: iCLK, WNS: -134.2
            Path: A0_reg[7]/A0_reg[7]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6712     -133         0        0
            Worst cost_group: iCLK, WNS: -133.0
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6713     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 init_drc                   6713     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 init_area                  6713     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 rem_buf                    6694     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 rem_inv                    6665     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 merge_bi                   6624     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: B1_reg[0]/B1_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 io_phase                   6593     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A0_reg[0]/A0_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 gate_comp                  6530     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A0_reg[1]/A0_reg[1]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 glob_area                  6427     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 area_down                  6357     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 rem_buf                    6354     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 rem_inv                    6347     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 merge_bi                   6343     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 6343     -132         0        0
            Worst cost_group: iCLK, WNS: -132.9
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6389     -129         0        0
            Worst cost_group: iCLK, WNS: -129.9
            Path: B1_reg[0]/B1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6409     -128         0        0
            Worst cost_group: iCLK, WNS: -128.8
            Path: B1_reg[1]/B1_reg[1]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 incr_delay                 6423     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 init_drc                   6423     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 init_area                  6423     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 undup                      6421     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 rem_buf                    6418     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 rem_inv                    6417     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 io_phase                   6405     -127         0        0
            Worst cost_group: iCLK, WNS: -127.6
            Path: A1_reg[0]/A1_reg[0]/CP --> AB01M_reg[16]/AB01M_reg[16]/D
 gate_comp                  6395     -127         0        0
            Worst cost_group: iCLK, WNS: -127.5
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 glob_area                  6367     -127         0        0
            Worst cost_group: iCLK, WNS: -127.5
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D
 area_down                  6349     -127         0        0
            Worst cost_group: iCLK, WNS: -127.5
            Path: B0_reg[0]/B0_reg[0]/CP --> AB01M_reg[13]/AB01M_reg[13]/D

  Done mapping ALT_MULTADD
   
  Pre-retime summary
  ===========================
  Slack               : -1025 ps
  Number of registers : 85
   
  Retiming ALT_MULTADD
   
  Post-retime summary
  ===========================
  Slack               : -60 ps
  Number of registers : 157
   
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        72		 45%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      84		 54%
  Timing exception in enable logic      0		  0%
  Register bank width too small         1		  1%
Total flip-flops                        157		100%
Total CG Modules                        4
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:    23 ps
Target path end-point (Pin: mul_12_19/retime_s2_12_reg/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 4774      -40 
            Worst cost_group: iCLK, WNS: -40.0
            Path: mul_11_16/retime_s1_7_reg/CP --> mul_12_19/retime_s2_22_reg/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:   -40 ps
Target path end-point (Pin: mul_12_19/retime_s2_22_reg/D (DFQD4/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                4369      -49 
            Worst cost_group: iCLK, WNS: -49.0
            Path: mul_11_16/retime_s1_7_reg/CP -->
                    mul_12_19/retime_s2_31_reg/SE
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1_withoutovf.do' ...
  Decloning clock-gating logic from /designs/ALT_MULTADD
Clock-gating declone status
===========================
Total number of clock-gating instances before: 4
Total number of clock-gating instances after : 3
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  4362      -49         0        0
            Worst cost_group: iCLK, WNS: -49.0
            Path: mul_11_16_retime_s1_7_reg/CP -->
                    mul_12_19_retime_s2_31_reg/SE
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs             4333      -49         0        0
            Worst cost_group: iCLK, WNS: -49.0
            Path: mul_11_16_retime_s1_7_reg/CP -->
                    mul_12_19_retime_s2_31_reg/SE
 hi_fo_buf                  4333      -49         0        0
            Worst cost_group: iCLK, WNS: -49.0
            Path: mul_11_16_retime_s1_7_reg/CP -->
                    mul_12_19_retime_s2_31_reg/SE
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4333      -49         0        0
            Worst cost_group: iCLK, WNS: -49.0
            Path: mul_11_16_retime_s1_7_reg/CP -->
                    mul_12_19_retime_s2_31_reg/SE
 incr_delay                 4690        0         0        0
 init_drc                   4690        0         0        0
 init_area                  4690        0         0        0
 undup                      4688        0         0        0
 rem_buf                    4675        0         0        0
 rem_inv                    4555        0         0        0
 merge_bi                   4532        0         0        0
 rem_inv_qb                 4526        0         0        0
 seq_res_area               4525        0         0        0
 io_phase                   4522        0         0        0
 gate_comp                  4504        0         0        0
 gcomp_mog                  4501        0         0        0
 glob_area                  4463        0         0        0
 area_down                  4427        0         0        0
 rem_buf                    4421        0         0        0
 rem_inv                    4418        0         0        0
 merge_bi                   4414        0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4414        0         0        0
 init_drc                   4414        0         0        0
 init_area                  4414        0         0        0
 undup                      4411        0         0        0
 io_phase                   4410        0         0        0
 gate_comp                  4404        0         0        0
 glob_area                  4398        0         0        0
 area_down                  4396        0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 4396        0         0        0
 init_drc                   4396        0         0        0

  Done mapping ALT_MULTADD
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
GUI is already visible.

*** INTERRUPTED *** [signal 1]