# Hardware Acceleration on the DE10_FPGA

Kindly note: This is a work in progress directory, with reference implementations from Hardware Acceleration RIs at CIE PESU

FPGA Board: Intel Cyclone V DE10 Standard \
Tools: Intel Quartus Prime, ModelSim
|Title|Files|
|---|---|
|Basic Digital Building Blocks||
|Accelerator Building Blocks|[Adder Tree](./Accelerator_Building_Blocks/Adder) <br> [MAC](./Accelerator_Building_Blocks/MAC) <br> [Bitonic Sorter](./Accelerator_Building_Blocks/Sorter) |
|OpenCL Example Implementations||
|High Level Implementations||



To add more implementations 
* 

