<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4526" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4526{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_4526{left:93px;bottom:68px;letter-spacing:0.07px;word-spacing:0.02px;}
#t3_4526{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4526{left:82px;bottom:998px;letter-spacing:-0.14px;}
#t5_4526{left:144px;bottom:998px;letter-spacing:-0.13px;}
#t6_4526{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4526{left:189px;bottom:976px;letter-spacing:-0.11px;}
#t8_4526{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t9_4526{left:689px;bottom:998px;letter-spacing:-0.16px;}
#ta_4526{left:82px;bottom:952px;letter-spacing:-0.15px;}
#tb_4526{left:144px;bottom:952px;letter-spacing:-0.14px;}
#tc_4526{left:189px;bottom:952px;letter-spacing:-0.14px;}
#td_4526{left:189px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_4526{left:424px;bottom:952px;letter-spacing:-0.11px;}
#tf_4526{left:424px;bottom:935px;letter-spacing:-0.11px;}
#tg_4526{left:424px;bottom:918px;letter-spacing:-0.11px;}
#th_4526{left:424px;bottom:901px;letter-spacing:-0.12px;word-spacing:-0.66px;}
#ti_4526{left:424px;bottom:885px;letter-spacing:-0.1px;}
#tj_4526{left:689px;bottom:952px;letter-spacing:-0.16px;}
#tk_4526{left:189px;bottom:860px;letter-spacing:-0.11px;}
#tl_4526{left:424px;bottom:860px;letter-spacing:-0.12px;}
#tm_4526{left:189px;bottom:836px;letter-spacing:-0.13px;}
#tn_4526{left:424px;bottom:836px;letter-spacing:-0.1px;}
#to_4526{left:424px;bottom:814px;letter-spacing:-0.11px;}
#tp_4526{left:424px;bottom:797px;letter-spacing:-0.11px;}
#tq_4526{left:424px;bottom:776px;letter-spacing:-0.12px;}
#tr_4526{left:450px;bottom:776px;letter-spacing:-0.2px;word-spacing:8.1px;}
#ts_4526{left:424px;bottom:759px;}
#tt_4526{left:450px;bottom:759px;}
#tu_4526{left:477px;bottom:759px;}
#tv_4526{left:505px;bottom:759px;letter-spacing:-0.12px;}
#tw_4526{left:424px;bottom:742px;}
#tx_4526{left:450px;bottom:742px;}
#ty_4526{left:477px;bottom:742px;}
#tz_4526{left:505px;bottom:742px;letter-spacing:-0.12px;}
#t10_4526{left:424px;bottom:726px;}
#t11_4526{left:450px;bottom:726px;}
#t12_4526{left:477px;bottom:726px;}
#t13_4526{left:505px;bottom:726px;letter-spacing:-0.12px;}
#t14_4526{left:424px;bottom:709px;}
#t15_4526{left:450px;bottom:709px;}
#t16_4526{left:477px;bottom:709px;}
#t17_4526{left:505px;bottom:709px;letter-spacing:-0.12px;}
#t18_4526{left:424px;bottom:692px;}
#t19_4526{left:450px;bottom:692px;}
#t1a_4526{left:477px;bottom:692px;}
#t1b_4526{left:505px;bottom:692px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_4526{left:424px;bottom:675px;}
#t1d_4526{left:450px;bottom:675px;}
#t1e_4526{left:477px;bottom:675px;}
#t1f_4526{left:505px;bottom:675px;letter-spacing:-0.12px;}
#t1g_4526{left:424px;bottom:658px;}
#t1h_4526{left:450px;bottom:658px;}
#t1i_4526{left:477px;bottom:658px;}
#t1j_4526{left:505px;bottom:658px;letter-spacing:-0.12px;}
#t1k_4526{left:424px;bottom:642px;}
#t1l_4526{left:450px;bottom:642px;}
#t1m_4526{left:477px;bottom:642px;}
#t1n_4526{left:505px;bottom:642px;letter-spacing:-0.12px;}
#t1o_4526{left:189px;bottom:617px;letter-spacing:-0.14px;}
#t1p_4526{left:424px;bottom:617px;letter-spacing:-0.12px;}
#t1q_4526{left:82px;bottom:593px;letter-spacing:-0.18px;}
#t1r_4526{left:144px;bottom:593px;letter-spacing:-0.12px;}
#t1s_4526{left:189px;bottom:593px;letter-spacing:-0.12px;}
#t1t_4526{left:189px;bottom:571px;letter-spacing:-0.13px;}
#t1u_4526{left:424px;bottom:593px;letter-spacing:-0.11px;}
#t1v_4526{left:424px;bottom:576px;letter-spacing:-0.11px;}
#t1w_4526{left:424px;bottom:559px;letter-spacing:-0.11px;}
#t1x_4526{left:424px;bottom:542px;letter-spacing:-0.11px;}
#t1y_4526{left:424px;bottom:525px;letter-spacing:-0.11px;}
#t1z_4526{left:424px;bottom:509px;letter-spacing:-0.11px;}
#t20_4526{left:689px;bottom:593px;letter-spacing:-0.16px;}
#t21_4526{left:189px;bottom:484px;letter-spacing:-0.14px;}
#t22_4526{left:424px;bottom:484px;letter-spacing:-0.12px;}
#t23_4526{left:189px;bottom:460px;}
#t24_4526{left:424px;bottom:460px;letter-spacing:-0.11px;}
#t25_4526{left:189px;bottom:435px;}
#t26_4526{left:424px;bottom:435px;letter-spacing:-0.13px;}
#t27_4526{left:189px;bottom:411px;letter-spacing:-0.14px;}
#t28_4526{left:424px;bottom:411px;letter-spacing:-0.12px;}
#t29_4526{left:689px;bottom:411px;letter-spacing:-0.16px;}
#t2a_4526{left:189px;bottom:386px;letter-spacing:-0.14px;}
#t2b_4526{left:424px;bottom:386px;letter-spacing:-0.11px;}
#t2c_4526{left:189px;bottom:362px;letter-spacing:-0.13px;}
#t2d_4526{left:424px;bottom:362px;letter-spacing:-0.12px;}
#t2e_4526{left:189px;bottom:338px;letter-spacing:-0.14px;}
#t2f_4526{left:424px;bottom:338px;letter-spacing:-0.14px;}
#t2g_4526{left:82px;bottom:313px;letter-spacing:-0.21px;}
#t2h_4526{left:144px;bottom:313px;letter-spacing:-0.12px;}
#t2i_4526{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t2j_4526{left:424px;bottom:313px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t2k_4526{left:689px;bottom:313px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_4526{left:689px;bottom:296px;letter-spacing:-0.1px;}
#t2m_4526{left:689px;bottom:279px;letter-spacing:-0.1px;}
#t2n_4526{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2o_4526{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2p_4526{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2q_4526{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2r_4526{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2s_4526{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2t_4526{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2u_4526{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2v_4526{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2w_4526{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4526{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4526{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4526{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4526{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4526{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4526" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4526Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4526" style="-webkit-user-select: none;"><object width="935" height="1210" data="4526/4526.svg" type="image/svg+xml" id="pdf4526" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4526" class="t s1_4526">2-4 </span><span id="t2_4526" class="t s1_4526">Vol. 4 </span>
<span id="t3_4526" class="t s2_4526">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4526" class="t s3_4526">10H </span><span id="t5_4526" class="t s3_4526">16 </span><span id="t6_4526" class="t s3_4526">IA32_TIME_STAMP_COUNTER </span>
<span id="t7_4526" class="t s3_4526">(TSC) </span>
<span id="t8_4526" class="t s3_4526">See Section 18.17, “Time-Stamp Counter.” </span><span id="t9_4526" class="t s3_4526">05_01H </span>
<span id="ta_4526" class="t s3_4526">17H </span><span id="tb_4526" class="t s3_4526">23 </span><span id="tc_4526" class="t s3_4526">IA32_PLATFORM_ID </span>
<span id="td_4526" class="t s3_4526">(MSR_PLATFORM_ID ) </span>
<span id="te_4526" class="t s3_4526">Platform ID (R/O) </span>
<span id="tf_4526" class="t s3_4526">The operating system can use this MSR to </span>
<span id="tg_4526" class="t s3_4526">determine “slot” information for the </span>
<span id="th_4526" class="t s3_4526">processor and the proper microcode update </span>
<span id="ti_4526" class="t s3_4526">to load. </span>
<span id="tj_4526" class="t s3_4526">06_01H </span>
<span id="tk_4526" class="t s3_4526">49:0 </span><span id="tl_4526" class="t s3_4526">Reserved </span>
<span id="tm_4526" class="t s3_4526">52:50 </span><span id="tn_4526" class="t s3_4526">Platform Id (R/O) </span>
<span id="to_4526" class="t s3_4526">Contains information concerning the </span>
<span id="tp_4526" class="t s3_4526">intended platform for the processor. </span>
<span id="tq_4526" class="t s3_4526">52 </span><span id="tr_4526" class="t s3_4526">51 50 </span>
<span id="ts_4526" class="t s3_4526">0 </span><span id="tt_4526" class="t s3_4526">0 </span><span id="tu_4526" class="t s3_4526">0 </span><span id="tv_4526" class="t s3_4526">Processor Flag 0 </span>
<span id="tw_4526" class="t s3_4526">0 </span><span id="tx_4526" class="t s3_4526">0 </span><span id="ty_4526" class="t s3_4526">1 </span><span id="tz_4526" class="t s3_4526">Processor Flag 1 </span>
<span id="t10_4526" class="t s3_4526">0 </span><span id="t11_4526" class="t s3_4526">1 </span><span id="t12_4526" class="t s3_4526">0 </span><span id="t13_4526" class="t s3_4526">Processor Flag 2 </span>
<span id="t14_4526" class="t s3_4526">0 </span><span id="t15_4526" class="t s3_4526">1 </span><span id="t16_4526" class="t s3_4526">1 </span><span id="t17_4526" class="t s3_4526">Processor Flag 3 </span>
<span id="t18_4526" class="t s3_4526">1 </span><span id="t19_4526" class="t s3_4526">0 </span><span id="t1a_4526" class="t s3_4526">0 </span><span id="t1b_4526" class="t s3_4526">Processor Flag 4 </span>
<span id="t1c_4526" class="t s3_4526">1 </span><span id="t1d_4526" class="t s3_4526">0 </span><span id="t1e_4526" class="t s3_4526">1 </span><span id="t1f_4526" class="t s3_4526">Processor Flag 5 </span>
<span id="t1g_4526" class="t s3_4526">1 </span><span id="t1h_4526" class="t s3_4526">1 </span><span id="t1i_4526" class="t s3_4526">0 </span><span id="t1j_4526" class="t s3_4526">Processor Flag 6 </span>
<span id="t1k_4526" class="t s3_4526">1 </span><span id="t1l_4526" class="t s3_4526">1 </span><span id="t1m_4526" class="t s3_4526">1 </span><span id="t1n_4526" class="t s3_4526">Processor Flag 7 </span>
<span id="t1o_4526" class="t s3_4526">63:53 </span><span id="t1p_4526" class="t s3_4526">Reserved </span>
<span id="t1q_4526" class="t s3_4526">1BH </span><span id="t1r_4526" class="t s3_4526">27 </span><span id="t1s_4526" class="t s3_4526">IA32_APIC_BASE </span>
<span id="t1t_4526" class="t s3_4526">(APIC_BASE) </span>
<span id="t1u_4526" class="t s3_4526">This register holds the APIC base address, </span>
<span id="t1v_4526" class="t s3_4526">permitting the relocation of the APIC </span>
<span id="t1w_4526" class="t s3_4526">memory map. See Section 11.4.4, “Local </span>
<span id="t1x_4526" class="t s3_4526">APIC Status and Location,” and Section </span>
<span id="t1y_4526" class="t s3_4526">11.4.5, “Relocating the Local APIC </span>
<span id="t1z_4526" class="t s3_4526">Registers.” </span>
<span id="t20_4526" class="t s3_4526">06_01H </span>
<span id="t21_4526" class="t s3_4526">7:0 </span><span id="t22_4526" class="t s3_4526">Reserved </span>
<span id="t23_4526" class="t s3_4526">8 </span><span id="t24_4526" class="t s3_4526">BSP flag (R/W) </span>
<span id="t25_4526" class="t s3_4526">9 </span><span id="t26_4526" class="t s3_4526">Reserved </span>
<span id="t27_4526" class="t s3_4526">10 </span><span id="t28_4526" class="t s3_4526">Enable x2APIC mode. </span><span id="t29_4526" class="t s3_4526">06_1AH </span>
<span id="t2a_4526" class="t s3_4526">11 </span><span id="t2b_4526" class="t s3_4526">APIC Global Enable (R/W) </span>
<span id="t2c_4526" class="t s3_4526">(MAXPHYADDR - 1):12 </span><span id="t2d_4526" class="t s3_4526">APIC Base (R/W) </span>
<span id="t2e_4526" class="t s3_4526">63: MAXPHYADDR </span><span id="t2f_4526" class="t s3_4526">Reserved </span>
<span id="t2g_4526" class="t s3_4526">3AH </span><span id="t2h_4526" class="t s3_4526">58 </span><span id="t2i_4526" class="t s3_4526">IA32_FEATURE_CONTROL </span><span id="t2j_4526" class="t s3_4526">Control Features in Intel 64 Processor (R/W) </span><span id="t2k_4526" class="t s3_4526">If any one enumeration </span>
<span id="t2l_4526" class="t s3_4526">condition for defined bit </span>
<span id="t2m_4526" class="t s3_4526">field holds. </span>
<span id="t2n_4526" class="t s4_4526">Table 2-2. </span><span id="t2o_4526" class="t s4_4526">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2p_4526" class="t s5_4526">Register </span>
<span id="t2q_4526" class="t s5_4526">Address </span>
<span id="t2r_4526" class="t s5_4526">Architectural MSR Name / Bit Fields </span>
<span id="t2s_4526" class="t s5_4526">(Former MSR Name) </span><span id="t2t_4526" class="t s5_4526">MSR/Bit Description </span><span id="t2u_4526" class="t s5_4526">Comment </span>
<span id="t2v_4526" class="t s5_4526">Hex </span><span id="t2w_4526" class="t s5_4526">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
