{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498451820538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498451820556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 22:36:59 2017 " "Processing started: Sun Jun 25 22:36:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498451820556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451820556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyecto2 -c proyecto2 " "Command: quartus_sta proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451820556 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498451821014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451822545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451822545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451822630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451822630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto2.sdc " "Synopsys Design Constraints File file not found: 'proyecto2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823685 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mclk Mclk " "create_clock -period 1.000 -name Mclk Mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498451823689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nReset nReset " "create_clock -period 1.000 -name nReset nReset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498451823689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_mod:U4\|csi_clk clk_div_mod:U4\|csi_clk " "create_clock -period 1.000 -name clk_div_mod:U4\|csi_clk clk_div_mod:U4\|csi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498451823689 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823689 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451823693 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823698 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498451823699 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498451823724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498451823785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.051 " "Worst-case setup slack is -14.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.051            -210.230 clk_div_mod:U4\|csi_clk  " "  -14.051            -210.230 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.075             -82.500 nReset  " "  -10.075             -82.500 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.540            -909.302 Mclk  " "   -7.540            -909.302 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk_div_mod:U4\|csi_clk  " "    0.172               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 Mclk  " "    0.480               0.000 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.492               0.000 nReset  " "    1.492               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -480.325 Mclk  " "   -3.166            -480.325 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -19.529 clk_div_mod:U4\|csi_clk  " "   -0.724             -19.529 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 nReset  " "    0.117               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451823856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823856 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498451823878 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823878 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498451823891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451823949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451832084 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498451832335 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451832335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451832338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498451832362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498451832362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.974 " "Worst-case setup slack is -13.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451832372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451832372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.974            -211.120 clk_div_mod:U4\|csi_clk  " "  -13.974            -211.120 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451832372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.934             -80.005 nReset  " "   -9.934             -80.005 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498451832372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.485            -897.367 Mclk  " "   -7.485            -897.367 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 