{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455193155267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455193155267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 13:19:15 2016 " "Processing started: Thu Feb 11 13:19:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455193155267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455193155267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map exercise2 -c exercise2 --generate_functional_sim_netlist " "Command: quartus_map exercise2 -c exercise2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455193155267 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455193155678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_dataflow-dataflow " "Found design unit 1: half_adder_dataflow-dataflow" {  } { { "half_adder_dataflow.vhd" "" { Text "C:/dsd/exercise2/half_adder_dataflow.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156179 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_dataflow " "Found entity 1: half_adder_dataflow" {  } { { "half_adder_dataflow.vhd" "" { Text "C:/dsd/exercise2/half_adder_dataflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455193156179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_tester-struc " "Found design unit 1: half_adder_tester-struc" {  } { { "half_adder_tester.vhd" "" { Text "C:/dsd/exercise2/half_adder_tester.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156182 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tester " "Found entity 1: half_adder_tester" {  } { { "half_adder_tester.vhd" "" { Text "C:/dsd/exercise2/half_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455193156182 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/xor_2.vhd " "Can't analyze file -- file output_files/xor_2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1455193156186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_2-dataflow " "Found design unit 1: xor_2-dataflow" {  } { { "xor_2.vhd" "" { Text "C:/dsd/exercise2/xor_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156189 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.vhd" "" { Text "C:/dsd/exercise2/xor_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455193156189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-dataflow " "Found design unit 1: and_2-dataflow" {  } { { "and_2.vhd" "" { Text "C:/dsd/exercise2/and_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156192 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/dsd/exercise2/and_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455193156192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_behavior-behavior " "Found design unit 1: half_adder_behavior-behavior" {  } { { "half_adder_behavior.vhd" "" { Text "C:/dsd/exercise2/half_adder_behavior.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156195 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_behavior " "Found entity 1: half_adder_behavior" {  } { { "half_adder_behavior.vhd" "" { Text "C:/dsd/exercise2/half_adder_behavior.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455193156195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_structure-structure " "Found design unit 1: half_adder_structure-structure" {  } { { "half_adder_structure.vhd" "" { Text "C:/dsd/exercise2/half_adder_structure.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156198 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_structure " "Found entity 1: half_adder_structure" {  } { { "half_adder_structure.vhd" "" { Text "C:/dsd/exercise2/half_adder_structure.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455193156198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455193156198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_adder_tester " "Elaborating entity \"half_adder_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455193156231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_dataflow half_adder_dataflow:i1 " "Elaborating entity \"half_adder_dataflow\" for hierarchy \"half_adder_dataflow:i1\"" {  } { { "half_adder_tester.vhd" "i1" { Text "C:/dsd/exercise2/half_adder_tester.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455193156238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455193156348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 13:19:16 2016 " "Processing ended: Thu Feb 11 13:19:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455193156348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455193156348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455193156348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455193156348 ""}
