<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.09.21.11:09:55"
 outputDirectory="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="csr_address" direction="input" role="address" width="3" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_readdata" direction="output" role="readdata" width="32" />
   <port name="csr_writedata" direction="input" role="writedata" width="32" />
  </interface>
  <interface name="almost_full" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="1" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="almost_full_data" direction="output" role="data" width="1" />
  </interface>
  <interface name="almost_empty" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="1" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="almost_empty_data" direction="output" role="data" width="1" />
  </interface>
  <interface name="in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="in_data" direction="input" role="data" width="64" />
   <port name="in_valid" direction="input" role="valid" width="1" />
   <port name="in_ready" direction="output" role="ready" width="1" />
   <port
       name="in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port name="in_endofpacket" direction="input" role="endofpacket" width="1" />
   <port name="in_empty" direction="input" role="empty" width="3" />
   <port name="in_error" direction="input" role="error" width="6" />
  </interface>
  <interface name="out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="out_data" direction="output" role="data" width="64" />
   <port name="out_valid" direction="output" role="valid" width="1" />
   <port name="out_ready" direction="input" role="ready" width="1" />
   <port
       name="out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="out_empty" direction="output" role="empty" width="3" />
   <port name="out_error" direction="output" role="error" width="6" />
  </interface>
 </perimeter>
 <entity kind="sc_fifo_rx_sc_fifo" version="1.0" name="sc_fifo_rx_sc_fifo">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SG280HU2F50E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/synth/sc_fifo_rx_sc_fifo.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/synth/sc_fifo_rx_sc_fifo.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/swip_build/releases/acds/18.1/221/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="sc_fifo_rx_sc_fifo">"Generating: sc_fifo_rx_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_rx_sc_fifo">"Generating: sc_fifo_rx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="sc_fifo_rx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/altera_avalon_sc_fifo_181/synth/sc_fifo_rx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/altera_avalon_sc_fifo_181/synth/sc_fifo_rx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/swip_build/releases/acds/18.1/221/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sc_fifo_rx_sc_fifo" as="rx_sc_fifo" />
  <messages>
   <message level="Info" culprit="sc_fifo_rx_sc_fifo">"Generating: sc_fifo_rx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i"</message>
  </messages>
 </entity>
</deploy>
