

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv2_dot32'
================================================================
* Date:           Sun Oct 26 20:31:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv2_dot32  |       11|       11|         9|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n2_3 = alloca i32 1"   --->   Operation 12 'alloca' 'n2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc1_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc1_2"   --->   Operation 13 'read' 'acc1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln132_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln132"   --->   Operation 14 'read' 'zext_ln132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2_3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc94.i.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n2 = load i6 %n2_3" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 25 'load' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 5" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp, void %for.inc94.split.i.i, void %for.inc97.i.i.exitStub" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 27 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2, i32 3, i32 4" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 28 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln3, i6 %zext_ln132_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 29 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i8 %add_ln" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 30 'zext' 'zext_ln220' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 31 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 32 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 33 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 34 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 35 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 36 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 37 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln220" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 38 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 39 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 40 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 41 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 42 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 43 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 44 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 45 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 46 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln217 = add i6 %n2, i6 8" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 47 'add' 'add_ln217' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln217 = store i6 %add_ln217, i6 %n2_3" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 48 'store' 'store_ln217' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 49 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 50 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 51 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 52 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 53 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 54 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 55 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 56 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 57 '%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read'
ST_3 : Operation 57 [3/3] (6.08ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 57 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 58 '%mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read'
ST_3 : Operation 58 [3/3] (6.08ns)   --->   "%mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 58 'fmul' 'mul90_1_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 59 '%mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read'
ST_3 : Operation 59 [3/3] (6.08ns)   --->   "%mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 59 'fmul' 'mul90_2_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 60 '%mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read'
ST_3 : Operation 60 [3/3] (6.08ns)   --->   "%mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 60 'fmul' 'mul90_3_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 61 '%mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read'
ST_3 : Operation 61 [3/3] (6.08ns)   --->   "%mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 61 'fmul' 'mul90_4_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 62 '%mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read'
ST_3 : Operation 62 [3/3] (6.08ns)   --->   "%mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 62 'fmul' 'mul90_5_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 63 '%mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read'
ST_3 : Operation 63 [3/3] (6.08ns)   --->   "%mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 63 'fmul' 'mul90_6_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 64 '%mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read'
ST_3 : Operation 64 [3/3] (6.08ns)   --->   "%mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 64 'fmul' 'mul90_7_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 65 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 65 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [2/3] (7.01ns)   --->   "%mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 66 'fmul' 'mul90_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [2/3] (7.01ns)   --->   "%mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 67 'fmul' 'mul90_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/3] (7.01ns)   --->   "%mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 68 'fmul' 'mul90_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/3] (7.01ns)   --->   "%mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 69 'fmul' 'mul90_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/3] (7.01ns)   --->   "%mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 70 'fmul' 'mul90_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/3] (7.01ns)   --->   "%mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 71 'fmul' 'mul90_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/3] (7.01ns)   --->   "%mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 72 'fmul' 'mul90_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i2 %lshr_ln3" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 73 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 74 'fmul' 'mul1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 75 'getelementptr' 'acc2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%acc2_load = load i2 %acc2_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 76 'load' 'acc2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 77 'getelementptr' 'acc2_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 78 'getelementptr' 'acc2_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 79 'getelementptr' 'acc2_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 80 'getelementptr' 'acc2_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 81 'getelementptr' 'acc2_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 82 'getelementptr' 'acc2_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/3] (7.01ns)   --->   "%mul90_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 83 'fmul' 'mul90_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/3] (7.01ns)   --->   "%mul90_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 84 'fmul' 'mul90_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/3] (7.01ns)   --->   "%mul90_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 85 'fmul' 'mul90_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/3] (7.01ns)   --->   "%mul90_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 86 'fmul' 'mul90_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/3] (7.01ns)   --->   "%mul90_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 87 'fmul' 'mul90_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/3] (7.01ns)   --->   "%mul90_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 88 'fmul' 'mul90_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/3] (7.01ns)   --->   "%mul90_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %acc1_2_read" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 89 'fmul' 'mul90_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln217" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 90 'getelementptr' 'acc2_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 91 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 92 [2/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 92 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 93 [2/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 93 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 94 [2/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 94 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 95 [2/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 95 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 96 [2/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 96 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 97 [2/2] (0.67ns)   --->   "%acc2_7_load = load i2 %acc2_7_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 97 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 98 [1/2] (0.67ns)   --->   "%acc2_load = load i2 %acc2_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 98 'load' 'acc2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 99 '%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i'
ST_6 : Operation 99 [4/4] (5.18ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 99 'fadd' 'add3_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (0.67ns)   --->   "%acc2_1_load = load i2 %acc2_1_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 100 'load' 'acc2_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 101 '%add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i'
ST_6 : Operation 101 [4/4] (5.18ns)   --->   "%add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 101 'fadd' 'add93_1_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/2] (0.67ns)   --->   "%acc2_2_load = load i2 %acc2_2_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 102 'load' 'acc2_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 103 '%add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i'
ST_6 : Operation 103 [4/4] (5.18ns)   --->   "%add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 103 'fadd' 'add93_2_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (0.67ns)   --->   "%acc2_3_load = load i2 %acc2_3_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 104 'load' 'acc2_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 105 '%add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i'
ST_6 : Operation 105 [4/4] (5.18ns)   --->   "%add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 105 'fadd' 'add93_3_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/2] (0.67ns)   --->   "%acc2_4_load = load i2 %acc2_4_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 106 'load' 'acc2_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 107 '%add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i'
ST_6 : Operation 107 [4/4] (5.18ns)   --->   "%add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 107 'fadd' 'add93_4_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/2] (0.67ns)   --->   "%acc2_5_load = load i2 %acc2_5_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 108 'load' 'acc2_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 109 '%add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i'
ST_6 : Operation 109 [4/4] (5.18ns)   --->   "%add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 109 'fadd' 'add93_5_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/2] (0.67ns)   --->   "%acc2_6_load = load i2 %acc2_6_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 110 'load' 'acc2_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 111 '%add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i'
ST_6 : Operation 111 [4/4] (5.18ns)   --->   "%add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 111 'fadd' 'add93_6_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/2] (0.67ns)   --->   "%acc2_7_load = load i2 %acc2_7_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 112 'load' 'acc2_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 113 '%add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i'
ST_6 : Operation 113 [4/4] (5.18ns)   --->   "%add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 113 'fadd' 'add93_7_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 114 [3/4] (6.43ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 114 'fadd' 'add3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [3/4] (6.43ns)   --->   "%add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 115 'fadd' 'add93_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [3/4] (6.43ns)   --->   "%add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 116 'fadd' 'add93_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [3/4] (6.43ns)   --->   "%add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 117 'fadd' 'add93_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [3/4] (6.43ns)   --->   "%add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 118 'fadd' 'add93_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [3/4] (6.43ns)   --->   "%add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 119 'fadd' 'add93_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [3/4] (6.43ns)   --->   "%add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 120 'fadd' 'add93_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [3/4] (6.43ns)   --->   "%add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 121 'fadd' 'add93_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 122 [2/4] (6.43ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 122 'fadd' 'add3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [2/4] (6.43ns)   --->   "%add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 123 'fadd' 'add93_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [2/4] (6.43ns)   --->   "%add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 124 'fadd' 'add93_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [2/4] (6.43ns)   --->   "%add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 125 'fadd' 'add93_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/4] (6.43ns)   --->   "%add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 126 'fadd' 'add93_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [2/4] (6.43ns)   --->   "%add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 127 'fadd' 'add93_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [2/4] (6.43ns)   --->   "%add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 128 'fadd' 'add93_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [2/4] (6.43ns)   --->   "%add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 129 'fadd' 'add93_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.11>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_134" [src/srcnn.cpp:219->src/srcnn.cpp:634]   --->   Operation 130 'specpipeline' 'specpipeline_ln219' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_130" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 132 'specloopname' 'specloopname_ln217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/4] (6.43ns)   --->   "%add3_i_i = fadd i32 %acc2_load, i32 %mul1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 133 'fadd' 'add3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/4] (6.43ns)   --->   "%add93_1_i_i = fadd i32 %acc2_1_load, i32 %mul90_1_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 134 'fadd' 'add93_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/4] (6.43ns)   --->   "%add93_2_i_i = fadd i32 %acc2_2_load, i32 %mul90_2_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 135 'fadd' 'add93_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/4] (6.43ns)   --->   "%add93_3_i_i = fadd i32 %acc2_3_load, i32 %mul90_3_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 136 'fadd' 'add93_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/4] (6.43ns)   --->   "%add93_4_i_i = fadd i32 %acc2_4_load, i32 %mul90_4_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 137 'fadd' 'add93_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/4] (6.43ns)   --->   "%add93_5_i_i = fadd i32 %acc2_5_load, i32 %mul90_5_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 138 'fadd' 'add93_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/4] (6.43ns)   --->   "%add93_6_i_i = fadd i32 %acc2_6_load, i32 %mul90_6_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 139 'fadd' 'add93_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/4] (6.43ns)   --->   "%add93_7_i_i = fadd i32 %acc2_7_load, i32 %mul90_7_i_i" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 140 'fadd' 'add93_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add3_i_i, i2 %acc2_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 141 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_1_i_i, i2 %acc2_1_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 142 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_2_i_i, i2 %acc2_2_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 143 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_3_i_i, i2 %acc2_3_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 144 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_4_i_i, i2 %acc2_4_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 145 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_5_i_i, i2 %acc2_5_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 146 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_6_i_i, i2 %acc2_6_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 147 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln220 = store i32 %add93_7_i_i, i2 %acc2_7_addr" [src/srcnn.cpp:220->src/srcnn.cpp:634]   --->   Operation 148 'store' 'store_ln220' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc94.i.i" [src/srcnn.cpp:217->src/srcnn.cpp:634]   --->   Operation 149 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ acc1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2_3                                                     (alloca           ) [ 0100000000]
acc1_2_read                                              (read             ) [ 0111110000]
zext_ln132_read                                          (read             ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
specmemcore_ln0                                          (specmemcore      ) [ 0000000000]
store_ln0                                                (store            ) [ 0000000000]
br_ln0                                                   (br               ) [ 0000000000]
n2                                                       (load             ) [ 0000000000]
tmp                                                      (bitselect        ) [ 0111111110]
br_ln217                                                 (br               ) [ 0000000000]
lshr_ln3                                                 (partselect       ) [ 0111110000]
add_ln                                                   (bitconcatenate   ) [ 0000000000]
zext_ln220                                               (zext             ) [ 0000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 (getelementptr    ) [ 0110000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 (getelementptr    ) [ 0110000000]
add_ln217                                                (add              ) [ 0000000000]
store_ln217                                              (store            ) [ 0000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 (load             ) [ 0101110000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 (load             ) [ 0101110000]
zext_ln217                                               (zext             ) [ 0000000000]
mul1_i_i                                                 (fmul             ) [ 0100001111]
acc2_addr                                                (getelementptr    ) [ 0100001111]
acc2_1_addr                                              (getelementptr    ) [ 0100001111]
acc2_2_addr                                              (getelementptr    ) [ 0100001111]
acc2_3_addr                                              (getelementptr    ) [ 0100001111]
acc2_4_addr                                              (getelementptr    ) [ 0100001111]
acc2_5_addr                                              (getelementptr    ) [ 0100001111]
acc2_6_addr                                              (getelementptr    ) [ 0100001111]
mul90_1_i_i                                              (fmul             ) [ 0100001111]
mul90_2_i_i                                              (fmul             ) [ 0100001111]
mul90_3_i_i                                              (fmul             ) [ 0100001111]
mul90_4_i_i                                              (fmul             ) [ 0100001111]
mul90_5_i_i                                              (fmul             ) [ 0100001111]
mul90_6_i_i                                              (fmul             ) [ 0100001111]
mul90_7_i_i                                              (fmul             ) [ 0100001111]
acc2_7_addr                                              (getelementptr    ) [ 0100001111]
acc2_load                                                (load             ) [ 0100000111]
acc2_1_load                                              (load             ) [ 0100000111]
acc2_2_load                                              (load             ) [ 0100000111]
acc2_3_load                                              (load             ) [ 0100000111]
acc2_4_load                                              (load             ) [ 0100000111]
acc2_5_load                                              (load             ) [ 0100000111]
acc2_6_load                                              (load             ) [ 0100000111]
acc2_7_load                                              (load             ) [ 0100000111]
specpipeline_ln219                                       (specpipeline     ) [ 0000000000]
speclooptripcount_ln217                                  (speclooptripcount) [ 0000000000]
specloopname_ln217                                       (specloopname     ) [ 0000000000]
add3_i_i                                                 (fadd             ) [ 0000000000]
add93_1_i_i                                              (fadd             ) [ 0000000000]
add93_2_i_i                                              (fadd             ) [ 0000000000]
add93_3_i_i                                              (fadd             ) [ 0000000000]
add93_4_i_i                                              (fadd             ) [ 0000000000]
add93_5_i_i                                              (fadd             ) [ 0000000000]
add93_6_i_i                                              (fadd             ) [ 0000000000]
add93_7_i_i                                              (fadd             ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
store_ln220                                              (store            ) [ 0000000000]
br_ln217                                                 (br               ) [ 0000000000]
ret_ln0                                                  (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln132">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc2_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc2_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc2_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc2_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc2_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc2_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc2_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc1_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_134"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_130"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="n2_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="acc1_2_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc1_2_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln132_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln132_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="acc2_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_addr/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="4"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="217" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="219" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="acc2_1_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_1_addr/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="acc2_2_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="2" slack="0"/>
<pin id="232" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_2_addr/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="acc2_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_3_addr/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="acc2_4_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_4_addr/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="acc2_5_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="2" slack="0"/>
<pin id="253" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_5_addr/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="acc2_6_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="2" slack="0"/>
<pin id="260" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_6_addr/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="acc2_7_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="2" slack="0"/>
<pin id="267" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_7_addr/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="4"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="275" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="276" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="278" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_1_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="4"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="285" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="286" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="288" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_2_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="4"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="296" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="298" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_3_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="4"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="0"/>
<pin id="305" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="306" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_4_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="4"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="316" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="318" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_5_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="4"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="0"/>
<pin id="325" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="326" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="328" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_6_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="4"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="0"/>
<pin id="335" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="336" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc2_7_load/5 store_ln220/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3_i_i/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_1_i_i/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_2_i_i/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_3_i_i/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_4_i_i/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_5_i_i/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_6_i_i/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add93_7_i_i/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_i_i/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="2"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_1_i_i/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="2"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_2_i_i/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="2"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_3_i_i/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="2"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_4_i_i/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="2"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_5_i_i/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="2"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_6_i_i/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="2"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul90_7_i_i/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln0_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="n2_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lshr_ln3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="4" slack="0"/>
<pin id="441" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln220_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln217_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln217_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln217_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="4"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/5 "/>
</bind>
</comp>

<comp id="488" class="1005" name="n2_3_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2_3 "/>
</bind>
</comp>

<comp id="495" class="1005" name="acc1_2_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc1_2_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="7"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="511" class="1005" name="lshr_ln3_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="4"/>
<pin id="513" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 "/>
</bind>
</comp>

<comp id="521" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 "/>
</bind>
</comp>

<comp id="526" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 "/>
</bind>
</comp>

<comp id="531" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 "/>
</bind>
</comp>

<comp id="536" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 "/>
</bind>
</comp>

<comp id="541" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 "/>
</bind>
</comp>

<comp id="546" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 "/>
</bind>
</comp>

<comp id="551" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 "/>
</bind>
</comp>

<comp id="556" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 "/>
</bind>
</comp>

<comp id="561" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 "/>
</bind>
</comp>

<comp id="566" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 "/>
</bind>
</comp>

<comp id="571" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 "/>
</bind>
</comp>

<comp id="576" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 "/>
</bind>
</comp>

<comp id="581" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 "/>
</bind>
</comp>

<comp id="586" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 "/>
</bind>
</comp>

<comp id="591" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 "/>
</bind>
</comp>

<comp id="596" class="1005" name="mul1_i_i_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i_i "/>
</bind>
</comp>

<comp id="601" class="1005" name="acc2_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="1"/>
<pin id="603" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="acc2_1_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="1"/>
<pin id="609" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="acc2_2_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="1"/>
<pin id="615" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="acc2_3_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="1"/>
<pin id="621" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="acc2_4_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_4_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="acc2_5_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="1"/>
<pin id="633" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_5_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="acc2_6_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="1"/>
<pin id="639" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_6_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="mul90_1_i_i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_1_i_i "/>
</bind>
</comp>

<comp id="648" class="1005" name="mul90_2_i_i_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_2_i_i "/>
</bind>
</comp>

<comp id="653" class="1005" name="mul90_3_i_i_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_3_i_i "/>
</bind>
</comp>

<comp id="658" class="1005" name="mul90_4_i_i_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_4_i_i "/>
</bind>
</comp>

<comp id="663" class="1005" name="mul90_5_i_i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_5_i_i "/>
</bind>
</comp>

<comp id="668" class="1005" name="mul90_6_i_i_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_6_i_i "/>
</bind>
</comp>

<comp id="673" class="1005" name="mul90_7_i_i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul90_7_i_i "/>
</bind>
</comp>

<comp id="678" class="1005" name="acc2_7_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="1"/>
<pin id="680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_7_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="acc2_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="acc2_1_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="acc2_2_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="acc2_3_load_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_load "/>
</bind>
</comp>

<comp id="704" class="1005" name="acc2_4_load_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_4_load "/>
</bind>
</comp>

<comp id="709" class="1005" name="acc2_5_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_5_load "/>
</bind>
</comp>

<comp id="714" class="1005" name="acc2_6_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_6_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="acc2_7_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc2_7_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="100" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="107" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="114" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="121" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="128" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="135" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="142" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="149" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="204" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="279"><net_src comp="221" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="289"><net_src comp="228" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="299"><net_src comp="235" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="309"><net_src comp="242" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="319"><net_src comp="249" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="329"><net_src comp="256" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="339"><net_src comp="263" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="344"><net_src comp="340" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="345"><net_src comp="211" pin="7"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="346" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="351"><net_src comp="270" pin="7"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="352" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="357"><net_src comp="280" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="358" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="363"><net_src comp="290" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="364" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="369"><net_src comp="300" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="370" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="375"><net_src comp="310" pin="7"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="376" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="381"><net_src comp="320" pin="7"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="382" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="387"><net_src comp="330" pin="7"/><net_sink comp="382" pin=0"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="425" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="436" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="94" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="463"><net_src comp="454" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="465"><net_src comp="454" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="470"><net_src comp="425" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="491"><net_src comp="84" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="498"><net_src comp="88" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="510"><net_src comp="428" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="436" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="519"><net_src comp="100" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="524"><net_src comp="107" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="529"><net_src comp="114" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="534"><net_src comp="121" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="539"><net_src comp="128" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="544"><net_src comp="135" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="549"><net_src comp="142" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="554"><net_src comp="149" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="559"><net_src comp="156" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="564"><net_src comp="162" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="569"><net_src comp="168" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="574"><net_src comp="174" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="579"><net_src comp="180" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="584"><net_src comp="186" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="589"><net_src comp="192" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="594"><net_src comp="198" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="599"><net_src comp="388" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="604"><net_src comp="204" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="610"><net_src comp="221" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="616"><net_src comp="228" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="622"><net_src comp="235" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="628"><net_src comp="242" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="634"><net_src comp="249" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="640"><net_src comp="256" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="646"><net_src comp="392" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="651"><net_src comp="396" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="656"><net_src comp="400" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="661"><net_src comp="404" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="666"><net_src comp="408" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="671"><net_src comp="412" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="676"><net_src comp="416" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="681"><net_src comp="263" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="687"><net_src comp="211" pin="7"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="692"><net_src comp="270" pin="7"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="697"><net_src comp="280" pin="7"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="702"><net_src comp="290" pin="7"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="707"><net_src comp="300" pin="7"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="712"><net_src comp="310" pin="7"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="717"><net_src comp="320" pin="7"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="722"><net_src comp="330" pin="7"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="382" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc2_7 | {9 }
	Port: acc2_6 | {9 }
	Port: acc2_5 | {9 }
	Port: acc2_4 | {9 }
	Port: acc2_3 | {9 }
	Port: acc2_2 | {9 }
	Port: acc2_1 | {9 }
	Port: acc2 | {9 }
 - Input state : 
	Port: compute_tile_Pipeline_Conv2_dot32 : zext_ln132 | {1 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_7 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_6 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_5 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_4 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_3 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_2 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2_1 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc2 | {5 6 }
	Port: compute_tile_Pipeline_Conv2_dot32 : acc1_2 | {1 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {1 2 }
	Port: compute_tile_Pipeline_Conv2_dot32 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n2 : 1
		tmp : 2
		br_ln217 : 3
		lshr_ln3 : 2
		add_ln : 3
		zext_ln220 : 4
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 : 6
		add_ln217 : 2
		store_ln217 : 3
	State 2
	State 3
	State 4
	State 5
		acc2_addr : 1
		acc2_load : 2
		acc2_1_addr : 1
		acc2_2_addr : 1
		acc2_3_addr : 1
		acc2_4_addr : 1
		acc2_5_addr : 1
		acc2_6_addr : 1
		acc2_7_addr : 1
		acc2_1_load : 2
		acc2_2_load : 2
		acc2_3_load : 2
		acc2_4_load : 2
		acc2_5_load : 2
		acc2_6_load : 2
		acc2_7_load : 2
	State 6
		add3_i_i : 1
		add93_1_i_i : 1
		add93_2_i_i : 1
		add93_3_i_i : 1
		add93_4_i_i : 1
		add93_5_i_i : 1
		add93_6_i_i : 1
		add93_7_i_i : 1
	State 7
	State 8
	State 9
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1
		store_ln220 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_340         |    2    |   227   |   214   |
|          |         grp_fu_346         |    2    |   227   |   214   |
|          |         grp_fu_352         |    2    |   227   |   214   |
|   fadd   |         grp_fu_358         |    2    |   227   |   214   |
|          |         grp_fu_364         |    2    |   227   |   214   |
|          |         grp_fu_370         |    2    |   227   |   214   |
|          |         grp_fu_376         |    2    |   227   |   214   |
|          |         grp_fu_382         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_388         |    3    |   128   |   135   |
|          |         grp_fu_392         |    3    |   128   |   135   |
|          |         grp_fu_396         |    3    |   128   |   135   |
|   fmul   |         grp_fu_400         |    3    |   128   |   135   |
|          |         grp_fu_404         |    3    |   128   |   135   |
|          |         grp_fu_408         |    3    |   128   |   135   |
|          |         grp_fu_412         |    3    |   128   |   135   |
|          |         grp_fu_416         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln217_fu_466      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|   read   |   acc1_2_read_read_fu_88   |    0    |    0    |    0    |
|          | zext_ln132_read_read_fu_94 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|         tmp_fu_428         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       lshr_ln3_fu_436      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        add_ln_fu_446       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln220_fu_454     |    0    |    0    |    0    |
|          |      zext_ln217_fu_477     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    40   |   2840  |   2805  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                       acc1_2_read_reg_495                      |   32   |
|                       acc2_1_addr_reg_607                      |    2   |
|                       acc2_1_load_reg_689                      |   32   |
|                       acc2_2_addr_reg_613                      |    2   |
|                       acc2_2_load_reg_694                      |   32   |
|                       acc2_3_addr_reg_619                      |    2   |
|                       acc2_3_load_reg_699                      |   32   |
|                       acc2_4_addr_reg_625                      |    2   |
|                       acc2_4_load_reg_704                      |   32   |
|                       acc2_5_addr_reg_631                      |    2   |
|                       acc2_5_load_reg_709                      |   32   |
|                       acc2_6_addr_reg_637                      |    2   |
|                       acc2_6_load_reg_714                      |   32   |
|                       acc2_7_addr_reg_678                      |    2   |
|                       acc2_7_load_reg_719                      |   32   |
|                        acc2_addr_reg_601                       |    2   |
|                        acc2_load_reg_684                       |   32   |
|                        lshr_ln3_reg_511                        |    2   |
|                        mul1_i_i_reg_596                        |   32   |
|                       mul90_1_i_i_reg_643                      |   32   |
|                       mul90_2_i_i_reg_648                      |   32   |
|                       mul90_3_i_i_reg_653                      |   32   |
|                       mul90_4_i_i_reg_658                      |   32   |
|                       mul90_5_i_i_reg_663                      |   32   |
|                       mul90_6_i_i_reg_668                      |   32   |
|                       mul90_7_i_i_reg_673                      |   32   |
|                          n2_3_reg_488                          |    6   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246_reg_516|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_reg_521|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248_reg_526|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249_reg_531|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250_reg_536|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_reg_541|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252_reg_546|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253_reg_551|    8   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254_reg_556|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255_reg_561|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256_reg_566|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257_reg_571|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258_reg_576|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259_reg_581|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260_reg_586|   32   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261_reg_591|   32   |
|                           tmp_reg_507                          |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   889  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_168 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_211 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_270 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_280 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_290 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_300 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_310 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_320 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_330 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_340    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_346    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_352    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_358    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_364    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_370    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_376    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_382    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   640  ||  10.248 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2840  |  2805  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   216  |
|  Register |    -   |    -   |   889  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   10   |  3729  |  3021  |
+-----------+--------+--------+--------+--------+
