// Seed: 1162106148
module module_0 ();
  assign id_1 = id_1;
  logic [7:0] id_2, id_3, id_4;
  assign id_4[1] = (1'b0);
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(id_1),
        .id_4(1),
        .id_5(1'b0)
    ),
    id_6
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
  assign id_6 = id_4;
  always {id_6[1], 1, 1} <= 1'h0;
endmodule
