<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant - Hardware Design Engineer</title>
    <link rel="stylesheet" href="css/style.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&family=Fira+Code:wght@300;400;500&display=swap" rel="stylesheet">
</head>
<body>
    <!-- Loading Screen -->
    <div id="loader" class="loader">
        <div class="electric-atom">
            <div class="nucleus"></div>
            <div class="orbit"><div class="electron"></div></div>
            <div class="orbit"><div class="electron"></div></div>
            <div class="orbit"><div class="electron"></div></div>
        </div>
        <p class="loader-text">Booting Silicon...</p>
    </div>

    <!-- Animated Background -->
    <div class="animated-bg">
        <canvas id="neural-canvas"></canvas>
    </div>

    <!-- Top Navigation -->
    <header class="header">
        <nav class="top-nav">
            <a href="#hero" class="nav-link active" data-section="hero">Home</a>
            <a href="#about" class="nav-link" data-section="about">About</a>
            <a href="#education" class="nav-link" data-section="education">Education</a>
            <a href="#experience" class="nav-link" data-section="experience">Experience</a>
            <a href="#projects" class="nav-link" data-section="projects">Projects</a>
            <a href="#skills" class="nav-link" data-section="skills">Skills</a>
            <a href="#contact" class="nav-link" data-section="contact">Contact</a>
        </nav>
    </header>

    <!-- Main Content -->
    <main class="main-content">
        <!-- Hero Section -->
        <section id="hero" class="section hero-section">
            <div class="hero-content">
                <h1 class="hero-name">
                    <span class="name-part">Edidi</span>
                    <span class="name-part">Sai Anant</span>
                </h1>
                <div class="hero-title">
                    <span class="typing-text"></span>
                    <span class="cursor">|</span>
                </div>
                <p class="hero-description">
                    Master's candidate in Electrical Engineering with a strong foundation in semiconductor design, embedded systems, and hardware acceleration, passionate about pushing the boundaries of digital logic and system optimization.
                </p>
                <div class="hero-links">
                    <a href="mailto:esanant@u.nus.edu" class="hero-link"><i class="fas fa-envelope"></i><span>Email</span></a>
                    <a href="https://www.linkedin.com/in/sai-anant/" class="hero-link" target="_blank"><i class="fab fa-linkedin"></i><span>LinkedIn</span></a>
                    <a href="https://github.com/ESAnant" class="hero-link" target="_blank"><i class="fab fa-github"></i><span>GitHub</span></a>
                </div>
            </div>
        </section>

        <!-- About Me Section -->
        <section id="about" class="section about-section">
            <div class="section-container">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <div class="about-text">
                        <p>
                            I am a hardware design engineer with expertise in digital logic design, embedded systems, and semiconductor technologies. My journey is driven by a fascination with the intricate world of silicon and its endless possibilities for innovation.
                        </p>
                        <p>
                            With a strong foundation in <code>Verilog</code>, <code>SystemVerilog</code>, and various EDA tools, I specialize in creating efficient, scalable hardware solutions. My work spans from low-level RTL design to high-level system architecture, focusing on performance optimization and power efficiency. As a reliable, patient, and collaborative team player, I am committed to contributing to innovative projects and embracing challenges in a dynamic environment.
                        </p>
                        <div class="philosophy-card">
                            <i class="fas fa-lightbulb"></i>
                            <div>
                                <h4>Design Philosophy</h4>
                                <p>"Elegant simplicity in complex systems. Every gate matters, every clock cycle counts."</p>
                            </div>
                        </div>
                    </div>
                    <div class="about-stats">
                        <div class="stat-item">
                            <div class="stat-number" data-target="15">0</div>
                            <div class="stat-label">Projects Completed</div>
                        </div>
                        <div class="stat-item">
                            <div class="stat-number" data-target="3">0</div>
                            <div class="stat-label">Publications</div>
                        </div>
                        <div class="stat-item">
                            <div class="stat-number" data-target="8">0</div>
                            <div class="stat-label">Technologies Mastered</div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Education Section -->
        <section id="education" class="section education-section">
            <div class="section-container">
                <h2 class="section-title">Education</h2>
                <div class="timeline">
                    <div class="timeline-item">
                        <div class="timeline-marker"></div>
                        <div class="timeline-content">
                            <div class="education-card">
                                <div class="education-header">
                                    <h3>Master of Science, Electrical Engineering</h3>
                                    <span class="duration">2023 - 2025</span>
                                </div>
                                <p class="university">National University of Singapore</p>
                            </div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-marker"></div>
                        <div class="timeline-content">
                            <div class="education-card">
                                <div class="education-header">
                                    <h3>Bachelor of Technology, ECE</h3>
                                    <span class="duration">2019 - 2023</span>
                                </div>
                                <p class="university">SRM Institute of Science and Technology</p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience Section -->
        <section id="experience" class="section experience-section">
            <div class="section-container">
                <h2 class="section-title">Experience</h2>
                <div class="experience-grid">
                    <div class="experience-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="card-header">
                                    <h3>Graduate Assistant</h3>
                                    <span class="company">National University of Singapore</span>
                                </div>
                                <div class="card-tech">
                                    <span class="tech-tag">Microcontroller Programming</span>
                                    <span class="tech-tag">Computer Architecture</span>
                                </div>
                                <div class="card-duration">Aug 2024 - Present</div>
                            </div>
                            <div class="card-back">
                                <h4>Key Responsibilities:</h4>
                                <ul>
                                    <li>Oversee lab sessions for EE2028 and CG3207 courses.</li>
                                    <li>Assist with assignments, grading, and student guidance.</li>
                                    <li>Collaborate with faculty to overhaul lab materials and processes.</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                    <div class="experience-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="card-header">
                                    <h3>Project Intern</h3>
                                    <span class="company">Maven Silicon</span>
                                </div>
                                <div class="card-tech">
                                    <span class="tech-tag">Verilog</span>
                                    <span class="tech-tag">RTL Design</span>
                                    <span class="tech-tag">AHB/APB</span>
                                </div>
                                <div class="card-duration">Dec 2022 - Jan 2023</div>
                            </div>
                            <div class="card-back">
                                <h4>Key Achievements:</h4>
                                <ul>
                                    <li>Designed an AHB to APB bridge for seamless bus protocol communication.</li>
                                    <li>Advanced proficiency in writing robust, functional RTL code in Verilog.</li>
                                    <li>Interpreted RTL descriptions into gate-level schematics for design refinement.</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                    <div class="experience-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="card-header">
                                    <h3>Intern</h3>
                                    <span class="company">Sandeepani School of Embedded System Design</span>
                                </div>
                                <div class="card-tech">
                                    <span class="tech-tag">SystemVerilog</span>
                                    <span class="tech-tag">QuestaSim</span>
                                    <span class="tech-tag">UVM</span>
                                </div>
                                <div class="card-duration">Jun 2022 - Jul 2022</div>
                            </div>
                            <div class="card-back">
                                <h4>Key Achievements:</h4>
                                <ul>
                                    <li>Developed and verified a UART protocol using Verilog HDL.</li>
                                    <li>Executed in-depth functional verification of a Half Adder using SystemVerilog.</li>
                                    <li>Performed detailed functional coverage analysis using QuestaSim.</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section id="projects" class="section projects-section">
            <div class="section-container">
                <h2 class="section-title">Featured Projects</h2>
                <div class="projects-grid">
                    <div class="project-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="project-icon"><i class="fas fa-network-wired"></i></div>
                                <h3>VLSI Interconnect Modelling</h3>
                                <div class="project-tech"><span>Cadence Virtuoso</span><span>RC Models</span></div>
                            </div>
                            <div class="card-back">
                                <h4>VLSI Interconnect Modelling & Simulation</h4>
                                <p>Optimized processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm, focusing on energy-delay tradeoffs to improve system efficiency and signal integrity.</p>
                            </div>
                        </div>
                    </div>
                    <div class="project-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="project-icon"><i class="fas fa-drafting-compass"></i></div>
                                <h3>Standard Cell IP Development</h3>
                                <div class="project-tech"><span>Cadence Virtuoso</span><span>DRC/LVS</span></div>
                            </div>
                            <div class="card-back">
                                <h4>Digital Circuit Design and Standard Cell IP Development</h4>
                                <p>Created a ring oscillator Standard Cell IP in 40nm technology, leveraging hierarchical design to minimize area while optimizing for PVT variations, ensuring integrity via DRC and LVS standards.</p>
                            </div>
                        </div>
                    </div>
                    <div class="project-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="project-icon"><i class="fas fa-rocket"></i></div>
                                <h3>FPGA Hardware Accelerator</h3>
                                <div class="project-tech"><span>Xilinx Zynq</span><span>Verilog</span><span>HLS</span></div>
                            </div>
                            <div class="card-back">
                                <h4>FPGA Hardware Accelerator for MLP Neural Network</h4>
                                <p>Developed a hardware accelerator on a Xilinx Zynq-7000 FPGA, utilizing pipelining, loop unrolling, and array partitioning to achieve significant speed and efficiency gains for MLP inference.</p>
                            </div>
                        </div>
                    </div>
                    <div class="project-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <div class="project-icon"><i class="fas fa-memory"></i></div>
                                <h3>In-Memory Compute Circuit</h3>
                                <div class="project-tech"><span>NeuroSim</span><span>PyTorch</span><span>Quantization</span></div>
                            </div>
                            <div class="card-back">
                                <h4>In-Memory Compute Circuit for Neural Network Acceleration</h4>
                                <p>Designed an in-memory compute circuit using NeuroSim and MuMax3, focusing on quantization and optimization techniques to boost accuracy and efficiency in neural network computations.</p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>
        
        <!-- Skills Section -->
        <section id="skills" class="section skills-section">
            <div class="section-container">
                <h2 class="section-title">Technical Skills</h2>
                <div class="skills-showcase">
                    <div class="skills-category-card">
                        <h3><i class="fas fa-language"></i>Hardware Description Languages</h3>
                        <div class="skills-list">
                            <span>Verilog</span>
                            <span>SystemVerilog</span>
                            <span>VHDL</span>
                            <span>HLS</span>
                        </div>
                    </div>
                    <div class="skills-category-card">
                        <h3><i class="fas fa-tools"></i>EDA Tools</h3>
                        <div class="skills-list">
                            <span>Cadence Virtuoso</span>
                            <span>Xilinx Vivado</span>
                            <span>QuestaSim</span>
                            <span>Synopsys Tools</span>
                            <span>Xilinx Vitis</span>
                        </div>
                    </div>
                    <div class="skills-category-card">
                        <h3><i class="fas fa-code"></i>Programming & Scripting</h3>
                        <div class="skills-list">
                            <span>C/C++</span>
                            <span>Python</span>
                            <span>Assembly</span>
                            <span>Tcl</span>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Contact Section -->
        <section id="contact" class="section contact-section">
            <div class="section-container">
                <h2 class="section-title">Get In Touch</h2>
                <div class="contact-content">
                    <p>
                        I'm always open to discussing new projects, creative ideas, or opportunities to be part of an ambitious vision. Feel free to reach out.
                    </p>
                    <a href="./Edidi_Sai_Anant_Resume.pdf" class="contact-button" target="_blank">View My Resume</a>
                    <div class="contact-links">
                        <a href="mailto:esanant@u.nus.edu" aria-label="Email"><i class="fas fa-envelope"></i></a>
                        <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
                        <a href="https://github.com/ESAnant" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <script src="js/script.js"></script>
</body>
</html>
