*
*---- act defproc: cell::g0n1na_01ax1<> -----
* raw ports:  in[0] in[1] out
*
.subckt _8_8cell_8_8g0n1na_01ax1 in_20_3 in_21_3 out
*.PININFO in_20_3:I in_21_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (state-holding): pup_reff=0.4; pdn_reff=0.8
*
* --- end node flags ---
*
M0_ #6 in_20_3 Vdd Vdd pch W=0.3U L=0.06U
M1_ #fb7# out Vdd Vdd pch W=0.15U L=0.06U
M2_keeper #8 GND Vdd Vdd pch W=0.12U L=0.33U
M3_ #3 in_20_3 GND GND nch W=0.15U L=0.06U
M4_ #fb7# out GND GND nch W=0.15U L=0.06U
M5_keeper #9 Vdd GND GND nch W=0.12U L=1.14U
M6_ out in_21_3 #3 GND nch W=0.15U L=0.06U
M7_ out in_21_3 #6 Vdd pch W=0.3U L=0.06U
M8_keeper out #fb7# #8 Vdd pch W=0.12U L=0.06U
M9_keeper out #fb7# #9 GND nch W=0.12U L=0.06U
.ends
*---- end of process: g0n1na_01ax1<> -----
.subckt foo
xt_4cx0 t_4a t_4b t_4c _8_8cell_8_8g0n1na_01ax1
.ends
