5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param8.1.vcd -o param8.1.cdd -v param8.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param8.1.v 1 19 1
1 a 3 3000a 1 0 2 0 3 33 2a
3 0 foo "main.bar" param8.1.v 22 32 1
2 1 30 f0012 1 32 4 0 0 ZERO
2 2 30 b000b 1 1 4 0 0 a
2 3 30 b0012 2 9 20044 1 2 3 34 7002a
2 4 30 70007 0 1 400 0 0 b
2 5 30 70012 2 35 f006 3 4
1 SIZE 0 80000 1 0 31 0 32 33 5 0 0 0 0 0 0 0
1 ZERO 0 80000 1 0 31 0 32 33 0 0 0 0 0 0 0 0
1 a 23 1a 1 0 2 0 3 33 2a
1 b 28 30012 1 0 2 0 3 33 2a
4 5 5 5
3 1 main.$u0 "main.$u0" param8.1.v 0 17 1
