module wideexpr_00605(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = (s4)^~(s2);
  assign y2 = (u0)>>(s2);
  assign y3 = u3;
  assign y4 = $signed(s6);
  assign y5 = 1'sb1;
  assign y6 = {1{(((ctrl[6]?(+(-({{1'sb1,4'sb1000}})))<<<($signed(6'sb100110)):((((ctrl[3]?$signed(1'sb1):(1'sb1)-(s6)))>>($signed({u3})))<<<((-(s0))^((ctrl[7]?(5'sb00001)>>>(1'sb0):(5'sb01000)<<(s5)))))>>>(1'sb1)))-(s4))|(((((s3)<<((3'b100)^~({+(s6),(2'sb10)<<(s7),{6'b000010,s0},(ctrl[5]?u5:5'sb00001)})))&(-(~(-({1'sb0})))))^~(($signed({4{+(1'sb0)}}))>>>((((-(2'sb00))-((ctrl[0]?2'sb10:s3)))+(4'sb0000))&($signed(((ctrl[4]?2'sb00:s4))>(s0))))))^($signed((ctrl[1]?(ctrl[3]?-(s2):((ctrl[6]?$signed(s6):(3'sb010)<<<(s3)))<<<((ctrl[1]?-(s3):s4))):(ctrl[0]?-($signed((u5)>>(s6))):s5)))))}};
  assign y7 = 2'b00;
endmodule
