Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at mvm_noc_top_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/mvm_noc_top_mm_interconnect_0_router.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at axis_serdes_shims.sv(335): created implicit net for "dest_buffer_rdreq" File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/axis_serdes_shims.sv Line: 335
Warning (10236): Verilog HDL Implicit Net warning at axis_serdes_shims.sv(359): created implicit net for "dest_buffer_rdempty" File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/axis_serdes_shims.sv Line: 359
Warning (10236): Verilog HDL Implicit Net warning at rtl_mvm.v(146): created implicit net for "inst_fifo_almost_full" File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/rtl_mvm.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at rtl_mvm.v(177): created implicit net for "input_fifo_almost_full" File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/rtl_mvm.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at rtl_mvm.v(193): created implicit net for "reduction_fifo_almost_full" File: /home/advent2/quartus_projects/mvm_noc/hw/mvm_noc_top/synthesis/submodules/rtl_mvm.v Line: 193
