// Seed: 3544050980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd46,
    parameter id_8 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wor id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_2,
      id_1,
      id_5,
      id_6,
      id_7
  );
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire _id_8;
  ;
  wire [id_8  -  -1 : id_4] id_9;
  logic id_10 = id_1;
  assign id_6 = -1 - id_9;
  wire id_11;
  nand primCall (id_6, id_7, id_5, id_1, id_3, id_2);
  wire id_12;
  wire id_13;
  final $clog2(23);
  ;
  logic id_14;
endmodule
