$date
	Sat Oct 14 20:20:18 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 4 ! a [3:0] $end
$var reg 1 " E $end
$var reg 16 # d [15:0] $end
$var integer 32 $ i [31:0] $end
$scope module ef $end
$var wire 1 " E $end
$var wire 16 % d [15:0] $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$var wire 1 ) t4 $end
$var wire 4 * a [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
0(
0'
0&
b1 %
b0 $
b1 #
1"
b0 !
$end
#20000
b1 !
b1 *
1)
b10 #
b10 %
b1 $
#40000
b10 !
b10 *
1(
0)
b100 #
b100 %
b10 $
#60000
b11 !
b11 *
1)
b1000 #
b1000 %
b11 $
#80000
b100 !
b100 *
1'
0(
0)
b10000 #
b10000 %
b100 $
#100000
b101 !
b101 *
1)
b100000 #
b100000 %
b101 $
#120000
b110 !
b110 *
1(
0)
b1000000 #
b1000000 %
b110 $
#140000
b111 !
b111 *
1)
b10000000 #
b10000000 %
b111 $
#160000
b1000 !
b1000 *
1&
0'
0(
0)
b100000000 #
b100000000 %
b1000 $
#180000
b1001 !
b1001 *
1)
b1000000000 #
b1000000000 %
b1001 $
#200000
b1010 !
b1010 *
1(
0)
b10000000000 #
b10000000000 %
b1010 $
#220000
b1011 !
b1011 *
1)
b100000000000 #
b100000000000 %
b1011 $
#240000
b1100 !
b1100 *
1'
0(
0)
b1000000000000 #
b1000000000000 %
b1100 $
#260000
b1101 !
b1101 *
1)
b10000000000000 #
b10000000000000 %
b1101 $
#280000
b1110 !
b1110 *
1(
0)
b100000000000000 #
b100000000000000 %
b1110 $
#300000
b1111 !
b1111 *
1)
b1000000000000000 #
b1000000000000000 %
b1111 $
#320000
b10000 $
#350000
