#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+v2k' '+define+no_warning' '-sverilog' '+nospecify' '+notimingcheck' '-negdelay' '-q' '+lint=all,noSVA-NSVU,noVCDE,noUI,noSVA-CE,noSVA-DIU' '-LDFLAGS' '-Wl,--no-as-needed' '-debug_access+all' '-full64' '-timescale=1ns/10ps' '-debug_pp' '+incdir+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/jtag_dpi/common/tcp_server/+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/jtag_dpi/jtagdpi/+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/acc/+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/flash_model/+/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/qspi_flash/' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/jtag_dpi/common/tcp_server/tcp_server.cc' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/jtag_dpi/jtagdpi/jtagdpi.cc' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/jtag_dpi/jtagdpi/jtagdpi.sv' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/rom.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/spi.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/ram.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/gpio.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/timer.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/perips/uart.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/tinyriscv.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/ex.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/regs.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/id_ex.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/clint.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/if_id.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/div.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/pc_reg.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/defines.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/rib.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/csr_reg.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/ctrl.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/core/id.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/soc/tinyriscv_soc_top.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/dut/uart_rx_print.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/debug/jtag_dm.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/debug/uart_debug.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/debug/jtag_top.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/debug/jtag_driver.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/utils/gen_buf.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/utils/gen_dff.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/utils/full_handshake_rx.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/RTL/utils/full_handshake_tx.v' '/home/work/qcheng/riscv_openocd/riscv_openocd/SIM/run/../install/TB/chaos_soc_tb.v'  -static_dbgen_only -daidir=$1 2>&1
