{D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TOP

Top level modules:
	TOP

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/database.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module database

Top level modules:
	database

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module conv

Top level modules:
	conv

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/maxpooling.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module maxp

Top level modules:
	maxp

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/dense.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dense

Top level modules:
	dense

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module conv_TOP

Top level modules:
	conv_TOP

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/border.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module border

Top level modules:
	border

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module addressRAM

Top level modules:
	addressRAM

} {} {}} {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v} {1 {vlog -work work -stats=none {D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/result.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module result

Top level modules:
	result

} {} {}}
