INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:23:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 buffer121/fifo/Memory_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer122/dataReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.916ns (14.246%)  route 5.514ns (85.754%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2314, unset)         0.508     0.508    buffer121/fifo/clk
    SLICE_X34Y77         FDRE                                         r  buffer121/fifo/Memory_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer121/fifo/Memory_reg[0][5]/Q
                         net (fo=1, routed)           0.571     1.295    buffer121/fifo/fifo_out_0[5]
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.051     1.346 r  buffer121/fifo/Memory[1][0]_i_5/O
                         net (fo=3, routed)           0.225     1.571    buffer121/fifo/buffer121_outs[5]
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.129     1.700 f  buffer121/fifo/Memory[1][0]_i_2__19/O
                         net (fo=32, routed)          0.418     2.118    buffer127/fifo/Memory_reg[0][0]_6
    SLICE_X29Y77         LUT6 (Prop_lut6_I3_O)        0.043     2.161 f  buffer127/fifo/transmitValue_i_2__104/O
                         net (fo=8, routed)           0.361     2.521    buffer70/control/transmitValue_reg_5
    SLICE_X25Y81         LUT6 (Prop_lut6_I4_O)        0.043     2.564 f  buffer70/control/transmitValue_i_4__33/O
                         net (fo=13, routed)          0.844     3.408    control_merge10/tehb/control/fullReg_reg_8
    SLICE_X23Y95         LUT4 (Prop_lut4_I3_O)        0.050     3.458 r  control_merge10/tehb/control/transmitValue_i_4__32/O
                         net (fo=5, routed)           0.387     3.845    buffer137/control/transmitValue_reg_14
    SLICE_X24Y96         LUT6 (Prop_lut6_I4_O)        0.126     3.971 r  buffer137/control/transmitValue_i_2__29/O
                         net (fo=2, routed)           0.237     4.208    buffer137/control/fork96/control/blockStopArray[0]
    SLICE_X24Y96         LUT6 (Prop_lut6_I2_O)        0.043     4.251 f  buffer137/control/transmitValue_i_2__135/O
                         net (fo=13, routed)          0.384     4.635    buffer133/control/transmitValue_reg_13
    SLICE_X22Y96         LUT6 (Prop_lut6_I1_O)        0.043     4.678 r  buffer133/control/transmitValue_i_3__31/O
                         net (fo=4, routed)           0.452     5.131    buffer133/control/transmitValue_reg_1
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.043     5.174 f  buffer133/control/transmitValue_i_2__72/O
                         net (fo=5, routed)           0.398     5.572    fork92/control/generateBlocks[7].regblock/fullReg_i_3__18_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.043     5.615 r  fork92/control/generateBlocks[7].regblock/transmitValue_i_5__6/O
                         net (fo=2, routed)           0.472     6.087    fork92/control/generateBlocks[2].regblock/transmitValue_reg_3
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.043     6.130 r  fork92/control/generateBlocks[2].regblock/fullReg_i_3__18/O
                         net (fo=6, routed)           0.330     6.459    buffer120/control/transmitValue_reg_1
    SLICE_X11Y93         LUT6 (Prop_lut6_I3_O)        0.043     6.502 r  buffer120/control/dataReg[4]_i_1__7/O
                         net (fo=5, routed)           0.436     6.938    buffer122/E[0]
    SLICE_X17Y93         FDRE                                         r  buffer122/dataReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2314, unset)         0.483    10.183    buffer122/clk
    SLICE_X17Y93         FDRE                                         r  buffer122/dataReg_reg[4]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X17Y93         FDRE (Setup_fdre_C_CE)      -0.194     9.953    buffer122/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  3.015    




