// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception3243[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception3291[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<336>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3521>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<395>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r264, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd70, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r269, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r269, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd71, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.param.u32 	%r265, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r2, 9;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r270, %r3, %r1;
	or.b32  	%r271, %r270, %r5;
	mul.wide.u32 	%rd77, %r271, 4;
	add.s64 	%rd5, %rd71, %rd77;
	mov.u32 	%r272, 1;
	st.global.u32 	[%rd5], %r272;
	setp.lt.s32 	%p3, %r265, 0;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L117
	ld.param.u32 	%r266, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r266, %r265;
	setp.gt.s32 	%p5, %r266, 1024;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r267, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r266, %r265;
	and.b32  	%r273, %r6, 63;
	setp.ne.s32 	%p7, %r273, 0;
	setp.lt.s32 	%p8, %r267, 0;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L133
	ld.param.u32 	%r268, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r268, %r267;
	setp.lt.s32 	%p11, %r268, 129;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_190;
	bra.uni 	$L__BB0_6;
$L__BB0_190:                            // %pass51
	sub.s32 	%r274, %r268, %r267;
	mul.hi.s32 	%r275, %r6, 1374389535;
	shr.u32 	%r276, %r275, 31;
	shr.s32 	%r277, %r275, 3;
	add.s32 	%r278, %r277, %r276;
	setp.ne.s32 	%p13, %r274, %r278;
	@%p13 bra 	$L__BB0_6;
// %bb.191:                             // %pass102
	and.b32  	%r141, %r1, 3;
	shr.u32 	%r142, %r1, 2;
	mul.lo.s32 	%r279, %r141, %r142;
	and.b32  	%r280, %r279, 7;
	cvt.rn.f32.s32 	%f185, %r280;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p14, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p331, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p14 bra 	$L__BB0_203;
// %bb.192:
	@%p331 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_193;
$L__BB0_199:
	mov.b32 	%r144, %f750;
	and.b32  	%r281, %r144, 8388607;
	or.b32  	%r3474, %r281, 1065353216;
	mov.b32 	%f745, %r3474;
	add.s32 	%r282, %r144, -1073741824;
	and.b32  	%r3475, %r282, -8388608;
	setp.eq.s32 	%p21, %r3475, 0;
	@%p21 bra 	$L__BB0_202;
// %bb.200:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_201:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r283, %r3475, 192937984;
	add.s32 	%r284, %r3474, %r283;
	mov.b32 	%f197, %r284;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3475, %r3475, %r283;
	mov.b32 	%r3474, %f745;
	setp.ne.s32 	%p22, %r3475, 0;
	setp.ne.s32 	%p23, %r3474, 0;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_201;
$L__BB0_202:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p25, %r144, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p25;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_203;
$L__BB0_193:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r143, %f154;
	setp.lt.u32 	%p16, %r143, 1073741824;
	@%p16 bra 	$L__BB0_198;
// %bb.194:
	setp.lt.u32 	%p17, %r143, -2147483647;
	@%p17 bra 	$L__BB0_196;
// %bb.195:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p20, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p20;
	bra.uni 	$L__BB0_198;
$L__BB0_196:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p18, %f154, 0f40800000;
	@%p18 bra 	$L__BB0_198;
// %bb.197:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p19, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p19;
$L__BB0_198:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_203:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p26, %f206, 0f7F800000;
	mov.b32 	%r285, %f151;
	and.b32  	%r151, %r285, -2147483648;
	@%p26 bra 	$L__BB0_205;
// %bb.204:
	mov.b32 	%r286, %f746;
	or.b32  	%r287, %r151, %r286;
	mov.b32 	%f746, %r287;
$L__BB0_205:                            // %__nv_fmodf.exit
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r294, %f207;
	and.b32  	%r295, %r294, -2147483648;
	shl.b32 	%r154, %r1, 1;
	and.b32  	%r302, %r154, 2;
	mul.lo.s32 	%r155, %r302, %r142;
	cvt.rn.f32.s32 	%f239, %r155;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p34, %f726, 0f40000000;
	setp.gtu.f32 	%p332, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p34 bra 	$L__BB0_18;
// %bb.7:
	@%p332 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_8;
$L__BB0_14:
	mov.b32 	%r8, %f726;
	and.b32  	%r303, %r8, 8388607;
	or.b32  	%r3440, %r303, 1065353216;
	mov.b32 	%f705, %r3440;
	add.s32 	%r304, %r8, -1073741824;
	and.b32  	%r3441, %r304, -8388608;
	setp.eq.s32 	%p41, %r3441, 0;
	@%p41 bra 	$L__BB0_17;
// %bb.15:                              // %__nv_fmaf_rn.exit4.i.i.i2331.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_16:                             // %__nv_fmaf_rn.exit4.i.i.i2331
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r305, %r3441, 192937984;
	add.s32 	%r306, %r3440, %r305;
	mov.b32 	%f251, %r306;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3441, %r3441, %r305;
	mov.b32 	%r3440, %f705;
	setp.ne.s32 	%p42, %r3441, 0;
	setp.ne.s32 	%p43, %r3440, 0;
	and.pred  	%p44, %p42, %p43;
	@%p44 bra 	$L__BB0_16;
$L__BB0_17:                             // %__internal_fmodf_slowpath_mod.exit.i.i2333
	setp.gt.u32 	%p45, %r8, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p45;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_18;
$L__BB0_8:                              // %__nv_fast_fdividef.exit.i.i.i2310
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r7, %f2;
	setp.lt.u32 	%p36, %r7, 1073741824;
	@%p36 bra 	$L__BB0_13;
// %bb.9:
	setp.lt.u32 	%p37, %r7, -2147483647;
	@%p37 bra 	$L__BB0_11;
// %bb.10:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p40, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p40;
	bra.uni 	$L__BB0_13;
$L__BB0_11:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p38, %f2, 0f40800000;
	@%p38 bra 	$L__BB0_13;
// %bb.12:                              // %__nv_fmaf_rn.exit.i.i.i2314
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p39, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p39;
$L__BB0_13:                             // %__internal_fmodf_fastpath_quot.exit.i.i2317
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_18:                             // %__internal_fmodf_kernel.exit.i2336
	or.b32  	%r296, %r295, 1056964608;
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p46, %f260, 0f7F800000;
	mov.b32 	%r307, %f168;
	and.b32  	%r15, %r307, -2147483648;
	@%p46 bra 	$L__BB0_20;
// %bb.19:
	mov.b32 	%r308, %f706;
	or.b32  	%r309, %r15, %r308;
	mov.b32 	%f706, %r309;
$L__BB0_20:                             // %__nv_fmodf.exit2337
	mov.b32 	%f208, %r296;
	add.f32 	%f261, %f706, %f706;
	mov.b32 	%r310, %f261;
	and.b32  	%r311, %r310, -2147483648;
	or.b32  	%r312, %r311, 1056964608;
	add.s32 	%r318, %r155, %r142;
	cvt.rn.f32.s32 	%f291, %r318;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p54, %f730, 0f40000000;
	setp.gtu.f32 	%p333, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p54 bra 	$L__BB0_32;
// %bb.21:
	@%p333 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_22;
$L__BB0_28:
	mov.b32 	%r17, %f730;
	and.b32  	%r319, %r17, 8388607;
	or.b32  	%r3442, %r319, 1065353216;
	mov.b32 	%f709, %r3442;
	add.s32 	%r320, %r17, -1073741824;
	and.b32  	%r3443, %r320, -8388608;
	setp.eq.s32 	%p61, %r3443, 0;
	@%p61 bra 	$L__BB0_31;
// %bb.29:                              // %__nv_fmaf_rn.exit4.i.i.i2362.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_30:                             // %__nv_fmaf_rn.exit4.i.i.i2362
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r321, %r3443, 192937984;
	add.s32 	%r322, %r3442, %r321;
	mov.b32 	%f303, %r322;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3443, %r3443, %r321;
	mov.b32 	%r3442, %f709;
	setp.ne.s32 	%p62, %r3443, 0;
	setp.ne.s32 	%p63, %r3442, 0;
	and.pred  	%p64, %p62, %p63;
	@%p64 bra 	$L__BB0_30;
$L__BB0_31:                             // %__internal_fmodf_slowpath_mod.exit.i.i2364
	setp.gt.u32 	%p65, %r17, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p65;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_32;
$L__BB0_22:                             // %__nv_fast_fdividef.exit.i.i.i2341
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p56, %r16, 1073741824;
	@%p56 bra 	$L__BB0_27;
// %bb.23:
	setp.lt.u32 	%p57, %r16, -2147483647;
	@%p57 bra 	$L__BB0_25;
// %bb.24:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p60, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p60;
	bra.uni 	$L__BB0_27;
$L__BB0_25:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p58, %f21, 0f40800000;
	@%p58 bra 	$L__BB0_27;
// %bb.26:                              // %__nv_fmaf_rn.exit.i.i.i2345
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p59, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p59;
$L__BB0_27:                             // %__internal_fmodf_fastpath_quot.exit.i.i2348
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_32:                             // %__internal_fmodf_kernel.exit.i2367
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	mov.b32 	%f262, %r312;
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p66, %f312, 0f7F800000;
	mov.b32 	%r323, %f18;
	and.b32  	%r24, %r323, -2147483648;
	@%p66 bra 	$L__BB0_34;
// %bb.33:
	mov.b32 	%r324, %f710;
	or.b32  	%r325, %r24, %r324;
	mov.b32 	%f710, %r325;
$L__BB0_34:                             // %__nv_fmodf.exit2368
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p27, %f211, 0f4B000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r332, %f313;
	and.b32  	%r333, %r332, -2147483648;
	or.b32  	%r334, %r333, 1056964608;
	mov.b32 	%f314, %r334;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	mul.lo.s32 	%r27, %r154, %r142;
	and.b32  	%r340, %r27, 2;
	cvt.rn.f32.s32 	%f345, %r340;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p74, %f734, 0f40000000;
	setp.gtu.f32 	%p334, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p74 bra 	$L__BB0_46;
// %bb.35:
	@%p334 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_36;
$L__BB0_42:
	mov.b32 	%r29, %f734;
	and.b32  	%r341, %r29, 8388607;
	or.b32  	%r3444, %r341, 1065353216;
	mov.b32 	%f713, %r3444;
	add.s32 	%r342, %r29, -1073741824;
	and.b32  	%r3445, %r342, -8388608;
	setp.eq.s32 	%p81, %r3445, 0;
	@%p81 bra 	$L__BB0_45;
// %bb.43:                              // %__nv_fmaf_rn.exit4.i.i.i2393.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_44:                             // %__nv_fmaf_rn.exit4.i.i.i2393
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r343, %r3445, 192937984;
	add.s32 	%r344, %r3444, %r343;
	mov.b32 	%f357, %r344;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3445, %r3445, %r343;
	mov.b32 	%r3444, %f713;
	setp.ne.s32 	%p82, %r3445, 0;
	setp.ne.s32 	%p83, %r3444, 0;
	and.pred  	%p84, %p82, %p83;
	@%p84 bra 	$L__BB0_44;
$L__BB0_45:                             // %__internal_fmodf_slowpath_mod.exit.i.i2395
	setp.gt.u32 	%p85, %r29, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p85;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_46;
$L__BB0_36:                             // %__nv_fast_fdividef.exit.i.i.i2372
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r28, %f38;
	setp.lt.u32 	%p76, %r28, 1073741824;
	@%p76 bra 	$L__BB0_41;
// %bb.37:
	setp.lt.u32 	%p77, %r28, -2147483647;
	@%p77 bra 	$L__BB0_39;
// %bb.38:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p80, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p80;
	bra.uni 	$L__BB0_41;
$L__BB0_39:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p78, %f38, 0f40800000;
	@%p78 bra 	$L__BB0_41;
// %bb.40:                              // %__nv_fmaf_rn.exit.i.i.i2376
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p79, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p79;
$L__BB0_41:                             // %__internal_fmodf_fastpath_quot.exit.i.i2379
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_46:                             // %__internal_fmodf_kernel.exit.i2398
	selp.f32 	%f212, %f207, %f210, %p27;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p28, %f211, 0f3F000000;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p47, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p67, %f317, 0f4B000000;
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p86, %f366, 0f7F800000;
	mov.b32 	%r345, %f35;
	and.b32  	%r36, %r345, -2147483648;
	@%p86 bra 	$L__BB0_48;
// %bb.47:
	mov.b32 	%r346, %f714;
	or.b32  	%r347, %r36, %r346;
	mov.b32 	%f714, %r347;
$L__BB0_48:                             // %__nv_fmodf.exit2399
	selp.f32 	%f214, %f213, %f212, %p28;
	selp.f32 	%f266, %f261, %f264, %p47;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p48, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p67;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p68, %f317, 0f3F000000;
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r348, %f367;
	and.b32  	%r349, %r348, -2147483648;
	or.b32  	%r350, %r349, 1056964608;
	mov.b32 	%f368, %r350;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p87, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p87;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p88, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p88;
	cvt.rzi.s32.f32 	%r351, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r352, %r351, 1;
	setp.eq.b32 	%p89, %r352, 1;
	selp.f32 	%f386, %f384, %f385, %p89;
	selp.f32 	%f387, %f385, %f384, %p89;
	and.b32  	%r353, %r351, 2;
	setp.eq.s32 	%p90, %r353, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p90;
	add.s32 	%r354, %r351, 1;
	and.b32  	%r355, %r354, 2;
	setp.eq.s32 	%p91, %r355, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p92, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f721, %f394, %f389, %p92;
	abs.f32 	%f395, %f714;
	add.s32 	%r356, %r27, %r142;
	and.b32  	%r357, %r356, 3;
	cvt.rn.f32.s32 	%f397, %r357;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p94, %f738, 0f40000000;
	setp.gtu.f32 	%p335, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p94 bra 	$L__BB0_60;
// %bb.49:
	@%p335 bra 	$L__BB0_56;
	bra.uni 	$L__BB0_50;
$L__BB0_56:
	mov.b32 	%r38, %f738;
	and.b32  	%r358, %r38, 8388607;
	or.b32  	%r3446, %r358, 1065353216;
	mov.b32 	%f717, %r3446;
	add.s32 	%r359, %r38, -1073741824;
	and.b32  	%r3447, %r359, -8388608;
	setp.eq.s32 	%p101, %r3447, 0;
	@%p101 bra 	$L__BB0_59;
// %bb.57:                              // %__nv_fmaf_rn.exit4.i.i.i2424.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_58:                             // %__nv_fmaf_rn.exit4.i.i.i2424
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r360, %r3447, 192937984;
	add.s32 	%r361, %r3446, %r360;
	mov.b32 	%f409, %r361;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3447, %r3447, %r360;
	mov.b32 	%r3446, %f717;
	setp.ne.s32 	%p102, %r3447, 0;
	setp.ne.s32 	%p103, %r3446, 0;
	and.pred  	%p104, %p102, %p103;
	@%p104 bra 	$L__BB0_58;
$L__BB0_59:                             // %__internal_fmodf_slowpath_mod.exit.i.i2426
	setp.gt.u32 	%p105, %r38, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p105;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_60;
$L__BB0_50:                             // %__nv_fast_fdividef.exit.i.i.i2403
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r37, %f57;
	setp.lt.u32 	%p96, %r37, 1073741824;
	@%p96 bra 	$L__BB0_55;
// %bb.51:
	setp.lt.u32 	%p97, %r37, -2147483647;
	@%p97 bra 	$L__BB0_53;
// %bb.52:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p100, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p100;
	bra.uni 	$L__BB0_55;
$L__BB0_53:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p98, %f57, 0f40800000;
	@%p98 bra 	$L__BB0_55;
// %bb.54:                              // %__nv_fmaf_rn.exit.i.i.i2407
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p99, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p99;
$L__BB0_55:                             // %__internal_fmodf_fastpath_quot.exit.i.i2410
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_60:                             // %__internal_fmodf_kernel.exit.i2429
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f268, %f267, %f266, %p48;
	selp.f32 	%f320, %f319, %f318, %p68;
	selp.f32 	%f392, %f387, %f391, %p91;
	setp.gt.f32 	%p93, %f395, 0f4B800000;
	add.f32 	%f396, %f721, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p106, %f418, 0f7F800000;
	mov.b32 	%r362, %f54;
	and.b32  	%r45, %r362, -2147483648;
	@%p106 bra 	$L__BB0_62;
// %bb.61:
	mov.b32 	%r363, %f718;
	or.b32  	%r364, %r45, %r363;
	mov.b32 	%f718, %r364;
$L__BB0_62:                             // %__nv_fmodf.exit2430
	mul.f32 	%f216, %f215, %f215;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	selp.f32 	%f53, %f396, %f392, %p93;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r365, %f419;
	and.b32  	%r366, %r365, -2147483648;
	or.b32  	%r367, %r366, 1056964608;
	mov.b32 	%f420, %r367;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p107, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p107;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p108, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p108;
	cvt.rzi.s32.f32 	%r368, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r369, %r368, 1;
	setp.eq.b32 	%p109, %r369, 1;
	selp.f32 	%f438, %f436, %f437, %p109;
	selp.f32 	%f439, %f437, %f436, %p109;
	and.b32  	%r370, %r368, 2;
	setp.eq.s32 	%p110, %r370, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p110;
	add.s32 	%r371, %r368, 1;
	and.b32  	%r372, %r371, 2;
	setp.eq.s32 	%p111, %r372, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p111;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p112, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f723, %f446, %f441, %p112;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p113, %f447, 0f4B800000;
	add.f32 	%f448, %f723, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p113;
	and.b32  	%r46, %r1, 2;
	setp.eq.s32 	%p114, %r46, 0;
	mov.f32 	%f720, %f53;
	mov.f32 	%f722, %f72;
	@%p114 bra 	$L__BB0_64;
// %bb.63:                              // %L535
	neg.f32 	%f722, %f723;
	neg.f32 	%f720, %f721;
	mov.f32 	%f721, %f53;
	mov.f32 	%f723, %f72;
$L__BB0_64:                             // %L537
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	@%p14 bra 	$L__BB0_213;
// %bb.65:
	@%p331 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_66;
$L__BB0_209:
	mov.b32 	%r157, %f750;
	and.b32  	%r379, %r157, 8388607;
	or.b32  	%r3476, %r379, 1065353216;
	mov.b32 	%f749, %r3476;
	add.s32 	%r380, %r157, -1073741824;
	and.b32  	%r3477, %r380, -8388608;
	setp.eq.s32 	%p122, %r3477, 0;
	@%p122 bra 	$L__BB0_212;
// %bb.210:                             // %__nv_fmaf_rn.exit4.i.i.i2455.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_211:                            // %__nv_fmaf_rn.exit4.i.i.i2455
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r381, %r3477, 192937984;
	add.s32 	%r382, %r3476, %r381;
	mov.b32 	%f459, %r382;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3477, %r3477, %r381;
	mov.b32 	%r3476, %f749;
	setp.ne.s32 	%p123, %r3477, 0;
	setp.ne.s32 	%p124, %r3476, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_211;
$L__BB0_212:                            // %__internal_fmodf_slowpath_mod.exit.i.i2457
	setp.gt.u32 	%p126, %r157, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_213;
$L__BB0_66:                             // %__nv_fast_fdividef.exit.i.i.i2434
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r156, %f171;
	setp.lt.u32 	%p117, %r156, 1073741824;
	@%p117 bra 	$L__BB0_208;
// %bb.67:
	setp.lt.u32 	%p118, %r156, -2147483647;
	@%p118 bra 	$L__BB0_206;
// %bb.68:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p121, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p121;
	bra.uni 	$L__BB0_208;
$L__BB0_206:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p119, %f171, 0f40800000;
	@%p119 bra 	$L__BB0_208;
// %bb.207:                             // %__nv_fmaf_rn.exit.i.i.i2438
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p120, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p120;
$L__BB0_208:                            // %__internal_fmodf_fastpath_quot.exit.i.i2441
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_213:                            // %__internal_fmodf_kernel.exit.i2460
	cvt.rzi.s32.f32 	%r297, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p127, %f468, 0f7F800000;
	@%p127 bra 	$L__BB0_215;
// %bb.214:
	mov.b32 	%r383, %f750;
	or.b32  	%r384, %r151, %r383;
	mov.b32 	%f750, %r384;
$L__BB0_215:                            // %__nv_fmodf.exit2461
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r298, %r297, 1;
	cvt.rzi.s32.f32 	%r313, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r335, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	add.f32 	%f469, %f750, %f750;
	mov.b32 	%r391, %f469;
	and.b32  	%r392, %r391, -2147483648;
	or.b32  	%r393, %r392, 1056964608;
	mov.b32 	%f470, %r393;
	add.f32 	%f471, %f469, %f470;
	cvt.rzi.f32.f32 	%f472, %f471;
	abs.f32 	%f473, %f469;
	setp.gt.f32 	%p129, %f473, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p129;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p130, %f473, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p130;
	cvt.rzi.s32.f32 	%r394, %f476;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	mul.f32 	%f478, %f477, %f477;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r395, %r394, 1;
	@%p34 bra 	$L__BB0_80;
// %bb.69:
	@%p332 bra 	$L__BB0_76;
	bra.uni 	$L__BB0_70;
$L__BB0_76:
	mov.b32 	%r50, %f726;
	and.b32  	%r399, %r50, 8388607;
	or.b32  	%r3448, %r399, 1065353216;
	mov.b32 	%f725, %r3448;
	add.s32 	%r400, %r50, -1073741824;
	and.b32  	%r3449, %r400, -8388608;
	setp.eq.s32 	%p142, %r3449, 0;
	@%p142 bra 	$L__BB0_79;
// %bb.77:                              // %__nv_fmaf_rn.exit4.i.i.i2486.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_78:                             // %__nv_fmaf_rn.exit4.i.i.i2486
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r401, %r3449, 192937984;
	add.s32 	%r402, %r3448, %r401;
	mov.b32 	%f511, %r402;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3449, %r3449, %r401;
	mov.b32 	%r3448, %f725;
	setp.ne.s32 	%p143, %r3449, 0;
	setp.ne.s32 	%p144, %r3448, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_78;
$L__BB0_79:                             // %__internal_fmodf_slowpath_mod.exit.i.i2488
	setp.gt.u32 	%p146, %r50, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_80;
$L__BB0_70:                             // %__nv_fast_fdividef.exit.i.i.i2465
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r49, %f80;
	setp.lt.u32 	%p137, %r49, 1073741824;
	@%p137 bra 	$L__BB0_75;
// %bb.71:
	setp.lt.u32 	%p138, %r49, -2147483647;
	@%p138 bra 	$L__BB0_73;
// %bb.72:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p141, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p141;
	bra.uni 	$L__BB0_75;
$L__BB0_73:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p139, %f80, 0f40800000;
	@%p139 bra 	$L__BB0_75;
// %bb.74:                              // %__nv_fmaf_rn.exit.i.i.i2469
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p140, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p140;
$L__BB0_75:                             // %__internal_fmodf_fastpath_quot.exit.i.i2472
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_80:                             // %__internal_fmodf_kernel.exit.i2491
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p29, %r298, 1;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r314, %r313, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r336, %r335, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p131, %r395, 1;
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p147, %f520, 0f7F800000;
	@%p147 bra 	$L__BB0_82;
// %bb.81:
	mov.b32 	%r403, %f726;
	or.b32  	%r404, %r15, %r403;
	mov.b32 	%f726, %r404;
$L__BB0_82:                             // %__nv_fmodf.exit2492
	selp.f32 	%f226, %f224, %f225, %p29;
	and.b32  	%r299, %r297, 2;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p49, %r314, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p69, %r336, 1;
	selp.f32 	%f488, %f486, %f487, %p131;
	and.b32  	%r396, %r394, 2;
	add.f32 	%f521, %f726, %f726;
	mov.b32 	%r405, %f521;
	and.b32  	%r406, %r405, -2147483648;
	or.b32  	%r407, %r406, 1056964608;
	mov.b32 	%f522, %r407;
	add.f32 	%f523, %f521, %f522;
	cvt.rzi.f32.f32 	%f524, %f523;
	abs.f32 	%f525, %f521;
	setp.gt.f32 	%p149, %f525, 0f4B000000;
	selp.f32 	%f526, %f521, %f524, %p149;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p150, %f525, 0f3F000000;
	selp.f32 	%f528, %f527, %f526, %p150;
	cvt.rzi.s32.f32 	%r408, %f528;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	mul.f32 	%f530, %f529, %f529;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	and.b32  	%r409, %r408, 1;
	setp.eq.b32 	%p151, %r409, 1;
	@%p54 bra 	$L__BB0_94;
// %bb.83:
	@%p333 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_84;
$L__BB0_90:
	mov.b32 	%r58, %f730;
	and.b32  	%r413, %r58, 8388607;
	or.b32  	%r3450, %r413, 1065353216;
	mov.b32 	%f729, %r3450;
	add.s32 	%r414, %r58, -1073741824;
	and.b32  	%r3451, %r414, -8388608;
	setp.eq.s32 	%p162, %r3451, 0;
	@%p162 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i2517.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i2517
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r415, %r3451, 192937984;
	add.s32 	%r416, %r3450, %r415;
	mov.b32 	%f561, %r416;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3451, %r3451, %r415;
	mov.b32 	%r3450, %f729;
	setp.ne.s32 	%p163, %r3451, 0;
	setp.ne.s32 	%p164, %r3450, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i2519
	setp.gt.u32 	%p166, %r58, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_94;
$L__BB0_84:                             // %__nv_fast_fdividef.exit.i.i.i2496
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r57, %f97;
	setp.lt.u32 	%p157, %r57, 1073741824;
	@%p157 bra 	$L__BB0_89;
// %bb.85:
	setp.lt.u32 	%p158, %r57, -2147483647;
	@%p158 bra 	$L__BB0_87;
// %bb.86:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p161, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p161;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p159, %f97, 0f40800000;
	@%p159 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i2500
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p160, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p160;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i2503
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i2522
	setp.eq.s32 	%p30, %r299, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r300, %r297, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	selp.f32 	%f280, %f278, %f279, %p49;
	and.b32  	%r315, %r313, 2;
	selp.f32 	%f332, %f330, %f331, %p69;
	and.b32  	%r337, %r335, 2;
	setp.eq.s32 	%p132, %r396, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r397, %r394, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	selp.f32 	%f540, %f538, %f539, %p151;
	and.b32  	%r410, %r408, 2;
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p167, %f570, 0f7F800000;
	@%p167 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r417, %f730;
	or.b32  	%r418, %r24, %r417;
	mov.b32 	%f730, %r418;
$L__BB0_96:                             // %__nv_fmodf.exit2523
	selp.f32 	%f227, %f225, %f224, %p29;
	selp.f32 	%f229, %f226, %f228, %p30;
	and.b32  	%r301, %r300, 2;
	setp.eq.f32 	%p32, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	setp.eq.s32 	%p50, %r315, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r316, %r313, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p70, %r337, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r338, %r335, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p131;
	selp.f32 	%f491, %f488, %f490, %p132;
	and.b32  	%r398, %r397, 2;
	setp.eq.f32 	%p134, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	setp.eq.s32 	%p152, %r410, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r411, %r408, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%r425, %f571;
	and.b32  	%r426, %r425, -2147483648;
	or.b32  	%r427, %r426, 1056964608;
	mov.b32 	%f572, %r427;
	add.f32 	%f573, %f571, %f572;
	cvt.rzi.f32.f32 	%f574, %f573;
	abs.f32 	%f575, %f571;
	setp.gt.f32 	%p169, %f575, 0f4B000000;
	selp.f32 	%f576, %f571, %f574, %p169;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p170, %f575, 0f3F000000;
	selp.f32 	%f578, %f577, %f576, %p170;
	cvt.rzi.s32.f32 	%r428, %f578;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	and.b32  	%r429, %r428, 1;
	setp.eq.b32 	%p171, %r429, 1;
	selp.f32 	%f590, %f588, %f589, %p171;
	and.b32  	%r430, %r428, 2;
	setp.eq.s32 	%p172, %r430, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r431, %r428, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	@%p74 bra 	$L__BB0_108;
// %bb.97:
	@%p334 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_98;
$L__BB0_104:
	mov.b32 	%r68, %f734;
	and.b32  	%r433, %r68, 8388607;
	or.b32  	%r3452, %r433, 1065353216;
	mov.b32 	%f733, %r3452;
	add.s32 	%r434, %r68, -1073741824;
	and.b32  	%r3453, %r434, -8388608;
	setp.eq.s32 	%p182, %r3453, 0;
	@%p182 bra 	$L__BB0_107;
// %bb.105:                             // %__nv_fmaf_rn.exit4.i.i.i2548.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_106:                            // %__nv_fmaf_rn.exit4.i.i.i2548
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r435, %r3453, 192937984;
	add.s32 	%r436, %r3452, %r435;
	mov.b32 	%f613, %r436;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3453, %r3453, %r435;
	mov.b32 	%r3452, %f733;
	setp.ne.s32 	%p183, %r3453, 0;
	setp.ne.s32 	%p184, %r3452, 0;
	and.pred  	%p185, %p183, %p184;
	@%p185 bra 	$L__BB0_106;
$L__BB0_107:                            // %__internal_fmodf_slowpath_mod.exit.i.i2550
	setp.gt.u32 	%p186, %r68, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p186;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_108;
$L__BB0_98:                             // %__nv_fast_fdividef.exit.i.i.i2527
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r67, %f112;
	setp.lt.u32 	%p177, %r67, 1073741824;
	@%p177 bra 	$L__BB0_103;
// %bb.99:
	setp.lt.u32 	%p178, %r67, -2147483647;
	@%p178 bra 	$L__BB0_101;
// %bb.100:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p181, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p181;
	bra.uni 	$L__BB0_103;
$L__BB0_101:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p179, %f112, 0f40800000;
	@%p179 bra 	$L__BB0_103;
// %bb.102:                             // %__nv_fmaf_rn.exit.i.i.i2531
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p180, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p180;
$L__BB0_103:                            // %__internal_fmodf_fastpath_quot.exit.i.i2534
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_108:                            // %__internal_fmodf_kernel.exit.i2553
	setp.eq.s32 	%p31, %r301, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p32;
	abs.f32 	%f236, %f746;
	selp.f32 	%f281, %f279, %f278, %p49;
	selp.f32 	%f283, %f280, %f282, %p50;
	and.b32  	%r317, %r316, 2;
	setp.eq.f32 	%p52, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p69;
	selp.f32 	%f335, %f332, %f334, %p70;
	and.b32  	%r339, %r338, 2;
	setp.eq.f32 	%p72, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p133, %r398, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p134;
	abs.f32 	%f498, %f750;
	selp.f32 	%f541, %f539, %f538, %p151;
	selp.f32 	%f543, %f540, %f542, %p152;
	and.b32  	%r412, %r411, 2;
	setp.eq.f32 	%p154, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p171;
	selp.f32 	%f593, %f590, %f592, %p172;
	and.b32  	%r432, %r431, 2;
	setp.eq.f32 	%p174, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p187, %f622, 0f7F800000;
	@%p187 bra 	$L__BB0_110;
// %bb.109:
	mov.b32 	%r437, %f734;
	or.b32  	%r438, %r36, %r437;
	mov.b32 	%f734, %r438;
$L__BB0_110:                            // %__nv_fmodf.exit2554
	selp.f32 	%f232, %f227, %f231, %p31;
	setp.gt.f32 	%p33, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	setp.eq.s32 	%p51, %r317, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p52;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p71, %r339, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p72;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p133;
	setp.gt.f32 	%p135, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	setp.eq.s32 	%p153, %r412, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p154;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p173, %r432, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p174;
	abs.f32 	%f600, %f730;
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r439, %f623;
	and.b32  	%r440, %r439, -2147483648;
	or.b32  	%r441, %r440, 1056964608;
	mov.b32 	%f624, %r441;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p189, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p189;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p190, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p190;
	cvt.rzi.s32.f32 	%r442, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r443, %r442, 1;
	setp.eq.b32 	%p191, %r443, 1;
	selp.f32 	%f642, %f640, %f641, %p191;
	selp.f32 	%f643, %f641, %f640, %p191;
	and.b32  	%r444, %r442, 2;
	setp.eq.s32 	%p192, %r444, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p192;
	add.s32 	%r445, %r442, 1;
	and.b32  	%r446, %r445, 2;
	setp.eq.s32 	%p193, %r446, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p194, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f741, %f650, %f645, %p194;
	abs.f32 	%f651, %f734;
	@%p94 bra 	$L__BB0_122;
// %bb.111:
	@%p335 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_112;
$L__BB0_118:
	mov.b32 	%r76, %f738;
	and.b32  	%r447, %r76, 8388607;
	or.b32  	%r3454, %r447, 1065353216;
	mov.b32 	%f737, %r3454;
	add.s32 	%r448, %r76, -1073741824;
	and.b32  	%r3455, %r448, -8388608;
	setp.eq.s32 	%p202, %r3455, 0;
	@%p202 bra 	$L__BB0_121;
// %bb.119:                             // %__nv_fmaf_rn.exit4.i.i.i2579.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_120:                            // %__nv_fmaf_rn.exit4.i.i.i2579
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r449, %r3455, 192937984;
	add.s32 	%r450, %r3454, %r449;
	mov.b32 	%f663, %r450;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3455, %r3455, %r449;
	mov.b32 	%r3454, %f737;
	setp.ne.s32 	%p203, %r3455, 0;
	setp.ne.s32 	%p204, %r3454, 0;
	and.pred  	%p205, %p203, %p204;
	@%p205 bra 	$L__BB0_120;
$L__BB0_121:                            // %__internal_fmodf_slowpath_mod.exit.i.i2581
	setp.gt.u32 	%p206, %r76, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p206;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_122;
$L__BB0_112:                            // %__nv_fast_fdividef.exit.i.i.i2558
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r75, %f129;
	setp.lt.u32 	%p197, %r75, 1073741824;
	@%p197 bra 	$L__BB0_117;
// %bb.113:
	setp.lt.u32 	%p198, %r75, -2147483647;
	@%p198 bra 	$L__BB0_115;
// %bb.114:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p201, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p201;
	bra.uni 	$L__BB0_117;
$L__BB0_115:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p199, %f129, 0f40800000;
	@%p199 bra 	$L__BB0_117;
// %bb.116:                             // %__nv_fmaf_rn.exit.i.i.i2562
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p200, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p200;
$L__BB0_117:                            // %__internal_fmodf_fastpath_quot.exit.i.i2565
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_122:                            // %__internal_fmodf_kernel.exit.i2584
	selp.f32 	%f238, %f237, %f232, %p33;
	selp.f32 	%f286, %f281, %f285, %p51;
	setp.gt.f32 	%p53, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p71;
	setp.gt.f32 	%p73, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p135;
	selp.f32 	%f546, %f541, %f545, %p153;
	setp.gt.f32 	%p155, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p173;
	setp.gt.f32 	%p175, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	selp.f32 	%f648, %f643, %f647, %p193;
	setp.gt.f32 	%p195, %f651, 0f4B800000;
	add.f32 	%f652, %f741, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p207, %f672, 0f7F800000;
	@%p207 bra 	$L__BB0_124;
// %bb.123:
	mov.b32 	%r451, %f738;
	or.b32  	%r452, %r45, %r451;
	mov.b32 	%f738, %r452;
$L__BB0_124:                            // %__nv_fmodf.exit2585
	mov.b32 	%r290, %f238;
	mov.b32 	%r293, %f235;
	selp.f32 	%f17, %f290, %f286, %p53;
	selp.f32 	%f344, %f343, %f338, %p73;
	mov.b32 	%r387, %f500;
	mov.b32 	%r390, %f497;
	selp.f32 	%f95, %f550, %f546, %p155;
	selp.f32 	%f602, %f601, %f596, %p175;
	selp.f32 	%f127, %f652, %f648, %p195;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r453, %f673;
	and.b32  	%r454, %r453, -2147483648;
	or.b32  	%r455, %r454, 1056964608;
	mov.b32 	%f674, %r455;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p209, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p209;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p210, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p210;
	cvt.rzi.s32.f32 	%r456, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r457, %r456, 1;
	setp.eq.b32 	%p211, %r457, 1;
	selp.f32 	%f692, %f690, %f691, %p211;
	selp.f32 	%f693, %f691, %f690, %p211;
	and.b32  	%r458, %r456, 2;
	setp.eq.s32 	%p212, %r458, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p212;
	add.s32 	%r459, %r456, 1;
	and.b32  	%r460, %r459, 2;
	setp.eq.s32 	%p213, %r460, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p213;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p214, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f743, %f700, %f695, %p214;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p215, %f701, 0f4B800000;
	add.f32 	%f702, %f743, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p215;
	mov.f32 	%f740, %f127;
	mov.f32 	%f742, %f144;
	@%p114 bra 	$L__BB0_126;
// %bb.125:                             // %L828
	neg.f32 	%f742, %f743;
	neg.f32 	%f740, %f741;
	mov.f32 	%f741, %f127;
	mov.f32 	%f743, %f144;
$L__BB0_126:                            // %L830
	xor.b32  	%r289, %r293, -2147483648;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	mov.b32 	%r328, %f344;
	mov.b32 	%r327, %f17;
	mov.b32 	%r331, %f341;
	mov.b32 	%r330, %f16;
	mov.b32 	%r374, %f720;
	mov.b32 	%r375, %f722;
	mov.b32 	%r377, %f721;
	mov.b32 	%r378, %f723;
	xor.b32  	%r386, %r390, -2147483648;
	mov.b32 	%r421, %f602;
	mov.b32 	%r420, %f95;
	mov.b32 	%r424, %f599;
	mov.b32 	%r423, %f94;
	mov.b32 	%r462, %f740;
	mov.b32 	%r463, %f742;
	mov.b32 	%r465, %f741;
	mov.b32 	%r466, %f743;
	setp.gt.u32 	%p216, %r1, 15;
	mov.u32 	%r166, 999999999;
	@%p216 bra 	$L__BB0_128;
// %bb.127:                             // %L860
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	shl.b32 	%r468, %r1, 4;
	and.b32  	%r469, %r468, 240;
	or.b32  	%r470, %r469, %r4;
	mul.wide.u32 	%rd78, %r470, 4;
	add.s64 	%rd79, %rd1, %rd78;
	ld.global.u32 	%r471, [%rd79];
	cvt.s32.s16 	%r472, %r471;
	shr.s32 	%r473, %r471, 16;
	mul.lo.s32 	%r474, %r473, 546;
	mad.lo.s32 	%r166, %r472, 33, %r474;
$L__BB0_128:                            // %pass424
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	// begin inline asm
	cvt.rn.f16x2.f32 %r288, %r290, %r289;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r291, %r293, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r326, %r328, %r327;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r329, %r331, %r330;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r373, %r375, %r374;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r376, %r378, %r377;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r385, %r387, %r386;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r419, %r421, %r420;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r422, %r424, %r423;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r461, %r463, %r462;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r464, %r466, %r465;
	// end inline asm
	shl.b32 	%r476, %r1, 6;
	and.b32  	%r477, %r476, 192;
	shl.b32 	%r478, %r4, 1;
	shr.u32 	%r479, %r1, 3;
	bfe.u32 	%r480, %r1, 3, 1;
	and.b32  	%r481, %r478, 14;
	or.b32  	%r482, %r481, %r480;
	and.b32  	%r483, %r479, 2;
	and.b32  	%r484, %r142, 1;
	or.b32  	%r485, %r483, %r484;
	shl.b32 	%r486, %r485, 4;
	or.b32  	%r487, %r477, %r482;
	or.b32  	%r488, %r487, %r3;
	or.b32  	%r489, %r488, %r486;
	mul.wide.u32 	%rd80, %r489, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.u32 	%r167, [%rd81];
	ld.global.u32 	%r168, [%rd81+1024];
	shl.b32 	%r169, %r265, 19;
	shl.b32 	%r490, %r1, 2;
	and.b32  	%r170, %r490, 64;
	and.b32  	%r171, %r490, 60;
	shl.b32 	%r172, %r2, 7;
	and.b32  	%r173, %r1, 16;
	shr.u32 	%r491, %r1, 4;
	and.b32  	%r492, %r154, 30;
	or.b32  	%r493, %r492, %r491;
	mul.lo.s32 	%r494, %r493, 257;
	shr.u32 	%r495, %r4, 3;
	and.b32  	%r496, %r5, 224;
	mad.lo.s32 	%r497, %r495, 257, %r496;
	or.b32  	%r498, %r495, 2;
	mad.lo.s32 	%r499, %r498, 257, %r496;
	or.b32  	%r500, %r495, 4;
	mad.lo.s32 	%r501, %r500, 257, %r496;
	or.b32  	%r502, %r495, 6;
	mad.lo.s32 	%r503, %r502, 257, %r496;
	or.b32  	%r504, %r495, 8;
	mad.lo.s32 	%r505, %r504, 257, %r496;
	or.b32  	%r506, %r495, 10;
	mad.lo.s32 	%r507, %r506, 257, %r496;
	or.b32  	%r508, %r495, 12;
	mad.lo.s32 	%r509, %r508, 257, %r496;
	or.b32  	%r510, %r495, 14;
	mad.lo.s32 	%r511, %r510, 257, %r496;
	or.b32  	%r512, %r495, 16;
	mad.lo.s32 	%r513, %r512, 257, %r496;
	or.b32  	%r514, %r495, 18;
	mad.lo.s32 	%r515, %r514, 257, %r496;
	or.b32  	%r516, %r495, 20;
	mad.lo.s32 	%r517, %r516, 257, %r496;
	or.b32  	%r518, %r495, 22;
	mad.lo.s32 	%r519, %r518, 257, %r496;
	or.b32  	%r520, %r495, 24;
	mad.lo.s32 	%r521, %r520, 257, %r496;
	or.b32  	%r522, %r495, 26;
	mad.lo.s32 	%r523, %r522, 257, %r496;
	or.b32  	%r524, %r495, 28;
	mad.lo.s32 	%r525, %r524, 257, %r496;
	or.b32  	%r526, %r495, 30;
	mad.lo.s32 	%r527, %r526, 257, %r496;
	mul.lo.s32 	%r528, %r141, 2184;
	mad.lo.s32 	%r529, %r482, 33, %r528;
	mad.lo.s32 	%r530, %r485, 546, %r529;
	setp.lt.u32 	%p218, %r1, 4;
	setp.eq.s32 	%p219, %r142, 4;
	setp.eq.s32 	%p220, %r142, 5;
	or.b32  	%r531, %r481, %r491;
	bfe.s32 	%r532, %r1, 3, 1;
	and.b32  	%r533, %r532, 258;
	and.b32  	%r534, %r1, 1;
	neg.s32 	%r535, %r534;
	and.b32  	%r536, %r535, 2064;
	selp.b32 	%r537, 0, 1032, %p114;
	bfe.s32 	%r538, %r1, 2, 1;
	and.b32  	%r539, %r538, 516;
	or.b32  	%r540, %r536, %r533;
	or.b32  	%r541, %r540, %r537;
	or.b32  	%r542, %r541, %r539;
	and.b32  	%r543, %r490, 12;
	mul.lo.s32 	%r544, %r495, 258;
	and.b32  	%r545, %r4, 1;
	neg.s32 	%r546, %r545;
	and.b32  	%r547, %r546, 2064;
	bfe.s32 	%r548, %r4, 1, 1;
	and.b32  	%r549, %r548, 1032;
	bfe.s32 	%r550, %r4, 2, 1;
	and.b32  	%r551, %r550, 516;
	and.b32  	%r552, %r532, 4144;
	add.s32 	%r553, %r543, %r544;
	add.s32 	%r554, %r553, %r483;
	or.b32  	%r555, %r554, %r484;
	add.s32 	%r556, %r555, %r547;
	add.s32 	%r557, %r556, %r549;
	add.s32 	%r558, %r557, %r551;
	add.s32 	%r559, %r558, %r552;
	mul.wide.u32 	%rd82, %r559, 4;
	mov.u64 	%rd83, shmem;
	add.s64 	%rd6, %rd83, %rd82;
	add.s32 	%r560, %r559, 16;
	mul.wide.u32 	%rd84, %r560, 4;
	add.s64 	%rd7, %rd83, %rd84;
	shl.b32 	%r561, %r267, 21;
	or.b32  	%r562, %r173, %r5;
	and.b32  	%r563, %r1, 15;
	or.b32  	%r564, %r563, %r3;
	or.b32  	%r174, %r564, %r562;
	cvt.s64.s32 	%rd8, %r561;
	or.b32  	%r565, %r485, %r543;
	add.s32 	%r566, %r565, %r544;
	add.s32 	%r567, %r566, %r547;
	add.s32 	%r568, %r567, %r549;
	add.s32 	%r569, %r568, %r551;
	add.s32 	%r570, %r569, %r552;
	add.s32 	%r571, %r4, %r494;
	mul.wide.u32 	%rd85, %r571, 4;
	add.s64 	%rd9, %rd83, %rd85;
	cvt.u64.u32 	%rd86, %r4;
	cvt.u64.u32 	%rd10, %r494;
	add.s64 	%rd87, %rd10, %rd86;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd11, %rd83, %rd88;
	add.s32 	%r572, %r497, %r1;
	mul.wide.u32 	%rd89, %r572, 4;
	add.s64 	%rd12, %rd83, %rd89;
	add.s32 	%r573, %r499, %r1;
	mul.wide.u32 	%rd90, %r573, 4;
	add.s64 	%rd13, %rd83, %rd90;
	add.s32 	%r574, %r501, %r1;
	mul.wide.u32 	%rd91, %r574, 4;
	add.s64 	%rd14, %rd83, %rd91;
	add.s32 	%r575, %r503, %r1;
	mul.wide.u32 	%rd92, %r575, 4;
	add.s64 	%rd15, %rd83, %rd92;
	add.s32 	%r576, %r505, %r1;
	mul.wide.u32 	%rd93, %r576, 4;
	add.s64 	%rd16, %rd83, %rd93;
	add.s32 	%r577, %r507, %r1;
	mul.wide.u32 	%rd94, %r577, 4;
	add.s64 	%rd17, %rd83, %rd94;
	add.s32 	%r578, %r509, %r1;
	mul.wide.u32 	%rd95, %r578, 4;
	add.s64 	%rd18, %rd83, %rd95;
	add.s32 	%r579, %r511, %r1;
	mul.wide.u32 	%rd96, %r579, 4;
	add.s64 	%rd19, %rd83, %rd96;
	add.s32 	%r580, %r513, %r1;
	mul.wide.u32 	%rd97, %r580, 4;
	add.s64 	%rd20, %rd83, %rd97;
	add.s32 	%r581, %r515, %r1;
	mul.wide.u32 	%rd98, %r581, 4;
	add.s64 	%rd21, %rd83, %rd98;
	add.s32 	%r582, %r517, %r1;
	mul.wide.u32 	%rd99, %r582, 4;
	add.s64 	%rd22, %rd83, %rd99;
	add.s32 	%r583, %r519, %r1;
	mul.wide.u32 	%rd100, %r583, 4;
	add.s64 	%rd23, %rd83, %rd100;
	add.s32 	%r584, %r521, %r1;
	mul.wide.u32 	%rd101, %r584, 4;
	add.s64 	%rd24, %rd83, %rd101;
	add.s32 	%r585, %r523, %r1;
	mul.wide.u32 	%rd102, %r585, 4;
	add.s64 	%rd25, %rd83, %rd102;
	add.s32 	%r586, %r525, %r1;
	mul.wide.u32 	%rd103, %r586, 4;
	add.s64 	%rd26, %rd83, %rd103;
	add.s32 	%r587, %r527, %r1;
	mul.wide.u32 	%rd104, %r587, 4;
	add.s64 	%rd27, %rd83, %rd104;
	add.s32 	%r588, %r530, %r495;
	mul.wide.u32 	%rd105, %r588, 4;
	add.s64 	%rd28, %rd83, %rd105;
	add.s32 	%r589, %r530, %r498;
	mul.wide.u32 	%rd106, %r589, 4;
	add.s64 	%rd29, %rd83, %rd106;
	add.s32 	%r590, %r530, %r500;
	mul.wide.u32 	%rd107, %r590, 4;
	add.s64 	%rd30, %rd83, %rd107;
	add.s32 	%r591, %r530, %r502;
	mul.wide.u32 	%rd108, %r591, 4;
	add.s64 	%rd31, %rd83, %rd108;
	add.s32 	%r592, %r530, %r504;
	mul.wide.u32 	%rd109, %r592, 4;
	add.s64 	%rd32, %rd83, %rd109;
	add.s32 	%r593, %r530, %r506;
	mul.wide.u32 	%rd110, %r593, 4;
	add.s64 	%rd33, %rd83, %rd110;
	add.s32 	%r594, %r530, %r508;
	mul.wide.u32 	%rd111, %r594, 4;
	add.s64 	%rd34, %rd83, %rd111;
	add.s32 	%r595, %r530, %r510;
	mul.wide.u32 	%rd112, %r595, 4;
	add.s64 	%rd35, %rd83, %rd112;
	add.s32 	%r596, %r530, %r512;
	mul.wide.u32 	%rd113, %r596, 4;
	add.s64 	%rd36, %rd83, %rd113;
	add.s32 	%r597, %r530, %r514;
	mul.wide.u32 	%rd114, %r597, 4;
	add.s64 	%rd37, %rd83, %rd114;
	add.s32 	%r598, %r530, %r516;
	mul.wide.u32 	%rd115, %r598, 4;
	add.s64 	%rd38, %rd83, %rd115;
	add.s32 	%r599, %r530, %r518;
	mul.wide.u32 	%rd116, %r599, 4;
	add.s64 	%rd39, %rd83, %rd116;
	add.s32 	%r600, %r530, %r520;
	mul.wide.u32 	%rd117, %r600, 4;
	add.s64 	%rd40, %rd83, %rd117;
	add.s32 	%r601, %r530, %r522;
	mul.wide.u32 	%rd118, %r601, 4;
	add.s64 	%rd41, %rd83, %rd118;
	add.s32 	%r602, %r530, %r524;
	mul.wide.u32 	%rd119, %r602, 4;
	add.s64 	%rd42, %rd83, %rd119;
	add.s32 	%r603, %r530, %r526;
	mul.wide.u32 	%rd120, %r603, 4;
	add.s64 	%rd43, %rd83, %rd120;
	add.s32 	%r604, %r142, -1;
	setp.lt.u32 	%p221, %r604, 3;
	or.pred  	%p222, %p218, %p221;
	or.pred  	%p223, %p222, %p219;
	and.b32  	%r605, %r1, 24;
	setp.eq.s32 	%p224, %r605, 24;
	or.pred  	%p225, %p220, %p224;
	selp.b32 	%r175, 1145324612, -286331154, %p222;
	or.pred  	%p1, %p223, %p225;
	shl.b32 	%r606, %r495, 5;
	or.b32  	%r607, %r531, %r606;
	add.s32 	%r608, %r542, %r607;
	mul.wide.u32 	%rd121, %r608, 4;
	add.s64 	%rd44, %rd83, %rd121;
	cvt.u64.u32 	%rd122, %r607;
	cvt.u64.u32 	%rd123, %r542;
	add.s64 	%rd124, %rd123, %rd122;
	shl.b64 	%rd125, %rd124, 2;
	add.s64 	%rd46, %rd83, %rd125;
	shl.b32 	%r609, %r498, 5;
	or.b32  	%r610, %r531, %r609;
	add.s32 	%r611, %r542, %r610;
	mul.wide.u32 	%rd126, %r611, 4;
	add.s64 	%rd47, %rd83, %rd126;
	cvt.u64.u32 	%rd127, %r610;
	add.s64 	%rd128, %rd123, %rd127;
	shl.b64 	%rd129, %rd128, 2;
	add.s64 	%rd49, %rd83, %rd129;
	shl.b32 	%r612, %r500, 5;
	or.b32  	%r613, %r531, %r612;
	add.s32 	%r614, %r542, %r613;
	mul.wide.u32 	%rd130, %r614, 4;
	add.s64 	%rd50, %rd83, %rd130;
	cvt.u64.u32 	%rd131, %r613;
	add.s64 	%rd132, %rd123, %rd131;
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd52, %rd83, %rd133;
	shl.b32 	%r615, %r502, 5;
	or.b32  	%r616, %r531, %r615;
	add.s32 	%r617, %r542, %r616;
	mul.wide.u32 	%rd134, %r617, 4;
	add.s64 	%rd53, %rd83, %rd134;
	cvt.u64.u32 	%rd135, %r616;
	add.s64 	%rd136, %rd123, %rd135;
	shl.b64 	%rd137, %rd136, 2;
	add.s64 	%rd55, %rd83, %rd137;
	add.s32 	%r618, %r570, 32;
	mul.wide.u32 	%rd138, %r618, 4;
	add.s64 	%rd56, %rd83, %rd138;
	add.s32 	%r619, %r570, 48;
	mul.wide.u32 	%rd139, %r619, 4;
	add.s64 	%rd57, %rd83, %rd139;
	add.s32 	%r620, %r570, 64;
	mul.wide.u32 	%rd140, %r620, 4;
	add.s64 	%rd58, %rd83, %rd140;
	add.s32 	%r621, %r570, 80;
	mul.wide.u32 	%rd141, %r621, 4;
	add.s64 	%rd59, %rd83, %rd141;
	add.s32 	%r622, %r570, 96;
	mul.wide.u32 	%rd142, %r622, 4;
	add.s64 	%rd60, %rd83, %rd142;
	add.s32 	%r623, %r570, 112;
	mul.wide.u32 	%rd143, %r623, 4;
	add.s64 	%rd61, %rd83, %rd143;
	add.s32 	%r624, %r570, 128;
	mul.wide.u32 	%rd144, %r624, 4;
	add.s64 	%rd62, %rd83, %rd144;
	add.s32 	%r625, %r570, 144;
	mul.wide.u32 	%rd145, %r625, 4;
	add.s64 	%rd63, %rd83, %rd145;
	add.s32 	%r626, %r570, 160;
	mul.wide.u32 	%rd146, %r626, 4;
	add.s64 	%rd64, %rd83, %rd146;
	add.s32 	%r627, %r570, 176;
	mul.wide.u32 	%rd147, %r627, 4;
	add.s64 	%rd65, %rd83, %rd147;
	add.s32 	%r628, %r570, 192;
	mul.wide.u32 	%rd148, %r628, 4;
	add.s64 	%rd66, %rd83, %rd148;
	add.s32 	%r629, %r570, 208;
	mul.wide.u32 	%rd149, %r629, 4;
	add.s64 	%rd67, %rd83, %rd149;
	add.s32 	%r630, %r570, 224;
	mul.wide.u32 	%rd150, %r630, 4;
	add.s64 	%rd68, %rd83, %rd150;
	add.s32 	%r631, %r570, 240;
	mul.wide.u32 	%rd151, %r631, 4;
	add.s64 	%rd69, %rd83, %rd151;
	mov.u32 	%r86, 0;
	setp.eq.s32 	%p227, %r173, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3468, %r86;
	mov.u32 	%r3501, %r86;
	mov.u32 	%r3470, %r86;
	bra.uni 	$L__BB0_216;
$L__BB0_188:                            // %L38888
                                        //   in Loop: Header=BB0_216 Depth=1
	add.s32 	%r140, %r86, 64;
	setp.ne.s32 	%p330, %r86, 448;
	mov.u32 	%r86, %r140;
	@%p330 bra 	$L__BB0_216;
	bra.uni 	$L__BB0_189;
$L__BB0_216:                            // %L1289
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_218 Depth 2
                                        //     Child Loop BB0_155 Depth 2
	add.s32 	%r632, %r86, %r265;
	setp.lt.s32 	%p226, %r632, %r266;
	@%p226 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_189;
$L__BB0_217:                            // %pass619
                                        //   in Loop: Header=BB0_216 Depth=1
	cvt.u32.u64 	%r826, %rd10;
	or.b32  	%r827, %r86, %r4;
	shl.b32 	%r828, %r827, 19;
	and.b32  	%r829, %r828, 242745344;
	or.b32  	%r830, %r829, %r170;
	or.b32  	%r831, %r830, %r171;
	or.b32  	%r832, %r831, %r172;
	add.s32 	%r833, %r832, %r169;
	shr.s32 	%r834, %r833, 31;
	shr.u32 	%r835, %r834, 4;
	add.s32 	%r836, %r833, %r835;
	shr.s32 	%r837, %r836, 28;
	setp.lt.s32 	%p228, %r833, 0;
	and.b32  	%r838, %r836, -268435456;
	setp.ne.s32 	%p229, %r838, %r833;
	and.pred  	%p230, %p228, %p229;
	selp.u32 	%r839, 1, 0, %p230;
	sub.s32 	%r840, %r839, %r837;
	shl.b32 	%r841, %r840, 28;
	add.s32 	%r842, %r841, %r833;
	mul.wide.s32 	%rd152, %r842, 4;
	add.s64 	%rd153, %rd3, %rd152;
	ld.global.v4.u32 	{%r843, %r844, %r845, %r846}, [%rd153];
	or.b32  	%r847, %r827, 16;
	shl.b32 	%r848, %r847, 19;
	and.b32  	%r849, %r848, 251133952;
	or.b32  	%r850, %r849, %r170;
	or.b32  	%r851, %r850, %r171;
	or.b32  	%r852, %r851, %r172;
	add.s32 	%r853, %r852, %r169;
	shr.s32 	%r854, %r853, 31;
	shr.u32 	%r855, %r854, 4;
	add.s32 	%r856, %r853, %r855;
	shr.s32 	%r857, %r856, 28;
	setp.lt.s32 	%p231, %r853, 0;
	and.b32  	%r858, %r856, -268435456;
	setp.ne.s32 	%p232, %r858, %r853;
	and.pred  	%p233, %p231, %p232;
	selp.u32 	%r859, 1, 0, %p233;
	sub.s32 	%r860, %r859, %r857;
	shl.b32 	%r861, %r860, 28;
	add.s32 	%r862, %r861, %r853;
	mul.wide.s32 	%rd154, %r862, 4;
	add.s64 	%rd155, %rd3, %rd154;
	ld.global.v4.u32 	{%r863, %r864, %r865, %r866}, [%rd155];
	and.b32  	%r867, %r86, 448;
	or.b32  	%r868, %r4, %r867;
	shl.b32 	%r869, %r868, 19;
	or.b32  	%r870, %r869, %r170;
	or.b32  	%r871, %r870, %r171;
	or.b32  	%r872, %r871, %r172;
	or.b32  	%r873, %r872, 16777216;
	add.s32 	%r874, %r873, %r169;
	shr.s32 	%r875, %r874, 31;
	shr.u32 	%r876, %r875, 4;
	add.s32 	%r877, %r874, %r876;
	shr.s32 	%r878, %r877, 28;
	setp.lt.s32 	%p234, %r874, 0;
	and.b32  	%r879, %r877, -268435456;
	setp.ne.s32 	%p235, %r879, %r874;
	and.pred  	%p236, %p234, %p235;
	selp.u32 	%r880, 1, 0, %p236;
	sub.s32 	%r881, %r880, %r878;
	shl.b32 	%r882, %r881, 28;
	add.s32 	%r883, %r882, %r874;
	mul.wide.s32 	%rd156, %r883, 4;
	add.s64 	%rd157, %rd3, %rd156;
	ld.global.v4.u32 	{%r884, %r885, %r886, %r887}, [%rd157];
	or.b32  	%r888, %r872, 25165824;
	add.s32 	%r889, %r888, %r169;
	shr.s32 	%r890, %r889, 31;
	shr.u32 	%r891, %r890, 4;
	add.s32 	%r892, %r889, %r891;
	shr.s32 	%r893, %r892, 28;
	setp.lt.s32 	%p237, %r889, 0;
	and.b32  	%r894, %r892, -268435456;
	setp.ne.s32 	%p238, %r894, %r889;
	and.pred  	%p239, %p237, %p238;
	selp.u32 	%r895, 1, 0, %p239;
	sub.s32 	%r896, %r895, %r893;
	shl.b32 	%r897, %r896, 28;
	add.s32 	%r898, %r897, %r889;
	mul.wide.s32 	%rd158, %r898, 4;
	add.s64 	%rd159, %rd3, %rd158;
	ld.global.v4.u32 	{%r899, %r900, %r901, %r902}, [%rd159];
	selp.b32 	%r903, %r845, %r843, %p227;
	shfl.sync.bfly.b32	%r904, %r903, 16, 31, -1;
	selp.b32 	%r635, %r843, %r904, %p227;
	selp.b32 	%r640, %r904, %r845, %p227;
	selp.b32 	%r905, %r846, %r844, %p227;
	shfl.sync.bfly.b32	%r906, %r905, 16, 31, -1;
	selp.b32 	%r643, %r844, %r906, %p227;
	selp.b32 	%r648, %r906, %r846, %p227;
	selp.b32 	%r907, %r865, %r863, %p227;
	shfl.sync.bfly.b32	%r908, %r907, 16, 31, -1;
	selp.b32 	%r651, %r863, %r908, %p227;
	selp.b32 	%r656, %r908, %r865, %p227;
	selp.b32 	%r909, %r866, %r864, %p227;
	shfl.sync.bfly.b32	%r910, %r909, 16, 31, -1;
	selp.b32 	%r659, %r864, %r910, %p227;
	selp.b32 	%r664, %r910, %r866, %p227;
	selp.b32 	%r911, %r886, %r884, %p227;
	shfl.sync.bfly.b32	%r912, %r911, 16, 31, -1;
	selp.b32 	%r667, %r884, %r912, %p227;
	selp.b32 	%r672, %r912, %r886, %p227;
	selp.b32 	%r913, %r887, %r885, %p227;
	shfl.sync.bfly.b32	%r914, %r913, 16, 31, -1;
	selp.b32 	%r675, %r885, %r914, %p227;
	selp.b32 	%r680, %r914, %r887, %p227;
	selp.b32 	%r915, %r901, %r899, %p227;
	shfl.sync.bfly.b32	%r916, %r915, 16, 31, -1;
	selp.b32 	%r683, %r899, %r916, %p227;
	selp.b32 	%r688, %r916, %r901, %p227;
	selp.b32 	%r917, %r902, %r900, %p227;
	shfl.sync.bfly.b32	%r918, %r917, 16, 31, -1;
	selp.b32 	%r691, %r900, %r918, %p227;
	selp.b32 	%r696, %r918, %r902, %p227;
	shl.b32 	%r636, %r640, 4;
	mov.u32 	%r634, 252645135;
	// begin inline asm
	lop3.b32 %r698, %r634, %r635, %r636, 202;
	// end inline asm
	shr.u32 	%r639, %r635, 4;
	// begin inline asm
	lop3.b32 %r714, %r634, %r639, %r640, 202;
	// end inline asm
	shl.b32 	%r644, %r648, 4;
	// begin inline asm
	lop3.b32 %r706, %r634, %r643, %r644, 202;
	// end inline asm
	shr.u32 	%r647, %r643, 4;
	// begin inline asm
	lop3.b32 %r722, %r634, %r647, %r648, 202;
	// end inline asm
	shl.b32 	%r652, %r656, 4;
	// begin inline asm
	lop3.b32 %r730, %r634, %r651, %r652, 202;
	// end inline asm
	shr.u32 	%r655, %r651, 4;
	// begin inline asm
	lop3.b32 %r746, %r634, %r655, %r656, 202;
	// end inline asm
	shl.b32 	%r660, %r664, 4;
	// begin inline asm
	lop3.b32 %r738, %r634, %r659, %r660, 202;
	// end inline asm
	shr.u32 	%r663, %r659, 4;
	// begin inline asm
	lop3.b32 %r754, %r634, %r663, %r664, 202;
	// end inline asm
	shl.b32 	%r668, %r672, 4;
	// begin inline asm
	lop3.b32 %r699, %r634, %r667, %r668, 202;
	// end inline asm
	shr.u32 	%r671, %r667, 4;
	// begin inline asm
	lop3.b32 %r715, %r634, %r671, %r672, 202;
	// end inline asm
	shl.b32 	%r676, %r680, 4;
	// begin inline asm
	lop3.b32 %r707, %r634, %r675, %r676, 202;
	// end inline asm
	shr.u32 	%r679, %r675, 4;
	// begin inline asm
	lop3.b32 %r723, %r634, %r679, %r680, 202;
	// end inline asm
	shl.b32 	%r684, %r688, 4;
	// begin inline asm
	lop3.b32 %r731, %r634, %r683, %r684, 202;
	// end inline asm
	shr.u32 	%r687, %r683, 4;
	// begin inline asm
	lop3.b32 %r747, %r634, %r687, %r688, 202;
	// end inline asm
	shl.b32 	%r692, %r696, 4;
	// begin inline asm
	lop3.b32 %r739, %r634, %r691, %r692, 202;
	// end inline asm
	shr.u32 	%r695, %r691, 4;
	// begin inline asm
	lop3.b32 %r755, %r634, %r695, %r696, 202;
	// end inline asm
	mov.u32 	%r700, 25152;
	// begin inline asm
	prmt.b32 %r762, %r698, %r699, %r700;
	// end inline asm
	mov.u32 	%r704, 29521;
	// begin inline asm
	prmt.b32 %r794, %r698, %r699, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r770, %r706, %r707, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r802, %r706, %r707, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r714, %r715, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r795, %r714, %r715, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r771, %r722, %r723, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r803, %r722, %r723, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r778, %r730, %r731, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r810, %r730, %r731, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r786, %r738, %r739, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r818, %r738, %r739, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r779, %r746, %r747, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r811, %r746, %r747, %r704;
	// end inline asm
	// begin inline asm
	prmt.b32 %r787, %r754, %r755, %r700;
	// end inline asm
	// begin inline asm
	prmt.b32 %r819, %r754, %r755, %r704;
	// end inline asm
	mov.u32 	%r820, 21520;
	// begin inline asm
	prmt.b32 %r761, %r762, %r763, %r820;
	// end inline asm
	mov.u32 	%r824, 30258;
	// begin inline asm
	prmt.b32 %r765, %r762, %r763, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r769, %r770, %r771, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r773, %r770, %r771, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r777, %r778, %r779, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r781, %r778, %r779, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r785, %r786, %r787, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r786, %r787, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r793, %r794, %r795, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r797, %r794, %r795, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r801, %r802, %r803, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r805, %r802, %r803, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r809, %r810, %r811, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r813, %r810, %r811, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r817, %r818, %r819, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r821, %r818, %r819, %r824;
	// end inline asm
	st.shared.u32 	[%rd9], %r761;
	st.shared.u32 	[%rd11+512], %r769;
	st.shared.u32 	[%rd11+256], %r765;
	st.shared.u32 	[%rd11+768], %r773;
	and.b32  	%r919, %r847, 31;
	add.s32 	%r920, %r919, %r826;
	mul.wide.u32 	%rd160, %r920, 4;
	add.s64 	%rd162, %rd83, %rd160;
	st.shared.u32 	[%rd162], %r777;
	cvt.u64.u32 	%rd163, %r919;
	add.s64 	%rd164, %rd10, %rd163;
	shl.b64 	%rd165, %rd164, 2;
	add.s64 	%rd166, %rd83, %rd165;
	st.shared.u32 	[%rd166+512], %r785;
	st.shared.u32 	[%rd166+256], %r781;
	st.shared.u32 	[%rd166+768], %r789;
	st.shared.u32 	[%rd11+128], %r793;
	st.shared.u32 	[%rd11+640], %r801;
	st.shared.u32 	[%rd11+384], %r797;
	st.shared.u32 	[%rd11+896], %r805;
	st.shared.u32 	[%rd166+128], %r809;
	st.shared.u32 	[%rd166+640], %r817;
	st.shared.u32 	[%rd166+384], %r813;
	st.shared.u32 	[%rd166+896], %r821;
	bar.sync 	0;
	ld.shared.u32 	%r921, [%rd12];
	ld.shared.u32 	%r922, [%rd13];
	ld.shared.u32 	%r923, [%rd14];
	ld.shared.u32 	%r924, [%rd15];
	ld.shared.u32 	%r925, [%rd16];
	ld.shared.u32 	%r926, [%rd17];
	ld.shared.u32 	%r927, [%rd18];
	ld.shared.u32 	%r928, [%rd19];
	ld.shared.u32 	%r929, [%rd20];
	ld.shared.u32 	%r930, [%rd21];
	ld.shared.u32 	%r931, [%rd22];
	ld.shared.u32 	%r932, [%rd23];
	ld.shared.u32 	%r933, [%rd24];
	ld.shared.u32 	%r934, [%rd25];
	ld.shared.u32 	%r935, [%rd26];
	ld.shared.u32 	%r936, [%rd27];
	bar.sync 	0;
	shfl.sync.idx.b32	%r937, %r166, 0, 31, -1;
	shfl.sync.idx.b32	%r938, %r166, 1, 31, -1;
	shfl.sync.idx.b32	%r939, %r166, 2, 31, -1;
	shfl.sync.idx.b32	%r940, %r166, 3, 31, -1;
	shfl.sync.idx.b32	%r941, %r166, 4, 31, -1;
	shfl.sync.idx.b32	%r942, %r166, 5, 31, -1;
	shfl.sync.idx.b32	%r943, %r166, 6, 31, -1;
	shfl.sync.idx.b32	%r944, %r166, 7, 31, -1;
	shfl.sync.idx.b32	%r945, %r166, 8, 31, -1;
	shfl.sync.idx.b32	%r946, %r166, 9, 31, -1;
	shfl.sync.idx.b32	%r947, %r166, 10, 31, -1;
	shfl.sync.idx.b32	%r948, %r166, 11, 31, -1;
	shfl.sync.idx.b32	%r949, %r166, 12, 31, -1;
	shfl.sync.idx.b32	%r950, %r166, 13, 31, -1;
	shfl.sync.idx.b32	%r951, %r166, 14, 31, -1;
	shfl.sync.idx.b32	%r952, %r166, 15, 31, -1;
	add.s32 	%r953, %r937, %r1;
	mul.wide.s32 	%rd167, %r953, 4;
	add.s64 	%rd168, %rd83, %rd167;
	st.shared.u32 	[%rd168], %r921;
	add.s32 	%r954, %r938, %r1;
	mul.wide.s32 	%rd169, %r954, 4;
	add.s64 	%rd170, %rd83, %rd169;
	st.shared.u32 	[%rd170], %r922;
	add.s32 	%r955, %r939, %r1;
	mul.wide.s32 	%rd171, %r955, 4;
	add.s64 	%rd172, %rd83, %rd171;
	st.shared.u32 	[%rd172], %r923;
	add.s32 	%r956, %r940, %r1;
	mul.wide.s32 	%rd173, %r956, 4;
	add.s64 	%rd174, %rd83, %rd173;
	st.shared.u32 	[%rd174], %r924;
	add.s32 	%r957, %r941, %r1;
	mul.wide.s32 	%rd175, %r957, 4;
	add.s64 	%rd176, %rd83, %rd175;
	st.shared.u32 	[%rd176], %r925;
	add.s32 	%r958, %r942, %r1;
	mul.wide.s32 	%rd177, %r958, 4;
	add.s64 	%rd178, %rd83, %rd177;
	st.shared.u32 	[%rd178], %r926;
	add.s32 	%r959, %r943, %r1;
	mul.wide.s32 	%rd179, %r959, 4;
	add.s64 	%rd180, %rd83, %rd179;
	st.shared.u32 	[%rd180], %r927;
	add.s32 	%r960, %r944, %r1;
	mul.wide.s32 	%rd181, %r960, 4;
	add.s64 	%rd182, %rd83, %rd181;
	st.shared.u32 	[%rd182], %r928;
	add.s32 	%r961, %r945, %r1;
	mul.wide.s32 	%rd183, %r961, 4;
	add.s64 	%rd184, %rd83, %rd183;
	st.shared.u32 	[%rd184], %r929;
	add.s32 	%r962, %r946, %r1;
	mul.wide.s32 	%rd185, %r962, 4;
	add.s64 	%rd186, %rd83, %rd185;
	st.shared.u32 	[%rd186], %r930;
	add.s32 	%r963, %r947, %r1;
	mul.wide.s32 	%rd187, %r963, 4;
	add.s64 	%rd188, %rd83, %rd187;
	st.shared.u32 	[%rd188], %r931;
	add.s32 	%r964, %r948, %r1;
	mul.wide.s32 	%rd189, %r964, 4;
	add.s64 	%rd190, %rd83, %rd189;
	st.shared.u32 	[%rd190], %r932;
	add.s32 	%r965, %r949, %r1;
	mul.wide.s32 	%rd191, %r965, 4;
	add.s64 	%rd192, %rd83, %rd191;
	st.shared.u32 	[%rd192], %r933;
	add.s32 	%r966, %r950, %r1;
	mul.wide.s32 	%rd193, %r966, 4;
	add.s64 	%rd194, %rd83, %rd193;
	st.shared.u32 	[%rd194], %r934;
	add.s32 	%r967, %r951, %r1;
	mul.wide.s32 	%rd195, %r967, 4;
	add.s64 	%rd196, %rd83, %rd195;
	st.shared.u32 	[%rd196], %r935;
	add.s32 	%r968, %r952, %r1;
	mul.wide.s32 	%rd197, %r968, 4;
	add.s64 	%rd198, %rd83, %rd197;
	st.shared.u32 	[%rd198], %r936;
	bar.sync 	0;
	ld.shared.u32 	%r176, [%rd28];
	ld.shared.u32 	%r177, [%rd29];
	ld.shared.u32 	%r178, [%rd30];
	ld.shared.u32 	%r179, [%rd31];
	ld.shared.u32 	%r180, [%rd32];
	ld.shared.u32 	%r181, [%rd33];
	ld.shared.u32 	%r182, [%rd34];
	ld.shared.u32 	%r183, [%rd35];
	ld.shared.u32 	%r184, [%rd36];
	ld.shared.u32 	%r185, [%rd37];
	ld.shared.u32 	%r186, [%rd38];
	ld.shared.u32 	%r187, [%rd39];
	ld.shared.u32 	%r188, [%rd40];
	ld.shared.u32 	%r189, [%rd41];
	ld.shared.u32 	%r190, [%rd42];
	ld.shared.u32 	%r191, [%rd43];
	bar.sync 	0;
	mov.u32 	%r3460, 16;
	bra.uni 	$L__BB0_218;
$L__BB0_152:                            // %L24643
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3468, 0;
	mov.u32 	%r3470, %r3468;
$L__BB0_153:                            // %L24644
                                        //   in Loop: Header=BB0_218 Depth=2
	bar.sync 	0;
	add.s32 	%r3460, %r3460, -8;
	setp.ne.s32 	%p284, %r3460, -16;
	@%p284 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_154;
$L__BB0_218:                            // %L10437
                                        //   Parent Loop BB0_216 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p240, %r3460, 16;
	selp.b32 	%r1361, %r176, 0, %p240;
	setp.eq.s32 	%p241, %r3460, 8;
	selp.b32 	%r1362, %r180, %r1361, %p241;
	setp.eq.s32 	%p242, %r3460, 0;
	selp.b32 	%r1363, %r184, %r1362, %p242;
	setp.eq.s32 	%p243, %r3460, -8;
	selp.b32 	%r1364, %r188, %r1363, %p243;
	selp.b32 	%r1365, %r177, 0, %p240;
	selp.b32 	%r1366, %r181, %r1365, %p241;
	selp.b32 	%r1367, %r185, %r1366, %p242;
	selp.b32 	%r1368, %r189, %r1367, %p243;
	selp.b32 	%r1369, %r178, 0, %p240;
	selp.b32 	%r1370, %r182, %r1369, %p241;
	selp.b32 	%r1371, %r186, %r1370, %p242;
	selp.b32 	%r1372, %r190, %r1371, %p243;
	selp.b32 	%r1373, %r179, 0, %p240;
	selp.b32 	%r1374, %r183, %r1373, %p241;
	selp.b32 	%r1375, %r187, %r1374, %p242;
	selp.b32 	%r1376, %r191, %r1375, %p243;
	// begin inline asm
	mov.b32 %r974, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r985, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r973, %r1364, -2004318072;
	mov.u32 	%r1110, 983055;
	// begin inline asm
	lop3.b32 %r971, %r1110, %r973, %r974, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r975, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r976, %r974, %r975;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r979, %r971, %r976;
	// end inline asm
	mov.u32 	%r1121, 15728880;
	// begin inline asm
	lop3.b32 %r982, %r1121, %r973, %r985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r986, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r987, %r985, %r986;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r990, %r982, %r987;
	// end inline asm
	// begin inline asm
	mov.b32 %r1020, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1019, %r1368, -2004318072;
	// begin inline asm
	lop3.b32 %r1017, %r1110, %r1019, %r1020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1021, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1022, %r1020, %r1021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1025, %r1017, %r1022;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1028, %r1121, %r1019, %r1031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1033, %r1031, %r1032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1036, %r1028, %r1033;
	// end inline asm
	// begin inline asm
	mov.b32 %r1066, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1077, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1065, %r1372, -2004318072;
	// begin inline asm
	lop3.b32 %r1063, %r1110, %r1065, %r1066, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1067, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1068, %r1066, %r1067;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1071, %r1063, %r1068;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1074, %r1121, %r1065, %r1077, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1078, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1079, %r1077, %r1078;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1082, %r1074, %r1079;
	// end inline asm
	// begin inline asm
	mov.b32 %r1112, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1123, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1111, %r1376, -2004318072;
	// begin inline asm
	lop3.b32 %r1109, %r1110, %r1111, %r1112, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1113, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1114, %r1112, %r1113;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1117, %r1109, %r1114;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1120, %r1121, %r1111, %r1123, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1124, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1125, %r1123, %r1124;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1128, %r1120, %r1125;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r979;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1153, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r990;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1156, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r1025;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1159, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r1036;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1162, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r1071;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1165, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r1082;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1168, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r1117;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1171, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r1128;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1174, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1232, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1177, %r1178}, {%r288, %r291}, {%r1153}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1184, %r1185}, {%r288, %r291}, {%r1156}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1191, %r1192}, {%r288, %r291}, {%r1159}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1198, %r1199}, {%r288, %r291}, {%r1162}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1205, %r1206}, {%r288, %r291}, {%r1165}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1212, %r1213}, {%r288, %r291}, {%r1168}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1219, %r1220}, {%r288, %r291}, {%r1171}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1226, %r1227}, {%r288, %r291}, {%r1174}, {%r1232, %r1232};
	// end inline asm
	@%p1 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_219;
$L__BB0_220:                            // %pass4774
                                        //   in Loop: Header=BB0_218 Depth=2
	// begin inline asm
	neg.f16x2 %r1233, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1235, %r1233, %r1178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1238, %r326, %r1177, %r1235;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1242, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1244, %r1242, %r1185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1247, %r326, %r1184, %r1244;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1251, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1253, %r1251, %r1192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1256, %r326, %r1191, %r1253;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1260, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1262, %r1260, %r1199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1265, %r326, %r1198, %r1262;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1269, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1271, %r1269, %r1206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1274, %r326, %r1205, %r1271;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1278, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1280, %r1278, %r1213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1283, %r326, %r1212, %r1280;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1287, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1289, %r1287, %r1220;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1292, %r326, %r1219, %r1289;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1296, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1298, %r1296, %r1227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1301, %r326, %r1226, %r1298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1305, %r329, %r1177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1308, %r326, %r1178, %r1305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1312, %r329, %r1184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1315, %r326, %r1185, %r1312;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1319, %r329, %r1191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1322, %r326, %r1192, %r1319;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1326, %r329, %r1198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1329, %r326, %r1199, %r1326;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1333, %r329, %r1205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1336, %r326, %r1206, %r1333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1340, %r329, %r1212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1343, %r326, %r1213, %r1340;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1347, %r329, %r1219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1350, %r326, %r1220, %r1347;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1354, %r329, %r1226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1357, %r326, %r1227, %r1354;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1450, %r1451}, {%r373, %r376}, {%r1238, %r1308}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1458, %r1459}, {%r373, %r376}, {%r1247, %r1315}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1466, %r1467}, {%r373, %r376}, {%r1256, %r1322}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1474, %r1475}, {%r373, %r376}, {%r1265, %r1329}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1482, %r1483}, {%r373, %r376}, {%r1274, %r1336}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1490, %r1491}, {%r373, %r376}, {%r1283, %r1343}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1498, %r1499}, {%r373, %r376}, {%r1292, %r1350}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1506, %r1507}, {%r373, %r376}, {%r1301, %r1357}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1449, %r1450, %r1451, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1453, %r1450, %r1451, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1457, %r1458, %r1459, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1461, %r1458, %r1459, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1465, %r1466, %r1467, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1469, %r1466, %r1467, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1473, %r1474, %r1475, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1477, %r1474, %r1475, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1481, %r1482, %r1483, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1485, %r1482, %r1483, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1489, %r1490, %r1491, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1493, %r1490, %r1491, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1497, %r1498, %r1499, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1501, %r1498, %r1499, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1505, %r1506, %r1507, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1509, %r1506, %r1507, %r824;
	// end inline asm
	st.shared.u32 	[%rd44], %r1449;
	st.shared.u32 	[%rd46+16576], %r1453;
	st.shared.u32 	[%rd46+64], %r1457;
	st.shared.u32 	[%rd46+16640], %r1461;
	st.shared.u32 	[%rd47], %r1465;
	st.shared.u32 	[%rd49+16576], %r1469;
	st.shared.u32 	[%rd49+64], %r1473;
	st.shared.u32 	[%rd49+16640], %r1477;
	st.shared.u32 	[%rd50], %r1481;
	st.shared.u32 	[%rd52+16576], %r1485;
	st.shared.u32 	[%rd52+64], %r1489;
	st.shared.u32 	[%rd52+16640], %r1493;
	st.shared.u32 	[%rd53], %r1497;
	st.shared.u32 	[%rd55+16576], %r1501;
	st.shared.u32 	[%rd55+64], %r1505;
	st.shared.u32 	[%rd55+16640], %r1509;
	bar.sync 	0;
	ld.shared.u32 	%r1517, [%rd6];
	ld.shared.u32 	%r1524, [%rd7];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1534, %r1531}, {%r385, %r388}, {%r1517}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1543, %r1540}, {%r385, %r388}, {%r1524}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1527, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1529, %r1527, %r1531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1532, %r419, %r1534, %r1529;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1536, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1538, %r1536, %r1540;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1541, %r419, %r1543, %r1538;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1545, %r422, %r1534;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1548, %r419, %r1531, %r1545;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1552, %r422, %r1543;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1555, %r419, %r1540, %r1552;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1578, %r1581}, {%r461, %r464}, {%r1532, %r1548}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1585, %r1589}, {%r461, %r464}, {%r1541, %r1555}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1577, %r1578, %r1578;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1580, %r1581, %r1581, %r1577;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1584, %r1585, %r1585, %r1580;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1588, %r1589, %r1589, %r1584;
	// end inline asm
	mov.u32 	%r1593, 488578335;
	// begin inline asm
	fma.rn.f16x2 %r3481, %r1593, %r1588, %r3470;
	// end inline asm
	add.s32 	%r3479, %r3468, 1;
	setp.eq.s32 	%p244, %r3479, 25;
	@%p244 bra 	$L__BB0_129;
	bra.uni 	$L__BB0_221;
$L__BB0_129:                            // %L16484
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_131;
// %bb.130:                             // %L16544
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1596, %r3501, 21;
	or.b32  	%r1597, %r174, %r1596;
	cvt.u64.u32 	%rd201, %r1597;
	add.s64 	%rd202, %rd201, %rd8;
	shr.u64 	%rd203, %rd202, 37;
	add.s64 	%rd204, %rd202, %rd203;
	shr.s64 	%rd205, %rd204, 27;
	setp.lt.s64 	%p246, %rd202, 0;
	and.b64  	%rd206, %rd204, -134217728;
	setp.ne.s64 	%p247, %rd206, %rd202;
	and.pred  	%p248, %p246, %p247;
	selp.u64 	%rd207, 1, 0, %p248;
	sub.s64 	%rd208, %rd207, %rd205;
	shl.b64 	%rd209, %rd208, 27;
	add.s64 	%rd210, %rd209, %rd202;
	shl.b64 	%rd211, %rd210, 2;
	add.s64 	%rd212, %rd4, %rd211;
	st.global.u32 	[%rd212], %r3481;
$L__BB0_131:                            // %L16698
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3479, 0;
	mov.u32 	%r3481, %r3479;
$L__BB0_221:                            // %pass7697
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1603, [%rd56];
	ld.shared.u32 	%r1610, [%rd57];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1620, %r1617}, {%r385, %r388}, {%r1603}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1629, %r1626}, {%r385, %r388}, {%r1610}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1613, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1615, %r1613, %r1617;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1618, %r419, %r1620, %r1615;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1622, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1624, %r1622, %r1626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1627, %r419, %r1629, %r1624;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1631, %r422, %r1620;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1634, %r419, %r1617, %r1631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1638, %r422, %r1629;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1641, %r419, %r1626, %r1638;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1664, %r1667}, {%r461, %r464}, {%r1618, %r1634}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1671, %r1675}, {%r461, %r464}, {%r1627, %r1641}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1663, %r1664, %r1664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1666, %r1667, %r1667, %r1663;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1670, %r1671, %r1671, %r1666;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1674, %r1675, %r1675, %r1670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3484, %r1593, %r1674, %r3481;
	// end inline asm
	add.s32 	%r3482, %r3479, 1;
	setp.eq.s32 	%p249, %r3482, 25;
	@%p249 bra 	$L__BB0_132;
	bra.uni 	$L__BB0_222;
$L__BB0_132:                            // %L17619
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_134;
// %bb.133:                             // %L17679
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1682, %r3501, 21;
	or.b32  	%r1683, %r174, %r1682;
	cvt.u64.u32 	%rd213, %r1683;
	add.s64 	%rd214, %rd213, %rd8;
	shr.u64 	%rd215, %rd214, 37;
	add.s64 	%rd216, %rd214, %rd215;
	shr.s64 	%rd217, %rd216, 27;
	setp.lt.s64 	%p251, %rd214, 0;
	and.b64  	%rd218, %rd216, -134217728;
	setp.ne.s64 	%p252, %rd218, %rd214;
	and.pred  	%p253, %p251, %p252;
	selp.u64 	%rd219, 1, 0, %p253;
	sub.s64 	%rd220, %rd219, %rd217;
	shl.b64 	%rd221, %rd220, 27;
	add.s64 	%rd222, %rd221, %rd214;
	shl.b64 	%rd223, %rd222, 2;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r3484;
$L__BB0_134:                            // %L17833
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3482, 0;
	mov.u32 	%r3484, %r3482;
$L__BB0_222:                            // %pass8183
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1689, [%rd58];
	ld.shared.u32 	%r1696, [%rd59];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1706, %r1703}, {%r385, %r388}, {%r1689}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1715, %r1712}, {%r385, %r388}, {%r1696}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1699, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1701, %r1699, %r1703;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1704, %r419, %r1706, %r1701;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1708, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1710, %r1708, %r1712;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1713, %r419, %r1715, %r1710;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1717, %r422, %r1706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1720, %r419, %r1703, %r1717;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1724, %r422, %r1715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1727, %r419, %r1712, %r1724;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1750, %r1753}, {%r461, %r464}, {%r1704, %r1720}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1757, %r1761}, {%r461, %r464}, {%r1713, %r1727}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1749, %r1750, %r1750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1752, %r1753, %r1753, %r1749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1756, %r1757, %r1757, %r1752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r1761, %r1761, %r1756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3487, %r1593, %r1760, %r3484;
	// end inline asm
	add.s32 	%r3485, %r3482, 1;
	setp.eq.s32 	%p254, %r3485, 25;
	@%p254 bra 	$L__BB0_135;
	bra.uni 	$L__BB0_223;
$L__BB0_135:                            // %L18754
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_137;
// %bb.136:                             // %L18814
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1768, %r3501, 21;
	or.b32  	%r1769, %r174, %r1768;
	cvt.u64.u32 	%rd225, %r1769;
	add.s64 	%rd226, %rd225, %rd8;
	shr.u64 	%rd227, %rd226, 37;
	add.s64 	%rd228, %rd226, %rd227;
	shr.s64 	%rd229, %rd228, 27;
	setp.lt.s64 	%p256, %rd226, 0;
	and.b64  	%rd230, %rd228, -134217728;
	setp.ne.s64 	%p257, %rd230, %rd226;
	and.pred  	%p258, %p256, %p257;
	selp.u64 	%rd231, 1, 0, %p258;
	sub.s64 	%rd232, %rd231, %rd229;
	shl.b64 	%rd233, %rd232, 27;
	add.s64 	%rd234, %rd233, %rd226;
	shl.b64 	%rd235, %rd234, 2;
	add.s64 	%rd236, %rd4, %rd235;
	st.global.u32 	[%rd236], %r3487;
$L__BB0_137:                            // %L18968
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3485, 0;
	mov.u32 	%r3487, %r3485;
$L__BB0_223:                            // %pass8669
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1775, [%rd60];
	ld.shared.u32 	%r1782, [%rd61];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1792, %r1789}, {%r385, %r388}, {%r1775}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1801, %r1798}, {%r385, %r388}, {%r1782}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1785, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1787, %r1785, %r1789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r419, %r1792, %r1787;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1794, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1796, %r1794, %r1798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1799, %r419, %r1801, %r1796;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1803, %r422, %r1792;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1806, %r419, %r1789, %r1803;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1810, %r422, %r1801;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1813, %r419, %r1798, %r1810;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1836, %r1839}, {%r461, %r464}, {%r1790, %r1806}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1843, %r1847}, {%r461, %r464}, {%r1799, %r1813}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1835, %r1836, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1838, %r1839, %r1839, %r1835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1842, %r1843, %r1843, %r1838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1846, %r1847, %r1847, %r1842;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3490, %r1593, %r1846, %r3487;
	// end inline asm
	add.s32 	%r3488, %r3485, 1;
	setp.eq.s32 	%p259, %r3488, 25;
	@%p259 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_224;
$L__BB0_138:                            // %L19889
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_140;
// %bb.139:                             // %L19949
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1854, %r3501, 21;
	or.b32  	%r1855, %r174, %r1854;
	cvt.u64.u32 	%rd237, %r1855;
	add.s64 	%rd238, %rd237, %rd8;
	shr.u64 	%rd239, %rd238, 37;
	add.s64 	%rd240, %rd238, %rd239;
	shr.s64 	%rd241, %rd240, 27;
	setp.lt.s64 	%p261, %rd238, 0;
	and.b64  	%rd242, %rd240, -134217728;
	setp.ne.s64 	%p262, %rd242, %rd238;
	and.pred  	%p263, %p261, %p262;
	selp.u64 	%rd243, 1, 0, %p263;
	sub.s64 	%rd244, %rd243, %rd241;
	shl.b64 	%rd245, %rd244, 27;
	add.s64 	%rd246, %rd245, %rd238;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd4, %rd247;
	st.global.u32 	[%rd248], %r3490;
$L__BB0_140:                            // %L20103
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3488, 0;
	mov.u32 	%r3490, %r3488;
$L__BB0_224:                            // %pass9155
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1861, [%rd62];
	ld.shared.u32 	%r1868, [%rd63];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1878, %r1875}, {%r385, %r388}, {%r1861}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1887, %r1884}, {%r385, %r388}, {%r1868}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1871, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1873, %r1871, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1876, %r419, %r1878, %r1873;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1880, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1882, %r1880, %r1884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1885, %r419, %r1887, %r1882;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1889, %r422, %r1878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1892, %r419, %r1875, %r1889;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1896, %r422, %r1887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1899, %r419, %r1884, %r1896;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1922, %r1925}, {%r461, %r464}, {%r1876, %r1892}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1929, %r1933}, {%r461, %r464}, {%r1885, %r1899}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1921, %r1922, %r1922;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r1925, %r1925, %r1921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1928, %r1929, %r1929, %r1924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1932, %r1933, %r1933, %r1928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3493, %r1593, %r1932, %r3490;
	// end inline asm
	add.s32 	%r3491, %r3488, 1;
	setp.eq.s32 	%p264, %r3491, 25;
	@%p264 bra 	$L__BB0_141;
	bra.uni 	$L__BB0_225;
$L__BB0_141:                            // %L21024
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_143;
// %bb.142:                             // %L21084
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r1940, %r3501, 21;
	or.b32  	%r1941, %r174, %r1940;
	cvt.u64.u32 	%rd249, %r1941;
	add.s64 	%rd250, %rd249, %rd8;
	shr.u64 	%rd251, %rd250, 37;
	add.s64 	%rd252, %rd250, %rd251;
	shr.s64 	%rd253, %rd252, 27;
	setp.lt.s64 	%p266, %rd250, 0;
	and.b64  	%rd254, %rd252, -134217728;
	setp.ne.s64 	%p267, %rd254, %rd250;
	and.pred  	%p268, %p266, %p267;
	selp.u64 	%rd255, 1, 0, %p268;
	sub.s64 	%rd256, %rd255, %rd253;
	shl.b64 	%rd257, %rd256, 27;
	add.s64 	%rd258, %rd257, %rd250;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd260, %rd4, %rd259;
	st.global.u32 	[%rd260], %r3493;
$L__BB0_143:                            // %L21238
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3491, 0;
	mov.u32 	%r3493, %r3491;
$L__BB0_225:                            // %pass9641
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r1947, [%rd64];
	ld.shared.u32 	%r1954, [%rd65];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1964, %r1961}, {%r385, %r388}, {%r1947}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1973, %r1970}, {%r385, %r388}, {%r1954}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1957, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1959, %r1957, %r1961;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1962, %r419, %r1964, %r1959;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1966, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1968, %r1966, %r1970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1971, %r419, %r1973, %r1968;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1975, %r422, %r1964;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1978, %r419, %r1961, %r1975;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1982, %r422, %r1973;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1985, %r419, %r1970, %r1982;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2008, %r2011}, {%r461, %r464}, {%r1962, %r1978}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2015, %r2019}, {%r461, %r464}, {%r1971, %r1985}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2007, %r2008, %r2008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2010, %r2011, %r2011, %r2007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2014, %r2015, %r2015, %r2010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2018, %r2019, %r2019, %r2014;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3496, %r1593, %r2018, %r3493;
	// end inline asm
	add.s32 	%r3494, %r3491, 1;
	setp.eq.s32 	%p269, %r3494, 25;
	@%p269 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_226;
$L__BB0_144:                            // %L22159
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_146;
// %bb.145:                             // %L22219
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r2026, %r3501, 21;
	or.b32  	%r2027, %r174, %r2026;
	cvt.u64.u32 	%rd261, %r2027;
	add.s64 	%rd262, %rd261, %rd8;
	shr.u64 	%rd263, %rd262, 37;
	add.s64 	%rd264, %rd262, %rd263;
	shr.s64 	%rd265, %rd264, 27;
	setp.lt.s64 	%p271, %rd262, 0;
	and.b64  	%rd266, %rd264, -134217728;
	setp.ne.s64 	%p272, %rd266, %rd262;
	and.pred  	%p273, %p271, %p272;
	selp.u64 	%rd267, 1, 0, %p273;
	sub.s64 	%rd268, %rd267, %rd265;
	shl.b64 	%rd269, %rd268, 27;
	add.s64 	%rd270, %rd269, %rd262;
	shl.b64 	%rd271, %rd270, 2;
	add.s64 	%rd272, %rd4, %rd271;
	st.global.u32 	[%rd272], %r3496;
$L__BB0_146:                            // %L22373
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3494, 0;
	mov.u32 	%r3496, %r3494;
$L__BB0_226:                            // %pass10127
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r2033, [%rd66];
	ld.shared.u32 	%r2040, [%rd67];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2050, %r2047}, {%r385, %r388}, {%r2033}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2059, %r2056}, {%r385, %r388}, {%r2040}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2043, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2045, %r2043, %r2047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2048, %r419, %r2050, %r2045;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2052, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2054, %r2052, %r2056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2057, %r419, %r2059, %r2054;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2061, %r422, %r2050;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2064, %r419, %r2047, %r2061;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2068, %r422, %r2059;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2071, %r419, %r2056, %r2068;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2094, %r2097}, {%r461, %r464}, {%r2048, %r2064}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2101, %r2105}, {%r461, %r464}, {%r2057, %r2071}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2093, %r2094, %r2094;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2096, %r2097, %r2097, %r2093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2100, %r2101, %r2101, %r2096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2104, %r2105, %r2105, %r2100;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3499, %r1593, %r2104, %r3496;
	// end inline asm
	add.s32 	%r3497, %r3494, 1;
	setp.eq.s32 	%p274, %r3497, 25;
	@%p274 bra 	$L__BB0_147;
	bra.uni 	$L__BB0_227;
$L__BB0_147:                            // %L23294
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_149;
// %bb.148:                             // %L23354
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r2112, %r3501, 21;
	or.b32  	%r2113, %r174, %r2112;
	cvt.u64.u32 	%rd273, %r2113;
	add.s64 	%rd274, %rd273, %rd8;
	shr.u64 	%rd275, %rd274, 37;
	add.s64 	%rd276, %rd274, %rd275;
	shr.s64 	%rd277, %rd276, 27;
	setp.lt.s64 	%p276, %rd274, 0;
	and.b64  	%rd278, %rd276, -134217728;
	setp.ne.s64 	%p277, %rd278, %rd274;
	and.pred  	%p278, %p276, %p277;
	selp.u64 	%rd279, 1, 0, %p278;
	sub.s64 	%rd280, %rd279, %rd277;
	shl.b64 	%rd281, %rd280, 27;
	add.s64 	%rd282, %rd281, %rd274;
	shl.b64 	%rd283, %rd282, 2;
	add.s64 	%rd284, %rd4, %rd283;
	st.global.u32 	[%rd284], %r3499;
$L__BB0_149:                            // %L23508
                                        //   in Loop: Header=BB0_218 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3497, 0;
	mov.u32 	%r3499, %r3497;
$L__BB0_227:                            // %pass10613
                                        //   in Loop: Header=BB0_218 Depth=2
	ld.shared.u32 	%r2119, [%rd68];
	ld.shared.u32 	%r2126, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2136, %r2133}, {%r385, %r388}, {%r2119}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2145, %r2142}, {%r385, %r388}, {%r2126}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2129, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2131, %r2129, %r2133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2134, %r419, %r2136, %r2131;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2138, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2140, %r2138, %r2142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2143, %r419, %r2145, %r2140;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2147, %r422, %r2136;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2150, %r419, %r2133, %r2147;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2154, %r422, %r2145;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2157, %r419, %r2142, %r2154;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2180, %r2183}, {%r461, %r464}, {%r2134, %r2150}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2187, %r2191}, {%r461, %r464}, {%r2143, %r2157}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2179, %r2180, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2182, %r2183, %r2183, %r2179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2186, %r2187, %r2187, %r2182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2190, %r2191, %r2191, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3470, %r1593, %r2190, %r3499;
	// end inline asm
	add.s32 	%r3468, %r3497, 1;
	setp.eq.s32 	%p279, %r3468, 25;
	@%p279 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_153;
$L__BB0_150:                            // %L24429
                                        //   in Loop: Header=BB0_218 Depth=2
	@%p216 bra 	$L__BB0_152;
// %bb.151:                             // %L24489
                                        //   in Loop: Header=BB0_218 Depth=2
	shl.b32 	%r2198, %r3501, 21;
	or.b32  	%r2199, %r174, %r2198;
	cvt.u64.u32 	%rd285, %r2199;
	add.s64 	%rd286, %rd285, %rd8;
	shr.u64 	%rd287, %rd286, 37;
	add.s64 	%rd288, %rd286, %rd287;
	shr.s64 	%rd289, %rd288, 27;
	setp.lt.s64 	%p281, %rd286, 0;
	and.b64  	%rd290, %rd288, -134217728;
	setp.ne.s64 	%p282, %rd290, %rd286;
	and.pred  	%p283, %p281, %p282;
	selp.u64 	%rd291, 1, 0, %p283;
	sub.s64 	%rd292, %rd291, %rd289;
	shl.b64 	%rd293, %rd292, 27;
	add.s64 	%rd294, %rd293, %rd286;
	shl.b64 	%rd295, %rd294, 2;
	add.s64 	%rd296, %rd4, %rd295;
	st.global.u32 	[%rd296], %r3470;
	bra.uni 	$L__BB0_152;
$L__BB0_154:                            // %L24665.preheader
                                        //   in Loop: Header=BB0_216 Depth=1
	mov.u32 	%r3467, 16;
	bra.uni 	$L__BB0_155;
$L__BB0_186:                            // %L38871
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3468, %r1232;
	mov.u32 	%r3470, %r1232;
$L__BB0_187:                            // %L38872
                                        //   in Loop: Header=BB0_155 Depth=2
	bar.sync 	0;
	add.s32 	%r3467, %r3467, -8;
	setp.ne.s32 	%p329, %r3467, -16;
	@%p329 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_188;
$L__BB0_155:                            // %L24665
                                        //   Parent Loop BB0_216 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p285, %r3467, 16;
	selp.b32 	%r2813, %r176, 0, %p285;
	setp.eq.s32 	%p286, %r3467, 8;
	selp.b32 	%r2814, %r180, %r2813, %p286;
	setp.eq.s32 	%p287, %r3467, 0;
	selp.b32 	%r2815, %r184, %r2814, %p287;
	setp.eq.s32 	%p288, %r3467, -8;
	selp.b32 	%r2816, %r188, %r2815, %p288;
	selp.b32 	%r2817, %r177, 0, %p285;
	selp.b32 	%r2818, %r181, %r2817, %p286;
	selp.b32 	%r2819, %r185, %r2818, %p287;
	selp.b32 	%r2820, %r189, %r2819, %p288;
	selp.b32 	%r2821, %r178, 0, %p285;
	selp.b32 	%r2822, %r182, %r2821, %p286;
	selp.b32 	%r2823, %r186, %r2822, %p287;
	selp.b32 	%r2824, %r190, %r2823, %p288;
	selp.b32 	%r2825, %r179, 0, %p285;
	selp.b32 	%r2826, %r183, %r2825, %p286;
	selp.b32 	%r2827, %r187, %r2826, %p287;
	selp.b32 	%r2828, %r191, %r2827, %p288;
	// begin inline asm
	mov.b32 %r2229, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2240, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2829, %r2816, 8;
	xor.b32  	%r2239, %r2829, 8947848;
	// begin inline asm
	lop3.b32 %r2226, %r1110, %r2239, %r2229, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2230, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2231, %r2229, %r2230;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2234, %r2226, %r2231;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2237, %r1121, %r2239, %r2240, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2241, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2242, %r2240, %r2241;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2245, %r2237, %r2242;
	// end inline asm
	// begin inline asm
	mov.b32 %r2275, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2286, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2830, %r2820, 8;
	xor.b32  	%r2285, %r2830, 8947848;
	// begin inline asm
	lop3.b32 %r2272, %r1110, %r2285, %r2275, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2276, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2277, %r2275, %r2276;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2280, %r2272, %r2277;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2283, %r1121, %r2285, %r2286, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2287, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2288, %r2286, %r2287;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2291, %r2283, %r2288;
	// end inline asm
	// begin inline asm
	mov.b32 %r2321, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2332, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2831, %r2824, 8;
	xor.b32  	%r2331, %r2831, 8947848;
	// begin inline asm
	lop3.b32 %r2318, %r1110, %r2331, %r2321, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2323, %r2321, %r2322;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2326, %r2318, %r2323;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2329, %r1121, %r2331, %r2332, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2333, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2334, %r2332, %r2333;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2337, %r2329, %r2334;
	// end inline asm
	// begin inline asm
	mov.b32 %r2367, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2378, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2832, %r2828, 8;
	xor.b32  	%r2377, %r2832, 8947848;
	// begin inline asm
	lop3.b32 %r2364, %r1110, %r2377, %r2367, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2368, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2369, %r2367, %r2368;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2372, %r2364, %r2369;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2375, %r1121, %r2377, %r2378, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2379, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2380, %r2378, %r2379;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2383, %r2375, %r2380;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r2234;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2386, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r2245;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2389, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r2280;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2392, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r2291;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2395, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r2326;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2398, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r2337;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2401, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r167;
    mov.b32 {%r2re, %r2im}, %r2372;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2404, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r168;
    mov.b32 {%r2re, %r2im}, %r2383;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2407, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2473, %r2470}, {%r288, %r291}, {%r2386}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2482, %r2479}, {%r288, %r291}, {%r2389}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2491, %r2488}, {%r288, %r291}, {%r2392}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2500, %r2497}, {%r288, %r291}, {%r2395}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2509, %r2506}, {%r288, %r291}, {%r2398}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2518, %r2515}, {%r288, %r291}, {%r2401}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2527, %r2524}, {%r288, %r291}, {%r2404}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2536, %r2533}, {%r288, %r291}, {%r2407}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2466, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2468, %r2466, %r2470;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2471, %r326, %r2473, %r2468;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2475, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2477, %r2475, %r2479;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2480, %r326, %r2482, %r2477;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2484, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2486, %r2484, %r2488;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2489, %r326, %r2491, %r2486;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2493, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2495, %r2493, %r2497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2498, %r326, %r2500, %r2495;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2502, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2504, %r2502, %r2506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2507, %r326, %r2509, %r2504;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2511, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2513, %r2511, %r2515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2516, %r326, %r2518, %r2513;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2520, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2522, %r2520, %r2524;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2525, %r326, %r2527, %r2522;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2529, %r329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2531, %r2529, %r2533;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2534, %r326, %r2536, %r2531;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2538, %r329, %r2473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2541, %r326, %r2470, %r2538;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2545, %r329, %r2482;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2548, %r326, %r2479, %r2545;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2552, %r329, %r2491;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2555, %r326, %r2488, %r2552;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2559, %r329, %r2500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2562, %r326, %r2497, %r2559;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2566, %r329, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2569, %r326, %r2506, %r2566;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2573, %r329, %r2518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2576, %r326, %r2515, %r2573;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2580, %r329, %r2527;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2583, %r326, %r2524, %r2580;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2587, %r329, %r2536;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2590, %r326, %r2533, %r2587;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2667, %r2668}, {%r373, %r376}, {%r2471, %r2541}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2675, %r2676}, {%r373, %r376}, {%r2480, %r2548}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2683, %r2684}, {%r373, %r376}, {%r2489, %r2555}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2691, %r2692}, {%r373, %r376}, {%r2498, %r2562}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2699, %r2700}, {%r373, %r376}, {%r2507, %r2569}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2707, %r2708}, {%r373, %r376}, {%r2516, %r2576}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2715, %r2716}, {%r373, %r376}, {%r2525, %r2583}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2723, %r2724}, {%r373, %r376}, {%r2534, %r2590}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2666, %r2667, %r2668, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2670, %r2667, %r2668, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2674, %r2675, %r2676, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2678, %r2675, %r2676, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2682, %r2683, %r2684, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2686, %r2683, %r2684, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2690, %r2691, %r2692, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2694, %r2691, %r2692, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2698, %r2699, %r2700, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2702, %r2699, %r2700, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2706, %r2707, %r2708, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2710, %r2707, %r2708, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2714, %r2715, %r2716, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2718, %r2715, %r2716, %r824;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2722, %r2723, %r2724, %r820;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2726, %r2723, %r2724, %r824;
	// end inline asm
	st.shared.u32 	[%rd44], %r2666;
	st.shared.u32 	[%rd46+16576], %r2670;
	st.shared.u32 	[%rd46+64], %r2674;
	st.shared.u32 	[%rd46+16640], %r2678;
	st.shared.u32 	[%rd47], %r2682;
	st.shared.u32 	[%rd49+16576], %r2686;
	st.shared.u32 	[%rd49+64], %r2690;
	st.shared.u32 	[%rd49+16640], %r2694;
	st.shared.u32 	[%rd50], %r2698;
	st.shared.u32 	[%rd52+16576], %r2702;
	st.shared.u32 	[%rd52+64], %r2706;
	st.shared.u32 	[%rd52+16640], %r2710;
	st.shared.u32 	[%rd53], %r2714;
	st.shared.u32 	[%rd55+16576], %r2718;
	st.shared.u32 	[%rd55+64], %r2722;
	st.shared.u32 	[%rd55+16640], %r2726;
	bar.sync 	0;
	ld.shared.u32 	%r2734, [%rd6];
	ld.shared.u32 	%r2741, [%rd7];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2751, %r2748}, {%r385, %r388}, {%r2734}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2760, %r2757}, {%r385, %r388}, {%r2741}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2744, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2746, %r2744, %r2748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2749, %r419, %r2751, %r2746;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2753, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2755, %r2753, %r2757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2758, %r419, %r2760, %r2755;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2762, %r422, %r2751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2765, %r419, %r2748, %r2762;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2769, %r422, %r2760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2772, %r419, %r2757, %r2769;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2795, %r2798}, {%r461, %r464}, {%r2749, %r2765}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2802, %r2806}, {%r461, %r464}, {%r2758, %r2772}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2794, %r2795, %r2795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2797, %r2798, %r2798, %r2794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2801, %r2802, %r2802, %r2797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2805, %r2806, %r2806, %r2801;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3502, %r1593, %r2805, %r3470;
	// end inline asm
	add.s32 	%r3500, %r3468, 1;
	setp.ne.s32 	%p289, %r3500, 25;
	@%p289 bra 	$L__BB0_159;
// %bb.156:                             // %L30712
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_158;
// %bb.157:                             // %L30772
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r2833, %r3501, 21;
	or.b32  	%r2834, %r174, %r2833;
	cvt.u64.u32 	%rd297, %r2834;
	add.s64 	%rd298, %rd297, %rd8;
	shr.u64 	%rd299, %rd298, 37;
	add.s64 	%rd300, %rd298, %rd299;
	shr.s64 	%rd301, %rd300, 27;
	setp.lt.s64 	%p291, %rd298, 0;
	and.b64  	%rd302, %rd300, -134217728;
	setp.ne.s64 	%p292, %rd302, %rd298;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd303, 1, 0, %p293;
	sub.s64 	%rd304, %rd303, %rd301;
	shl.b64 	%rd305, %rd304, 27;
	add.s64 	%rd306, %rd305, %rd298;
	shl.b64 	%rd307, %rd306, 2;
	add.s64 	%rd308, %rd4, %rd307;
	st.global.u32 	[%rd308], %r3502;
$L__BB0_158:                            // %L30926
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3500, 0;
	mov.u32 	%r3502, %r3500;
$L__BB0_159:                            // %pass13914
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r2840, [%rd56];
	ld.shared.u32 	%r2847, [%rd57];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2857, %r2854}, {%r385, %r388}, {%r2840}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2866, %r2863}, {%r385, %r388}, {%r2847}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2850, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2852, %r2850, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2855, %r419, %r2857, %r2852;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2859, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2861, %r2859, %r2863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2864, %r419, %r2866, %r2861;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2868, %r422, %r2857;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2871, %r419, %r2854, %r2868;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2875, %r422, %r2866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2878, %r419, %r2863, %r2875;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2901, %r2904}, {%r461, %r464}, {%r2855, %r2871}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2908, %r2912}, {%r461, %r464}, {%r2864, %r2878}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2900, %r2901, %r2901;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2903, %r2904, %r2904, %r2900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2907, %r2908, %r2908, %r2903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2911, %r2912, %r2912, %r2907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3505, %r1593, %r2911, %r3502;
	// end inline asm
	add.s32 	%r3503, %r3500, 1;
	setp.eq.s32 	%p294, %r3503, 25;
	@%p294 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_163;
$L__BB0_160:                            // %L31847
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_162;
// %bb.161:                             // %L31907
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r2919, %r3501, 21;
	or.b32  	%r2920, %r174, %r2919;
	cvt.u64.u32 	%rd309, %r2920;
	add.s64 	%rd310, %rd309, %rd8;
	shr.u64 	%rd311, %rd310, 37;
	add.s64 	%rd312, %rd310, %rd311;
	shr.s64 	%rd313, %rd312, 27;
	setp.lt.s64 	%p296, %rd310, 0;
	and.b64  	%rd314, %rd312, -134217728;
	setp.ne.s64 	%p297, %rd314, %rd310;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd315, 1, 0, %p298;
	sub.s64 	%rd316, %rd315, %rd313;
	shl.b64 	%rd317, %rd316, 27;
	add.s64 	%rd318, %rd317, %rd310;
	shl.b64 	%rd319, %rd318, 2;
	add.s64 	%rd320, %rd4, %rd319;
	st.global.u32 	[%rd320], %r3505;
$L__BB0_162:                            // %L32061
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3503, 0;
	mov.u32 	%r3505, %r3503;
$L__BB0_163:                            // %pass14400
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r2926, [%rd58];
	ld.shared.u32 	%r2933, [%rd59];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2943, %r2940}, {%r385, %r388}, {%r2926}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2952, %r2949}, {%r385, %r388}, {%r2933}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2936, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2938, %r2936, %r2940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2941, %r419, %r2943, %r2938;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2945, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2947, %r2945, %r2949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2950, %r419, %r2952, %r2947;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2954, %r422, %r2943;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2957, %r419, %r2940, %r2954;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2961, %r422, %r2952;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2964, %r419, %r2949, %r2961;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2987, %r2990}, {%r461, %r464}, {%r2941, %r2957}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2994, %r2998}, {%r461, %r464}, {%r2950, %r2964}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2986, %r2987, %r2987;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2989, %r2990, %r2990, %r2986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2993, %r2994, %r2994, %r2989;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2997, %r2998, %r2998, %r2993;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3508, %r1593, %r2997, %r3505;
	// end inline asm
	add.s32 	%r3506, %r3503, 1;
	setp.eq.s32 	%p299, %r3506, 25;
	@%p299 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_167;
$L__BB0_164:                            // %L32982
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_166;
// %bb.165:                             // %L33042
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3005, %r3501, 21;
	or.b32  	%r3006, %r174, %r3005;
	cvt.u64.u32 	%rd321, %r3006;
	add.s64 	%rd322, %rd321, %rd8;
	shr.u64 	%rd323, %rd322, 37;
	add.s64 	%rd324, %rd322, %rd323;
	shr.s64 	%rd325, %rd324, 27;
	setp.lt.s64 	%p301, %rd322, 0;
	and.b64  	%rd326, %rd324, -134217728;
	setp.ne.s64 	%p302, %rd326, %rd322;
	and.pred  	%p303, %p301, %p302;
	selp.u64 	%rd327, 1, 0, %p303;
	sub.s64 	%rd328, %rd327, %rd325;
	shl.b64 	%rd329, %rd328, 27;
	add.s64 	%rd330, %rd329, %rd322;
	shl.b64 	%rd331, %rd330, 2;
	add.s64 	%rd332, %rd4, %rd331;
	st.global.u32 	[%rd332], %r3508;
$L__BB0_166:                            // %L33196
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3506, 0;
	mov.u32 	%r3508, %r3506;
$L__BB0_167:                            // %pass14886
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r3012, [%rd60];
	ld.shared.u32 	%r3019, [%rd61];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3029, %r3026}, {%r385, %r388}, {%r3012}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3038, %r3035}, {%r385, %r388}, {%r3019}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3022, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3024, %r3022, %r3026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3027, %r419, %r3029, %r3024;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3031, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3033, %r3031, %r3035;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3036, %r419, %r3038, %r3033;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3040, %r422, %r3029;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3043, %r419, %r3026, %r3040;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3047, %r422, %r3038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3050, %r419, %r3035, %r3047;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3073, %r3076}, {%r461, %r464}, {%r3027, %r3043}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3080, %r3084}, {%r461, %r464}, {%r3036, %r3050}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3072, %r3073, %r3073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3075, %r3076, %r3076, %r3072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3079, %r3080, %r3080, %r3075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3083, %r3084, %r3084, %r3079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3511, %r1593, %r3083, %r3508;
	// end inline asm
	add.s32 	%r3509, %r3506, 1;
	setp.eq.s32 	%p304, %r3509, 25;
	@%p304 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_171;
$L__BB0_168:                            // %L34117
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_170;
// %bb.169:                             // %L34177
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3091, %r3501, 21;
	or.b32  	%r3092, %r174, %r3091;
	cvt.u64.u32 	%rd333, %r3092;
	add.s64 	%rd334, %rd333, %rd8;
	shr.u64 	%rd335, %rd334, 37;
	add.s64 	%rd336, %rd334, %rd335;
	shr.s64 	%rd337, %rd336, 27;
	setp.lt.s64 	%p306, %rd334, 0;
	and.b64  	%rd338, %rd336, -134217728;
	setp.ne.s64 	%p307, %rd338, %rd334;
	and.pred  	%p308, %p306, %p307;
	selp.u64 	%rd339, 1, 0, %p308;
	sub.s64 	%rd340, %rd339, %rd337;
	shl.b64 	%rd341, %rd340, 27;
	add.s64 	%rd342, %rd341, %rd334;
	shl.b64 	%rd343, %rd342, 2;
	add.s64 	%rd344, %rd4, %rd343;
	st.global.u32 	[%rd344], %r3511;
$L__BB0_170:                            // %L34331
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3509, 0;
	mov.u32 	%r3511, %r3509;
$L__BB0_171:                            // %pass15372
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r3098, [%rd62];
	ld.shared.u32 	%r3105, [%rd63];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3115, %r3112}, {%r385, %r388}, {%r3098}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3124, %r3121}, {%r385, %r388}, {%r3105}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3108, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3110, %r3108, %r3112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3113, %r419, %r3115, %r3110;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3117, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3119, %r3117, %r3121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3122, %r419, %r3124, %r3119;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3126, %r422, %r3115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3129, %r419, %r3112, %r3126;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3133, %r422, %r3124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3136, %r419, %r3121, %r3133;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3159, %r3162}, {%r461, %r464}, {%r3113, %r3129}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3166, %r3170}, {%r461, %r464}, {%r3122, %r3136}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3158, %r3159, %r3159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3161, %r3162, %r3162, %r3158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3165, %r3166, %r3166, %r3161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3169, %r3170, %r3170, %r3165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3514, %r1593, %r3169, %r3511;
	// end inline asm
	add.s32 	%r3512, %r3509, 1;
	setp.eq.s32 	%p309, %r3512, 25;
	@%p309 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_175;
$L__BB0_172:                            // %L35252
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_174;
// %bb.173:                             // %L35312
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3177, %r3501, 21;
	or.b32  	%r3178, %r174, %r3177;
	cvt.u64.u32 	%rd345, %r3178;
	add.s64 	%rd346, %rd345, %rd8;
	shr.u64 	%rd347, %rd346, 37;
	add.s64 	%rd348, %rd346, %rd347;
	shr.s64 	%rd349, %rd348, 27;
	setp.lt.s64 	%p311, %rd346, 0;
	and.b64  	%rd350, %rd348, -134217728;
	setp.ne.s64 	%p312, %rd350, %rd346;
	and.pred  	%p313, %p311, %p312;
	selp.u64 	%rd351, 1, 0, %p313;
	sub.s64 	%rd352, %rd351, %rd349;
	shl.b64 	%rd353, %rd352, 27;
	add.s64 	%rd354, %rd353, %rd346;
	shl.b64 	%rd355, %rd354, 2;
	add.s64 	%rd356, %rd4, %rd355;
	st.global.u32 	[%rd356], %r3514;
$L__BB0_174:                            // %L35466
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3512, 0;
	mov.u32 	%r3514, %r3512;
$L__BB0_175:                            // %pass15858
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r3184, [%rd64];
	ld.shared.u32 	%r3191, [%rd65];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3201, %r3198}, {%r385, %r388}, {%r3184}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3210, %r3207}, {%r385, %r388}, {%r3191}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3194, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3196, %r3194, %r3198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3199, %r419, %r3201, %r3196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3203, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3205, %r3203, %r3207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3208, %r419, %r3210, %r3205;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3212, %r422, %r3201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3215, %r419, %r3198, %r3212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3219, %r422, %r3210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3222, %r419, %r3207, %r3219;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3245, %r3248}, {%r461, %r464}, {%r3199, %r3215}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3252, %r3256}, {%r461, %r464}, {%r3208, %r3222}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3244, %r3245, %r3245;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3247, %r3248, %r3248, %r3244;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3251, %r3252, %r3252, %r3247;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3255, %r3256, %r3256, %r3251;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3517, %r1593, %r3255, %r3514;
	// end inline asm
	add.s32 	%r3515, %r3512, 1;
	setp.eq.s32 	%p314, %r3515, 25;
	@%p314 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_179;
$L__BB0_176:                            // %L36387
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_178;
// %bb.177:                             // %L36447
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3263, %r3501, 21;
	or.b32  	%r3264, %r174, %r3263;
	cvt.u64.u32 	%rd357, %r3264;
	add.s64 	%rd358, %rd357, %rd8;
	shr.u64 	%rd359, %rd358, 37;
	add.s64 	%rd360, %rd358, %rd359;
	shr.s64 	%rd361, %rd360, 27;
	setp.lt.s64 	%p316, %rd358, 0;
	and.b64  	%rd362, %rd360, -134217728;
	setp.ne.s64 	%p317, %rd362, %rd358;
	and.pred  	%p318, %p316, %p317;
	selp.u64 	%rd363, 1, 0, %p318;
	sub.s64 	%rd364, %rd363, %rd361;
	shl.b64 	%rd365, %rd364, 27;
	add.s64 	%rd366, %rd365, %rd358;
	shl.b64 	%rd367, %rd366, 2;
	add.s64 	%rd368, %rd4, %rd367;
	st.global.u32 	[%rd368], %r3517;
$L__BB0_178:                            // %L36601
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3515, 0;
	mov.u32 	%r3517, %r3515;
$L__BB0_179:                            // %pass16344
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r3270, [%rd66];
	ld.shared.u32 	%r3277, [%rd67];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3287, %r3284}, {%r385, %r388}, {%r3270}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3296, %r3293}, {%r385, %r388}, {%r3277}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3280, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3282, %r3280, %r3284;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3285, %r419, %r3287, %r3282;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3289, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3291, %r3289, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3294, %r419, %r3296, %r3291;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3298, %r422, %r3287;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3301, %r419, %r3284, %r3298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3305, %r422, %r3296;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3308, %r419, %r3293, %r3305;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3331, %r3334}, {%r461, %r464}, {%r3285, %r3301}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3338, %r3342}, {%r461, %r464}, {%r3294, %r3308}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3330, %r3331, %r3331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3333, %r3334, %r3334, %r3330;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3337, %r3338, %r3338, %r3333;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3341, %r3342, %r3342, %r3337;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3520, %r1593, %r3341, %r3517;
	// end inline asm
	add.s32 	%r3518, %r3515, 1;
	setp.eq.s32 	%p319, %r3518, 25;
	@%p319 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_183;
$L__BB0_180:                            // %L37522
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_182;
// %bb.181:                             // %L37582
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3349, %r3501, 21;
	or.b32  	%r3350, %r174, %r3349;
	cvt.u64.u32 	%rd369, %r3350;
	add.s64 	%rd370, %rd369, %rd8;
	shr.u64 	%rd371, %rd370, 37;
	add.s64 	%rd372, %rd370, %rd371;
	shr.s64 	%rd373, %rd372, 27;
	setp.lt.s64 	%p321, %rd370, 0;
	and.b64  	%rd374, %rd372, -134217728;
	setp.ne.s64 	%p322, %rd374, %rd370;
	and.pred  	%p323, %p321, %p322;
	selp.u64 	%rd375, 1, 0, %p323;
	sub.s64 	%rd376, %rd375, %rd373;
	shl.b64 	%rd377, %rd376, 27;
	add.s64 	%rd378, %rd377, %rd370;
	shl.b64 	%rd379, %rd378, 2;
	add.s64 	%rd380, %rd4, %rd379;
	st.global.u32 	[%rd380], %r3520;
$L__BB0_182:                            // %L37736
                                        //   in Loop: Header=BB0_155 Depth=2
	add.s32 	%r3501, %r3501, 1;
	mov.u32 	%r3518, 0;
	mov.u32 	%r3520, %r3518;
$L__BB0_183:                            // %pass16830
                                        //   in Loop: Header=BB0_155 Depth=2
	ld.shared.u32 	%r3356, [%rd68];
	ld.shared.u32 	%r3363, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3373, %r3370}, {%r385, %r388}, {%r3356}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3382, %r3379}, {%r385, %r388}, {%r3363}, {%r1232, %r1232};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3366, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3368, %r3366, %r3370;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3371, %r419, %r3373, %r3368;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3375, %r422;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3377, %r3375, %r3379;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3380, %r419, %r3382, %r3377;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3384, %r422, %r3373;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3387, %r419, %r3370, %r3384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3391, %r422, %r3382;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3394, %r419, %r3379, %r3391;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3417, %r3420}, {%r461, %r464}, {%r3371, %r3387}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3424, %r3428}, {%r461, %r464}, {%r3380, %r3394}, {%r1232, %r1232}, %r175, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3416, %r3417, %r3417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3419, %r3420, %r3420, %r3416;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3423, %r3424, %r3424, %r3419;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3427, %r3428, %r3428, %r3423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3470, %r1593, %r3427, %r3520;
	// end inline asm
	add.s32 	%r3468, %r3518, 1;
	setp.eq.s32 	%p324, %r3468, 25;
	@%p324 bra 	$L__BB0_184;
	bra.uni 	$L__BB0_187;
$L__BB0_184:                            // %L38657
                                        //   in Loop: Header=BB0_155 Depth=2
	@%p216 bra 	$L__BB0_186;
// %bb.185:                             // %L38717
                                        //   in Loop: Header=BB0_155 Depth=2
	shl.b32 	%r3435, %r3501, 21;
	or.b32  	%r3436, %r174, %r3435;
	cvt.u64.u32 	%rd381, %r3436;
	add.s64 	%rd382, %rd381, %rd8;
	shr.u64 	%rd383, %rd382, 37;
	add.s64 	%rd384, %rd382, %rd383;
	shr.s64 	%rd385, %rd384, 27;
	setp.lt.s64 	%p326, %rd382, 0;
	and.b64  	%rd386, %rd384, -134217728;
	setp.ne.s64 	%p327, %rd386, %rd382;
	and.pred  	%p328, %p326, %p327;
	selp.u64 	%rd387, 1, 0, %p328;
	sub.s64 	%rd388, %rd387, %rd385;
	shl.b64 	%rd389, %rd388, 27;
	add.s64 	%rd390, %rd389, %rd382;
	shl.b64 	%rd391, %rd390, 2;
	add.s64 	%rd392, %rd4, %rd391;
	st.global.u32 	[%rd392], %r3470;
	bra.uni 	$L__BB0_186;
$L__BB0_189:                            // %L38903
	mov.u32 	%r3438, 0;
	st.global.u32 	[%rd5], %r3438;
	ret;
$L__BB0_219:                            // %post_box_union
	mov.u64 	%rd199, exception3291;
	cvta.global.u64 	%rd200, %rd199;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd200;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 10
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd70;
	st.param.b32 	[param0+8], %r264;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 11
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L159
	mov.u32 	%r3439, 2;
	st.global.u32 	[%rd5], %r3439;
	mov.u64 	%rd393, exception3243;
	cvta.global.u64 	%rd394, %rd393;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd394;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 12
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd70;
	st.param.b32 	[param0+8], %r264;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 13
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd75, exception1;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd76;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd70;
	st.param.b32 	[param0+8], %r264;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
