--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Greedy_snake.twx Greedy_snake.ncd -o Greedy_snake.twr
Greedy_snake.pcf -ucf Greedy_snake.ucf

Design file:              Greedy_snake.ncd
Physical constraint file: Greedy_snake.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk_pin HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 326592 paths analyzed, 2107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.601ns.
--------------------------------------------------------------------------------

Paths for end point U4/Body_x_0_2_1 (SLICE_X12Y39.AX), 1731 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_32 (FF)
  Destination:          U4/Body_x_0_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_32 to U4/Body_x_0_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.430   U4/Body_y_0<34>
                                                       U4/Body_y_0_32
    SLICE_X11Y42.D1      net (fanout=7)        1.897   U4/Body_y_0<32>
    SLICE_X11Y42.D       Tilo                  0.259   U4/Body_y_0_0_2
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111_SW0
    SLICE_X18Y40.A3      net (fanout=1)        1.022   N105
    SLICE_X18Y40.A       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111
    SLICE_X18Y40.B6      net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111
    SLICE_X18Y40.B       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117
    SLICE_X18Y40.D1      net (fanout=4)        0.553   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X11Y42.B5      net (fanout=17)       1.608   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X11Y42.B       Tilo                  0.259   U4/Body_y_0_0_2
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37
    SLICE_X9Y39.C4       net (fanout=11)       0.922   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o
    SLICE_X9Y39.C        Tilo                  0.259   U4/Body_x_0<3>
                                                       U4/Body_x_0_2_dpot
    SLICE_X12Y39.AX      net (fanout=1)        1.018   U4/Body_x_0_2_dpot
    SLICE_X12Y39.CLK     Tdick                 0.085   U4/Body_x_0_2_1
                                                       U4/Body_x_0_2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.441ns (2.506ns logic, 8.935ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_0_1 (FF)
  Destination:          U4/Body_x_0_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.291ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.588 - 0.645)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_0_1 to U4/Body_x_0_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   U4/Body_y_0_0_2
                                                       U4/Body_y_0_0_1
    SLICE_X15Y40.B4      net (fanout=6)        1.546   U4/Body_y_0_0_1
    SLICE_X15Y40.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101_SW0
    SLICE_X15Y40.A5      net (fanout=1)        0.230   N107
    SLICE_X15Y40.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101
    SLICE_X15Y40.D6      net (fanout=1)        0.598   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101
    SLICE_X15Y40.D       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191107
    SLICE_X18Y40.D6      net (fanout=4)        1.043   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X11Y42.B5      net (fanout=17)       1.608   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X11Y42.B       Tilo                  0.259   U4/Body_y_0_0_2
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37
    SLICE_X9Y39.C4       net (fanout=11)       0.922   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o
    SLICE_X9Y39.C        Tilo                  0.259   U4/Body_x_0<3>
                                                       U4/Body_x_0_2_dpot
    SLICE_X12Y39.AX      net (fanout=1)        1.018   U4/Body_x_0_2_dpot
    SLICE_X12Y39.CLK     Tdick                 0.085   U4/Body_x_0_2_1
                                                       U4/Body_x_0_2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.291ns (2.554ns logic, 8.737ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_5 (FF)
  Destination:          U4/Body_x_0_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.275ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (0.588 - 0.654)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_5 to U4/Body_x_0_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.BQ       Tcko                  0.430   U4/Body_x_0<7>
                                                       U4/Body_x_0_5
    SLICE_X16Y35.A2      net (fanout=23)       2.073   U4/Body_x_0<5>
    SLICE_X16Y35.A       Tilo                  0.254   U4/Snake_light_sig_5
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191116
    SLICE_X18Y40.B2      net (fanout=1)        1.063   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191116
    SLICE_X18Y40.B       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117
    SLICE_X18Y40.D1      net (fanout=4)        0.553   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X11Y42.B5      net (fanout=17)       1.608   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X11Y42.B       Tilo                  0.259   U4/Body_y_0_0_2
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37
    SLICE_X9Y39.C4       net (fanout=11)       0.922   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o
    SLICE_X9Y39.C        Tilo                  0.259   U4/Body_x_0<3>
                                                       U4/Body_x_0_2_dpot
    SLICE_X12Y39.AX      net (fanout=1)        1.018   U4/Body_x_0_2_dpot
    SLICE_X12Y39.CLK     Tdick                 0.085   U4/Body_x_0_2_1
                                                       U4/Body_x_0_2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (2.266ns logic, 9.009ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point U4/Hit_body_sig (SLICE_X6Y47.A6), 1670 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_32 (FF)
  Destination:          U4/Hit_body_sig (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.393ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.639 - 0.620)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_32 to U4/Hit_body_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.430   U4/Body_y_0<34>
                                                       U4/Body_y_0_32
    SLICE_X11Y42.D1      net (fanout=7)        1.897   U4/Body_y_0<32>
    SLICE_X11Y42.D       Tilo                  0.259   U4/Body_y_0_0_2
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111_SW0
    SLICE_X18Y40.A3      net (fanout=1)        1.022   N105
    SLICE_X18Y40.A       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111
    SLICE_X18Y40.B6      net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111
    SLICE_X18Y40.B       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117
    SLICE_X18Y40.D1      net (fanout=4)        0.553   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A1       net (fanout=17)       1.656   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A        Tilo                  0.254   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X6Y47.A6       net (fanout=18)       1.844   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X6Y47.CLK      Tas                   0.349   U4/Hit_body_sig
                                                       U4/Hit_body_sig_rstpot1
                                                       U4/Hit_body_sig
    -------------------------------------------------  ---------------------------
    Total                                     11.393ns (2.506ns logic, 8.887ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_1 (FF)
  Destination:          U4/Hit_body_sig (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.285ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_1 to U4/Hit_body_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.525   U4/Body_y_0<3>
                                                       U4/Body_y_0_1
    SLICE_X12Y30.B5      net (fanout=26)       1.953   U4/Body_y_0<1>
    SLICE_X12Y30.B       Tilo                  0.254   U4/Snake_light_sig_11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126
    SLICE_X12Y37.B3      net (fanout=1)        1.263   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126
    SLICE_X12Y37.B       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o28
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127
    SLICE_X12Y39.C4      net (fanout=4)        0.557   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912
    SLICE_X12Y39.C       Tilo                  0.255   U4/Body_x_0_2_1
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X9Y37.B3       net (fanout=1)        1.209   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X9Y37.B        Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X9Y37.A5       net (fanout=1)        0.230   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X9Y37.A        Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X4Y30.A4       net (fanout=17)       1.820   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X4Y30.A        Tilo                  0.254   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X6Y47.A6       net (fanout=18)       1.844   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X6Y47.CLK      Tas                   0.349   U4/Hit_body_sig
                                                       U4/Hit_body_sig_rstpot1
                                                       U4/Hit_body_sig
    -------------------------------------------------  ---------------------------
    Total                                     11.285ns (2.409ns logic, 8.876ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_0_1 (FF)
  Destination:          U4/Hit_body_sig (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.243ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.334 - 0.333)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_0_1 to U4/Hit_body_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   U4/Body_y_0_0_2
                                                       U4/Body_y_0_0_1
    SLICE_X15Y40.B4      net (fanout=6)        1.546   U4/Body_y_0_0_1
    SLICE_X15Y40.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101_SW0
    SLICE_X15Y40.A5      net (fanout=1)        0.230   N107
    SLICE_X15Y40.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101
    SLICE_X15Y40.D6      net (fanout=1)        0.598   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101
    SLICE_X15Y40.D       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191107
    SLICE_X18Y40.D6      net (fanout=4)        1.043   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A1       net (fanout=17)       1.656   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A        Tilo                  0.254   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X6Y47.A6       net (fanout=18)       1.844   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X6Y47.CLK      Tas                   0.349   U4/Hit_body_sig
                                                       U4/Hit_body_sig_rstpot1
                                                       U4/Hit_body_sig
    -------------------------------------------------  ---------------------------
    Total                                     11.243ns (2.554ns logic, 8.689ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_1 (SLICE_X8Y42.B3), 1670 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_32 (FF)
  Destination:          U4/Body_y_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.284ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.622 - 0.620)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_32 to U4/Body_y_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.430   U4/Body_y_0<34>
                                                       U4/Body_y_0_32
    SLICE_X11Y42.D1      net (fanout=7)        1.897   U4/Body_y_0<32>
    SLICE_X11Y42.D       Tilo                  0.259   U4/Body_y_0_0_2
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111_SW0
    SLICE_X18Y40.A3      net (fanout=1)        1.022   N105
    SLICE_X18Y40.A       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111
    SLICE_X18Y40.B6      net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111
    SLICE_X18Y40.B       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117
    SLICE_X18Y40.D1      net (fanout=4)        0.553   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A1       net (fanout=17)       1.656   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A        Tilo                  0.254   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X8Y42.B3       net (fanout=18)       1.745   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X8Y42.CLK      Tas                   0.339   U4/Body_y_0<3>
                                                       U4/Body_y_0_1_dpot
                                                       U4/Body_y_0_1
    -------------------------------------------------  ---------------------------
    Total                                     11.284ns (2.496ns logic, 8.788ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_1 (FF)
  Destination:          U4/Body_y_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.176ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_1 to U4/Body_y_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.525   U4/Body_y_0<3>
                                                       U4/Body_y_0_1
    SLICE_X12Y30.B5      net (fanout=26)       1.953   U4/Body_y_0<1>
    SLICE_X12Y30.B       Tilo                  0.254   U4/Snake_light_sig_11
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126
    SLICE_X12Y37.B3      net (fanout=1)        1.263   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126
    SLICE_X12Y37.B       Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o28
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127
    SLICE_X12Y39.C4      net (fanout=4)        0.557   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912
    SLICE_X12Y39.C       Tilo                  0.255   U4/Body_x_0_2_1
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X9Y37.B3       net (fanout=1)        1.209   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1
    SLICE_X9Y37.B        Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X9Y37.A5       net (fanout=1)        0.230   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4
    SLICE_X9Y37.A        Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X4Y30.A4       net (fanout=17)       1.820   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9
    SLICE_X4Y30.A        Tilo                  0.254   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X8Y42.B3       net (fanout=18)       1.745   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X8Y42.CLK      Tas                   0.339   U4/Body_y_0<3>
                                                       U4/Body_y_0_1_dpot
                                                       U4/Body_y_0_1
    -------------------------------------------------  ---------------------------
    Total                                     11.176ns (2.399ns logic, 8.777ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_0_1 (FF)
  Destination:          U4/Body_y_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.134ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         Clk_50mhz rising at 0.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_0_1 to U4/Body_y_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   U4/Body_y_0_0_2
                                                       U4/Body_y_0_0_1
    SLICE_X15Y40.B4      net (fanout=6)        1.546   U4/Body_y_0_0_1
    SLICE_X15Y40.B       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101_SW0
    SLICE_X15Y40.A5      net (fanout=1)        0.230   N107
    SLICE_X15Y40.A       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101
    SLICE_X15Y40.D6      net (fanout=1)        0.598   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101
    SLICE_X15Y40.D       Tilo                  0.259   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191107
    SLICE_X18Y40.D6      net (fanout=4)        1.043   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110
    SLICE_X18Y40.D       Tilo                  0.235   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D4       net (fanout=1)        1.629   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21
    SLICE_X8Y36.D        Tilo                  0.254   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C6       net (fanout=1)        0.143   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
    SLICE_X8Y36.C        Tilo                  0.255   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A1       net (fanout=17)       1.656   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27
    SLICE_X4Y30.A        Tilo                  0.254   U4/Body_y_0<86>
                                                       U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8
    SLICE_X8Y42.B3       net (fanout=18)       1.745   U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377
    SLICE_X8Y42.CLK      Tas                   0.339   U4/Body_y_0<3>
                                                       U4/Body_y_0_1_dpot
                                                       U4/Body_y_0_1
    -------------------------------------------------  ---------------------------
    Total                                     11.134ns (2.544ns logic, 8.590ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/Random_num_4 (SLICE_X6Y16.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/Random_num_3 (FF)
  Destination:          U3/Random_num_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/Random_num_3 to U3/Random_num_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.CQ       Tcko                  0.198   U3/Random_num<5>
                                                       U3/Random_num_3
    SLICE_X6Y16.D5       net (fanout=5)        0.087   U3/Random_num<3>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.121   U3/Random_num<9>
                                                       U3/Maccum_Random_num_xor<4>11
                                                       U3/Random_num_4
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.319ns logic, 0.087ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_44 (SLICE_X14Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/Body_y_0_44 (FF)
  Destination:          U4/Body_y_0_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/Body_y_0_44 to U4/Body_y_0_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.200   U4/Body_y_0<48>
                                                       U4/Body_y_0_44
    SLICE_X14Y43.A6      net (fanout=7)        0.026   U4/Body_y_0<44>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   U4/Body_y_0<48>
                                                       U4/Body_y_0_44_dpot
                                                       U4/Body_y_0_44
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point U4/Body_y_0_48 (SLICE_X14Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/Body_y_0_48 (FF)
  Destination:          U4/Body_y_0_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_50mhz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/Body_y_0_48 to U4/Body_y_0_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.200   U4/Body_y_0<48>
                                                       U4/Body_y_0_48
    SLICE_X14Y43.D6      net (fanout=6)        0.027   U4/Body_y_0<48>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   U4/Body_y_0<48>
                                                       U4/Body_y_0_48_dpot
                                                       U4/Body_y_0_48
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: U1/clkout1_buf/I0
  Logical resource: U1/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U1/clk0
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: U3/Apple_x<3>/CLK
  Logical resource: U3/Apple_x_0/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: Clk_50mhz
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: U3/Apple_x<3>/SR
  Logical resource: U3/Apple_x_0/SR
  Location pin: SLICE_X4Y18.SR
  Clock network: Rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkdv = PERIOD TIMEGRP "U1_clkdv" TS_sys_clk_pin / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7539 paths analyzed, 604 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.698ns.
--------------------------------------------------------------------------------

Paths for end point U5/Vga_rgb_1 (SLICE_X12Y26.C1), 1103 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_20 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.731ns (1.679 - 2.410)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_20 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CQ       Tcko                  0.430   U4/Body_y_0<21>
                                                       U4/Body_y_0_20
    SLICE_X14Y33.C3      net (fanout=7)        1.834   U4/Body_y_0<20>
    SLICE_X14Y33.C       Tilo                  0.235   U4/Mmux_Object211137
                                                       U4/Mmux_Object211137
    SLICE_X12Y33.B1      net (fanout=1)        0.738   U4/Mmux_Object211137
    SLICE_X12Y33.B       Tilo                  0.254   U4/Mmux_Object234
                                                       U4/Mmux_Object211138
    SLICE_X13Y33.D1      net (fanout=4)        1.633   U4/Mmux_Object21113
    SLICE_X13Y33.D       Tilo                  0.259   U4/Mmux_Object213
                                                       U4/Mmux_Object214
    SLICE_X13Y33.A3      net (fanout=1)        0.359   U4/Mmux_Object213
    SLICE_X13Y33.A       Tilo                  0.259   U4/Mmux_Object213
                                                       U4/Mmux_Object216
    SLICE_X12Y26.A5      net (fanout=1)        1.632   U4/Mmux_Object215
    SLICE_X12Y26.A       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object221
    SLICE_X12Y26.C1      net (fanout=2)        0.547   U4/Mmux_Object220
    SLICE_X12Y26.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (2.030ns logic, 6.743ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_11 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 6)
  Clock Path Skew:      -0.739ns (1.679 - 2.418)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_11 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   U4/Body_x_0<11>
                                                       U4/Body_x_0_11
    SLICE_X9Y21.A3       net (fanout=4)        1.933   U4/Body_x_0<11>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X8Y26.C4       net (fanout=4)        1.314   U4/Mmux_Object2113
    SLICE_X8Y26.C        Tilo                  0.255   U4/Mmux_Object217
                                                       U4/Mmux_Object217
    SLICE_X8Y26.A1       net (fanout=1)        0.566   U4/Mmux_Object216
    SLICE_X8Y26.A        Tilo                  0.254   U4/Mmux_Object217
                                                       U4/Mmux_Object220
    SLICE_X12Y26.A6      net (fanout=1)        0.654   U4/Mmux_Object219
    SLICE_X12Y26.A       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object221
    SLICE_X12Y26.C1      net (fanout=2)        0.547   U4/Mmux_Object220
    SLICE_X12Y26.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      8.437ns (2.026ns logic, 6.411ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_7 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.741ns (1.679 - 2.420)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_7 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.CQ       Tcko                  0.525   U4/Body_y_0<8>
                                                       U4/Body_y_0_7
    SLICE_X9Y21.A1       net (fanout=4)        1.835   U4/Body_y_0<7>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X8Y26.C4       net (fanout=4)        1.314   U4/Mmux_Object2113
    SLICE_X8Y26.C        Tilo                  0.255   U4/Mmux_Object217
                                                       U4/Mmux_Object217
    SLICE_X8Y26.A1       net (fanout=1)        0.566   U4/Mmux_Object216
    SLICE_X8Y26.A        Tilo                  0.254   U4/Mmux_Object217
                                                       U4/Mmux_Object220
    SLICE_X12Y26.A6      net (fanout=1)        0.654   U4/Mmux_Object219
    SLICE_X12Y26.A       Tilo                  0.254   U5/Vga_rgb<1>
                                                       U4/Mmux_Object221
    SLICE_X12Y26.C1      net (fanout=2)        0.547   U4/Mmux_Object220
    SLICE_X12Y26.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (2.121ns logic, 6.313ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point U5/Vga_rgb_1 (SLICE_X12Y26.C6), 1103 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_11 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.597ns (Levels of Logic = 6)
  Clock Path Skew:      -0.739ns (1.679 - 2.418)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_11 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   U4/Body_x_0<11>
                                                       U4/Body_x_0_11
    SLICE_X9Y21.A3       net (fanout=4)        1.933   U4/Body_x_0<11>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X9Y26.C5       net (fanout=4)        1.185   U4/Mmux_Object2113
    SLICE_X9Y26.C        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object238
    SLICE_X9Y26.A2       net (fanout=1)        0.542   U4/Mmux_Object237
    SLICE_X9Y26.A        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object241
    SLICE_X13Y26.B2      net (fanout=1)        1.167   U4/Mmux_Object240
    SLICE_X13Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X12Y26.C6      net (fanout=2)        0.333   U4/Mmux_Object241
    SLICE_X12Y26.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      8.597ns (2.040ns logic, 6.557ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_7 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.741ns (1.679 - 2.420)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_7 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.CQ       Tcko                  0.525   U4/Body_y_0<8>
                                                       U4/Body_y_0_7
    SLICE_X9Y21.A1       net (fanout=4)        1.835   U4/Body_y_0<7>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X9Y26.C5       net (fanout=4)        1.185   U4/Mmux_Object2113
    SLICE_X9Y26.C        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object238
    SLICE_X9Y26.A2       net (fanout=1)        0.542   U4/Mmux_Object237
    SLICE_X9Y26.A        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object241
    SLICE_X13Y26.B2      net (fanout=1)        1.167   U4/Mmux_Object240
    SLICE_X13Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X12Y26.C6      net (fanout=2)        0.333   U4/Mmux_Object241
    SLICE_X12Y26.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (2.135ns logic, 6.459ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_9 (FF)
  Destination:          U5/Vga_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 6)
  Clock Path Skew:      -0.739ns (1.679 - 2.418)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_9 to U5/Vga_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.BQ       Tcko                  0.430   U4/Body_x_0<11>
                                                       U4/Body_x_0_9
    SLICE_X9Y21.A5       net (fanout=4)        1.766   U4/Body_x_0<9>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X9Y26.C5       net (fanout=4)        1.185   U4/Mmux_Object2113
    SLICE_X9Y26.C        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object238
    SLICE_X9Y26.A2       net (fanout=1)        0.542   U4/Mmux_Object237
    SLICE_X9Y26.A        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object241
    SLICE_X13Y26.B2      net (fanout=1)        1.167   U4/Mmux_Object240
    SLICE_X13Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X12Y26.C6      net (fanout=2)        0.333   U4/Mmux_Object241
    SLICE_X12Y26.CLK     Tas                   0.339   U5/Vga_rgb<1>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<2>1
                                                       U5/Vga_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (2.040ns logic, 6.390ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point U5/Vga_rgb_0 (SLICE_X13Y26.A5), 1103 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_11 (FF)
  Destination:          U5/Vga_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.739ns (1.679 - 2.418)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_11 to U5/Vga_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   U4/Body_x_0<11>
                                                       U4/Body_x_0_11
    SLICE_X9Y21.A3       net (fanout=4)        1.933   U4/Body_x_0<11>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X9Y26.C5       net (fanout=4)        1.185   U4/Mmux_Object2113
    SLICE_X9Y26.C        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object238
    SLICE_X9Y26.A2       net (fanout=1)        0.542   U4/Mmux_Object237
    SLICE_X9Y26.A        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object241
    SLICE_X13Y26.B2      net (fanout=1)        1.167   U4/Mmux_Object240
    SLICE_X13Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X13Y26.A5      net (fanout=2)        0.236   U4/Mmux_Object241
    SLICE_X13Y26.CLK     Tas                   0.373   U5/Vga_rgb<0>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<0>1
                                                       U5/Vga_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (2.074ns logic, 6.460ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_y_0_7 (FF)
  Destination:          U5/Vga_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.741ns (1.679 - 2.420)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_y_0_7 to U5/Vga_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.CQ       Tcko                  0.525   U4/Body_y_0<8>
                                                       U4/Body_y_0_7
    SLICE_X9Y21.A1       net (fanout=4)        1.835   U4/Body_y_0<7>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X9Y26.C5       net (fanout=4)        1.185   U4/Mmux_Object2113
    SLICE_X9Y26.C        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object238
    SLICE_X9Y26.A2       net (fanout=1)        0.542   U4/Mmux_Object237
    SLICE_X9Y26.A        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object241
    SLICE_X13Y26.B2      net (fanout=1)        1.167   U4/Mmux_Object240
    SLICE_X13Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X13Y26.A5      net (fanout=2)        0.236   U4/Mmux_Object241
    SLICE_X13Y26.CLK     Tas                   0.373   U5/Vga_rgb<0>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<0>1
                                                       U5/Vga_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.169ns logic, 6.362ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/Body_x_0_9 (FF)
  Destination:          U5/Vga_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.739ns (1.679 - 2.418)
  Source Clock:         Clk_50mhz rising at 20.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: U4/Body_x_0_9 to U5/Vga_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.BQ       Tcko                  0.430   U4/Body_x_0<11>
                                                       U4/Body_x_0_9
    SLICE_X9Y21.A5       net (fanout=4)        1.766   U4/Body_x_0<9>
    SLICE_X9Y21.A        Tilo                  0.259   U5/Pixel_y<5>
                                                       U4/Mmux_Object21132
    SLICE_X6Y35.A6       net (fanout=1)        1.397   U4/Mmux_Object21132
    SLICE_X6Y35.A        Tilo                  0.235   U4/SF242
                                                       U4/Mmux_Object21135
    SLICE_X9Y26.C5       net (fanout=4)        1.185   U4/Mmux_Object2113
    SLICE_X9Y26.C        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object238
    SLICE_X9Y26.A2       net (fanout=1)        0.542   U4/Mmux_Object237
    SLICE_X9Y26.A        Tilo                  0.259   U4/Mmux_Object238
                                                       U4/Mmux_Object241
    SLICE_X13Y26.B2      net (fanout=1)        1.167   U4/Mmux_Object240
    SLICE_X13Y26.B       Tilo                  0.259   U5/Vga_rgb<0>
                                                       U4/Mmux_Object242
    SLICE_X13Y26.A5      net (fanout=2)        0.236   U4/Mmux_Object241
    SLICE_X13Y26.CLK     Tas                   0.373   U5/Vga_rgb<0>
                                                       U5/Vga_rgb[2]_GND_12_o_mux_40_OUT<0>1
                                                       U5/Vga_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      8.367ns (2.074ns logic, 6.293ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clkdv = PERIOD TIMEGRP "U1_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U5/Column_count_0 (SLICE_X10Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/Column_count_0 (FF)
  Destination:          U5/Column_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_25mhz rising at 40.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/Column_count_0 to U5/Column_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.AQ      Tcko                  0.200   U5/Column_count<3>
                                                       U5/Column_count_0
    SLICE_X10Y21.A6      net (fanout=12)       0.045   U5/Column_count<0>
    SLICE_X10Y21.CLK     Tah         (-Th)    -0.190   U5/Column_count<3>
                                                       U5/Column_count[9]_Column_count[9]_mux_20_OUT<0>1_INV_0
                                                       U5/Column_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.390ns logic, 0.045ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point U5/Row_count_0 (SLICE_X14Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/Row_count_0 (FF)
  Destination:          U5/Row_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_25mhz rising at 40.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/Row_count_0 to U5/Row_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.AQ      Tcko                  0.200   U5/Row_count<3>
                                                       U5/Row_count_0
    SLICE_X14Y17.A6      net (fanout=5)        0.047   U5/Row_count<0>
    SLICE_X14Y17.CLK     Tah         (-Th)    -0.190   U5/Row_count<3>
                                                       U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT11_INV_0
                                                       U5/Row_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point U5/Row_count_5 (SLICE_X12Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/Row_count_6 (FF)
  Destination:          U5/Row_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_25mhz rising at 40.000ns
  Destination Clock:    Clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/Row_count_6 to U5/Row_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.234   U5/Row_count<7>
                                                       U5/Row_count_6
    SLICE_X12Y17.C5      net (fanout=10)       0.079   U5/Row_count<6>
    SLICE_X12Y17.CLK     Tah         (-Th)    -0.131   U5/Row_count<7>
                                                       U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT61
                                                       U5/Row_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.365ns logic, 0.079ns route)
                                                       (82.2% logic, 17.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkdv = PERIOD TIMEGRP "U1_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Logical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: Clk_25mhz
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB
  Logical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: Clk_25mhz
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Logical resource: U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: Clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|     11.601ns|            0|            0|            0|       334131|
| TS_U1_clk0                    |     20.000ns|     11.601ns|          N/A|            0|            0|       326592|            0|
| TS_U1_clkdv                   |     40.000ns|     19.698ns|          N/A|            0|            0|         7539|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.963|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 334131 paths, 0 nets, and 5155 connections

Design statistics:
   Minimum period:  19.698ns{1}   (Maximum frequency:  50.767MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 22 18:43:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



