$date
	Thu Sep 07 22:22:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module immgem_tb $end
$var wire 32 ! I_type [31:0] $end
$var wire 32 " SB_type [31:0] $end
$var wire 32 # S_type [31:0] $end
$var wire 32 $ U_type [31:0] $end
$var wire 32 % Uj_type [31:0] $end
$var reg 32 & ins [31:0] $end
$var reg 32 ' pc [31:0] $end
$scope module test $end
$var wire 32 ( ins [31:0] $end
$var wire 32 ) pc [31:0] $end
$var reg 32 * I_type [31:0] $end
$var reg 32 + SB_type [31:0] $end
$var reg 32 , S_type [31:0] $end
$var reg 32 - U_type [31:0] $end
$var reg 32 . Uj_type [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101000100000001100 .
b100101000000000000000 -
b101 ,
b100000010000 +
b1 *
b1100 )
b100101000001010010011 (
b1100 '
b100101000001010010011 &
b101000100000001100 %
b100101000000000000000 $
b101 #
b100000010000 "
b1 !
$end
#6
b111101000000000000000 -
b111101000000000000000 $
b11101000100001111100 .
b11101000100001111100 %
b100010011000 "
b100010011000 +
b11101 ,
b11101 #
b1 *
b1111100 '
b1111100 )
b111101000111010010011 &
b111101000111010010011 (
#10
