Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 31 00:21:42 2021
| Host         : MobileSickHorse running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4ddr_timing_summary_routed.rpt -pb nexys4ddr_timing_summary_routed.pb -rpx nexys4ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u_display/clk_refresh_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.056        0.000                      0                 1536        0.045        0.000                      0                 1536        3.750        0.000                       0                   606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.056        0.000                      0                 1536        0.045        0.000                      0                 1536        3.750        0.000                       0                   606  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_ingress/credit_first_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.006ns (18.374%)  route 4.469ns (81.626%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          1.093     9.909    u_uart/u_receive/rx_reg_reg[0]_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.116    10.025 r  u_uart/u_receive/credit_first[5]_i_1/O
                         net (fo=6, routed)           0.764    10.789    u_uart/u_control/u_ingress/E[0]
    SLICE_X3Y77          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_ingress/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[0]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_CE)      -0.409    14.844    u_uart/u_control/u_ingress/credit_first_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_debtor/credit_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.874ns (31.678%)  route 4.042ns (68.322%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          0.905     9.721    u_uart/u_control/u_ingress/credit_reg[11]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  u_uart/u_control/u_ingress/credit[11]_i_5/O
                         net (fo=1, routed)           0.524    10.370    u_uart/u_control/u_ingress/credit[11]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.896 r  u_uart/u_control/u_ingress/credit_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    u_uart/u_control/u_ingress/credit_reg[11]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  u_uart/u_control/u_ingress/credit_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.230    u_uart/u_control/u_debtor/D[13]
    SLICE_X5Y78          FDRE                                         r  u_uart/u_control/u_debtor/credit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_debtor/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  u_uart/u_control/u_debtor/credit_reg[13]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.299    u_uart/u_control/u_debtor/credit_reg[13]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_debtor/credit_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.779ns (30.563%)  route 4.042ns (69.437%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          0.905     9.721    u_uart/u_control/u_ingress/credit_reg[11]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  u_uart/u_control/u_ingress/credit[11]_i_5/O
                         net (fo=1, routed)           0.524    10.370    u_uart/u_control/u_ingress/credit[11]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.896 r  u_uart/u_control/u_ingress/credit_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    u_uart/u_control/u_ingress/credit_reg[11]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.135 r  u_uart/u_control/u_ingress/credit_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.135    u_uart/u_control/u_debtor/D[14]
    SLICE_X5Y78          FDRE                                         r  u_uart/u_control/u_debtor/credit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_debtor/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  u_uart/u_control/u_debtor/credit_reg[14]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.299    u_uart/u_control/u_debtor/credit_reg[14]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_debtor/credit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.763ns (30.371%)  route 4.042ns (69.629%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          0.905     9.721    u_uart/u_control/u_ingress/credit_reg[11]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     9.845 r  u_uart/u_control/u_ingress/credit[11]_i_5/O
                         net (fo=1, routed)           0.524    10.370    u_uart/u_control/u_ingress/credit[11]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.896 r  u_uart/u_control/u_ingress/credit_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    u_uart/u_control/u_ingress/credit_reg[11]_i_1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.119 r  u_uart/u_control/u_ingress/credit_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.119    u_uart/u_control/u_debtor/D[12]
    SLICE_X5Y78          FDRE                                         r  u_uart/u_control/u_debtor/credit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_debtor/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  u_uart/u_control/u_debtor/credit_reg[12]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.062    15.299    u_uart/u_control/u_debtor/credit_reg[12]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_ingress/credit_first_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.006ns (18.916%)  route 4.312ns (81.084%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          1.093     9.909    u_uart/u_receive/rx_reg_reg[0]_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.116    10.025 r  u_uart/u_receive/credit_first[5]_i_1/O
                         net (fo=6, routed)           0.607    10.632    u_uart/u_control/u_ingress/E[0]
    SLICE_X4Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_ingress/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[3]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.409    14.828    u_uart/u_control/u_ingress/credit_first_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_ingress/credit_first_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.006ns (18.916%)  route 4.312ns (81.084%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          1.093     9.909    u_uart/u_receive/rx_reg_reg[0]_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.116    10.025 r  u_uart/u_receive/credit_first[5]_i_1/O
                         net (fo=6, routed)           0.607    10.632    u_uart/u_control/u_ingress/E[0]
    SLICE_X4Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_ingress/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[4]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.409    14.828    u_uart/u_control/u_ingress/credit_first_reg[4]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_ingress/credit_first_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.006ns (18.916%)  route 4.312ns (81.084%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          1.093     9.909    u_uart/u_receive/rx_reg_reg[0]_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.116    10.025 r  u_uart/u_receive/credit_first[5]_i_1/O
                         net (fo=6, routed)           0.607    10.632    u_uart/u_control/u_ingress/E[0]
    SLICE_X4Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_ingress/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[5]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.409    14.828    u_uart/u_control/u_ingress/credit_first_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 u_uart/u_egress_cdc/u_fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_egress_cdc/u_fifo/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.513ns (43.838%)  route 3.220ns (56.162%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.642     5.245    u_uart/u_egress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  u_uart/u_egress_cdc/u_fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     5.763 f  u_uart/u_egress_cdc/u_fifo/wr_addr_reg[1]/Q
                         net (fo=5, routed)           0.794     6.557    u_uart/u_egress_cdc/u_fifo/wr_addr_reg[1]
    SLICE_X8Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.681 r  u_uart/u_egress_cdc/u_fifo/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.681    u_uart/u_egress_cdc/u_fifo/i__carry_i_1__1_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.214 r  u_uart/u_egress_cdc/u_fifo/in_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    u_uart/u_egress_cdc/u_fifo/in_inferred__1/i__carry_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.453 r  u_uart/u_egress_cdc/u_fifo/in_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           1.114     8.567    u_uart/u_egress_cdc/u_fifo/in_inferred__1/i__carry__0_n_5
    SLICE_X11Y65         LUT5 (Prop_lut5_I0_O)        0.301     8.868 r  u_uart/u_egress_cdc/u_fifo/i__carry_i_6/O
                         net (fo=1, routed)           0.557     9.425    u_uart/u_egress_cdc/u_fifo/i__carry_i_6_n_0
    SLICE_X11Y64         LUT4 (Prop_lut4_I0_O)        0.124     9.549 r  u_uart/u_egress_cdc/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.549    u_uart/u_egress_cdc/u_fifo/i__carry_i_3__1_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.099 r  u_uart/u_egress_cdc/u_fifo/full0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.754    10.853    u_uart/u_egress_cdc/u_fifo/full0
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.124    10.977 r  u_uart/u_egress_cdc/u_fifo/full_i_1__0/O
                         net (fo=1, routed)           0.000    10.977    u_uart/u_egress_cdc/u_fifo/full_i_1__0_n_0
    SLICE_X9Y66          FDRE                                         r  u_uart/u_egress_cdc/u_fifo/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.517    14.940    u_uart/u_egress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  u_uart/u_egress_cdc/u_fifo/full_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)        0.029    15.192    u_uart/u_egress_cdc/u_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_ingress/credit_first_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.006ns (18.996%)  route 4.290ns (81.004%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          1.093     9.909    u_uart/u_receive/rx_reg_reg[0]_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.116    10.025 r  u_uart/u_receive/credit_first[5]_i_1/O
                         net (fo=6, routed)           0.585    10.609    u_uart/u_control/u_ingress/E[0]
    SLICE_X6Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_ingress/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X6Y78          FDRE (Setup_fdre_C_CE)      -0.373    14.864    u_uart/u_control/u_ingress/credit_first_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 u_uart/u_receive/divcounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_control/u_ingress/credit_first_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.006ns (18.996%)  route 4.290ns (81.004%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.711     5.314    u_uart/u_receive/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  u_uart/u_receive/divcounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  u_uart/u_receive/divcounter_reg[12]/Q
                         net (fo=3, routed)           0.843     6.674    u_uart/u_receive/divcounter[12]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.798 f  u_uart/u_receive/wr_addr_gray[2]_i_8/O
                         net (fo=1, routed)           0.808     7.606    u_uart/u_receive/wr_addr_gray[2]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.730 f  u_uart/u_receive/wr_addr_gray[2]_i_5/O
                         net (fo=7, routed)           0.962     8.692    u_uart/u_receive/wr_addr_gray[2]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  u_uart/u_receive/FSM_sequential_state[1]_i_3__0/O
                         net (fo=21, routed)          1.093     9.909    u_uart/u_receive/rx_reg_reg[0]_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.116    10.025 r  u_uart/u_receive/credit_first[5]_i_1/O
                         net (fo=6, routed)           0.585    10.609    u_uart/u_control/u_ingress/E[0]
    SLICE_X6Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         1.591    15.014    u_uart/u_control/u_ingress/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  u_uart/u_control/u_ingress/credit_first_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X6Y78          FDRE (Setup_fdre_C_CE)      -0.373    14.864    u_uart/u_control/u_ingress/credit_first_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMS32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMS32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.565     1.484    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[3]/Q
                         net (fo=22, routed)          0.157     1.783    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD3
    SLICE_X10Y77         RAMS32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMS32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y77         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.737    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.311%)  route 0.295ns (67.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.563     1.482    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[0]/Q
                         net (fo=25, routed)          0.295     1.919    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.311%)  route 0.295ns (67.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.563     1.482    u_uart/u_ingress_cdc/u_fifo/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_uart/u_ingress_cdc/u_fifo/wr_addr_reg[0]/Q
                         net (fo=25, routed)          0.295     1.919    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=605, routed)         0.833     1.998    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y77         RAMD32                                       r  u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    u_uart/u_ingress_cdc/u_fifo/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13    u_uart/u_egress_cdc/u_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    u_uart/u_egress_cdc/u_fifo/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y77     error_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y77     redled_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y82     u_display/count_refresh_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y82     u_display/count_refresh_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y82     u_display/count_refresh_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y82     u_display/count_refresh_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y83     u_display/count_refresh_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y72     u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y71    u_uart/u_ingress_buffer/u_fifo/ram_reg_0_31_0_5/RAMC/CLK



