// Seed: 1710343747
module module_0 #(
    parameter id_1 = 32'd63
);
  logic [1 : -1 'b0] _id_1 = id_1;
  wire id_2;
  logic [id_1 : -1] \id_3 ;
  ;
  parameter id_4 = (1 ? !1 == 1 : -1 ? -1 ==? -1 : 1);
  assign \id_3 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd1,
    parameter id_2 = 32'd13
) (
    output wire  _id_0,
    output tri   id_1
    , id_5,
    input  tri0  _id_2,
    output logic id_3
);
  logic [7:0] id_6;
  assign id_1 = id_6[id_2];
  always @* id_3 = id_5 & (-1);
  module_0 modCall_1 ();
  assign id_3 = 1;
  logic [-1 : -1] id_7 = id_2;
  if (1) logic [1 'b0 : id_0] id_8;
endmodule
