

================================================================
== Vivado HLS Report for 'softmax_divide_preci'
================================================================
* Date:           Tue Feb  7 00:09:37 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        33|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	36  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	3  / true
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32"   --->   Operation 37 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.83ns)   --->   "%tmp_V_101 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_proc_2_iter_c_V_V) nounwind" [src/modules.hpp:2013]   --->   Operation 38 'read' 'tmp_V_101' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.83ns)   --->   "%tmp_V_105 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_proc_2_iter_r_V_V) nounwind" [src/modules.hpp:2014]   --->   Operation 39 'read' 'tmp_V_105' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_write_2_iter_c_V_s, i32 %tmp_V_101) nounwind" [src/modules.hpp:2015]   --->   Operation 40 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @in_proc_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5989, i32 0, i32 0, [1 x i8]* @p_str5990, [1 x i8]* @p_str5991, [1 x i8]* @p_str5992, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5993, [1 x i8]* @p_str5994)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_proc_2_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5982, i32 0, i32 0, [1 x i8]* @p_str5983, [1 x i8]* @p_str5984, [1 x i8]* @p_str5985, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5986, [1 x i8]* @p_str5987)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_proc_2_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5975, i32 0, i32 0, [1 x i8]* @p_str5976, [1 x i8]* @p_str5977, [1 x i8]* @p_str5978, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5979, [1 x i8]* @p_str5980)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @in_write_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5926, i32 0, i32 0, [1 x i8]* @p_str5927, [1 x i8]* @p_str5928, [1 x i8]* @p_str5929, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5930, [1 x i8]* @p_str5931)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_write_2_iter_c_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5919, i32 0, i32 0, [1 x i8]* @p_str5920, [1 x i8]* @p_str5921, [1 x i8]* @p_str5922, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5923, [1 x i8]* @p_str5924)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5898, i32 0, i32 0, [1 x i8]* @p_str5899, [1 x i8]* @p_str5900, [1 x i8]* @p_str5901, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5902, [1 x i8]* @p_str5903)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_V_105 to i64" [src/modules.hpp:2014]   --->   Operation 47 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_101 to i64" [src/modules.hpp:2013]   --->   Operation 48 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [src/modules.hpp:2013]   --->   Operation 49 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:2018]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%iter_i = phi i32 [ 0, %entry ], [ %iter, %._crit_edge.i ]"   --->   Operation 52 'phi' 'iter_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [src/modules.hpp:2013]   --->   Operation 53 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.08ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 54 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %"softmax_divide_precise<config_t_softmax_4>.exit", label %.reset" [src/modules.hpp:2013]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%exitcond_i2 = icmp eq i32 %iter_i, %tmp_V_101" [src/modules.hpp:2021]   --->   Operation 56 'icmp' 'exitcond_i2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.44ns)   --->   "%iter_i_mid2 = select i1 %exitcond_i2, i32 0, i32 %iter_i" [src/modules.hpp:2021]   --->   Operation 57 'select' 'iter_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.99ns)   --->   "%tmp_i = icmp eq i32 %iter_i_mid2, 0" [src/modules.hpp:2024]   --->   Operation 58 'icmp' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %1, label %._crit_edge.i" [src/modules.hpp:2024]   --->   Operation 59 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%iter = add nsw i32 1, %iter_i_mid2" [src/modules.hpp:2021]   --->   Operation 60 'add' 'iter' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 61 [1/1] (1.83ns)   --->   "%tmp_V_106 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @sum_V_V) nounwind" [src/modules.hpp:2025]   --->   Operation 61 'read' 'tmp_V_106' <Predicate = (tmp_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %tmp_V_106, i32* %tmp_V" [src/modules.hpp:2025]   --->   Operation 62 'store' <Predicate = (tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_load = load i32* %tmp_V" [src/modules.hpp:2035]   --->   Operation 63 'load' 'tmp_V_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.83ns)   --->   "%tmp_V_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @in_proc_2_V_V) nounwind" [src/modules.hpp:2029]   --->   Operation 64 'read' 'tmp_V_103' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_2_i = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_V_103, i8 0)" [src/modules.hpp:2034]   --->   Operation 65 'bitconcatenate' 'p_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_2_cast_i = zext i24 %p_2_i to i32" [src/modules.hpp:2034]   --->   Operation 66 'zext' 'p_2_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 67 [30/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 67 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 68 [29/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 68 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 69 [28/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 69 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 70 [27/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 70 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 71 [26/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 71 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 72 [25/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 72 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 73 [24/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 73 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 74 [23/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 74 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 75 [22/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 75 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 76 [21/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 76 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 77 [20/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 77 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 78 [19/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 78 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 79 [18/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 79 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 80 [17/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 80 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 81 [16/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 81 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 82 [15/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 82 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 83 [14/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 83 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 84 [13/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 84 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 85 [12/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 85 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 86 [11/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 86 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 87 [10/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 87 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 88 [9/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 88 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 89 [8/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 89 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 90 [7/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 90 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 91 [6/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 91 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 92 [5/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 92 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 93 [4/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 93 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 94 [3/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 94 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 95 [2/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 95 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 96 [1/30] (1.45ns)   --->   "%tmp_40_i = sdiv i32 %p_2_cast_i, %tmp_V_load" [src/modules.hpp:2035]   --->   Operation 96 'sdiv' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 29> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 97 [1/1] (0.00ns)   --->   "%p_3_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_40_i, i32 8, i32 31) nounwind" [src/modules.hpp:2036]   --->   Operation 97 'partselect' 'p_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 98 [1/1] (1.04ns)   --->   "%tmp_41_i = icmp eq i24 %p_3_i, 0" [src/modules.hpp:2036]   --->   Operation 98 'icmp' 'tmp_41_i' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_40_i to i8" [src/modules.hpp:2040]   --->   Operation 99 'trunc' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 100 [1/1] (0.39ns)   --->   "%tmp_V_104 = select i1 %tmp_41_i, i8 %tmp, i8 -1" [src/modules.hpp:2040]   --->   Operation 100 'select' 'tmp_V_104' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.83>
ST_35 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10) nounwind" [src/modules.hpp:2021]   --->   Operation 101 'specregionbegin' 'tmp_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2022]   --->   Operation 102 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [src/modules.hpp:2026]   --->   Operation 103 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_35 : Operation 104 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @in_write_V_V, i8 %tmp_V_104) nounwind" [src/modules.hpp:2043]   --->   Operation 104 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_11_i) nounwind" [src/modules.hpp:2044]   --->   Operation 105 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:2021]   --->   Operation 106 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 107 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_proc_2_iter_c_V_V' (src/modules.hpp:2013) [14]  (1.84 ns)
	fifo write on port 'in_write_2_iter_c_V_s' (src/modules.hpp:2015) [16]  (1.84 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'mul' operation ('bound', src/modules.hpp:2013) [19]  (3.42 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'phi' operation ('iter') with incoming values : ('iter', src/modules.hpp:2021) [23]  (0 ns)
	'icmp' operation ('exitcond_i2', src/modules.hpp:2021) [28]  (0.991 ns)
	'select' operation ('iter_i_mid2', src/modules.hpp:2021) [29]  (0.449 ns)
	'add' operation ('iter', src/modules.hpp:2021) [50]  (1.02 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read on port 'sum_V_V' (src/modules.hpp:2025) [35]  (1.84 ns)

 <State 5>: 3.29ns
The critical path consists of the following:
	fifo read on port 'in_proc_2_V_V' (src/modules.hpp:2029) [40]  (1.84 ns)
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 6>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 7>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 8>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 9>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 10>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 11>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 12>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 13>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 14>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 15>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 16>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 17>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 18>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 19>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 20>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 21>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 22>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 23>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 24>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 25>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 26>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 27>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 28>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 29>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 30>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 31>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 32>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 33>: 1.45ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)

 <State 34>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_40_i', src/modules.hpp:2035) [43]  (1.45 ns)
	'icmp' operation ('tmp_41_i', src/modules.hpp:2036) [45]  (1.05 ns)
	'select' operation ('tmp.V', src/modules.hpp:2040) [47]  (0.393 ns)

 <State 35>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_write_V_V' (src/modules.hpp:2043) [48]  (1.84 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
