// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Thu Apr  2 13:53:24 2020
// Host        : Steven-Win10-2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/Steven/Documents/HDL/vivado/dkong_system/dkong_system.srcs/sources_1/bd/dkong/ip/dkong_dkong_system_wrapper_0_0/dkong_dkong_system_wrapper_0_0_sim_netlist.v
// Design      : dkong_dkong_system_wrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "dkong_dkong_system_wrapper_0_0,dkong_system_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "dkong_system_wrapper,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module dkong_dkong_system_wrapper_0_0
   (masterclk,
    soundclk,
    rst_n,
    pixelclk,
    video_valid,
    r_sig,
    g_sig,
    b_sig,
    dac_mute,
    dac_out,
    walk_out,
    jump_out,
    crash_out,
    p1_r,
    p1_l,
    p1_u,
    p1_d,
    p1_b1,
    p2_r,
    p2_l,
    p2_u,
    p2_d,
    p2_b1,
    p1_sw,
    p2_sw,
    coin_sw,
    debug_wait,
    debug_banksel,
    debug_ahi,
    debug_alo,
    debug_dmaster,
    debug_dslave,
    debug_cpu_sig,
    debug_enables);
  input masterclk;
  input soundclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  output pixelclk;
  output video_valid;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output dac_mute;
  output [7:0]dac_out;
  output walk_out;
  output jump_out;
  output crash_out;
  input p1_r;
  input p1_l;
  input p1_u;
  input p1_d;
  input p1_b1;
  input p2_r;
  input p2_l;
  input p2_u;
  input p2_d;
  input p2_b1;
  input p1_sw;
  input p2_sw;
  input coin_sw;
  input debug_wait;
  input [1:0]debug_banksel;
  output [7:0]debug_ahi;
  output [7:0]debug_alo;
  output [7:0]debug_dmaster;
  output [7:0]debug_dslave;
  output [7:0]debug_cpu_sig;
  output [7:0]debug_enables;

  wire [1:0]b_sig;
  wire coin_sw;
  wire crash_out;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [7:0]debug_ahi;
  wire [7:0]debug_alo;
  wire [1:0]debug_banksel;
  wire [7:0]debug_cpu_sig;
  wire [7:0]debug_dmaster;
  wire [7:0]debug_dslave;
  wire [7:0]debug_enables;
  wire [2:0]g_sig;
  wire jump_out;
  wire masterclk;
  wire p1_b1;
  wire p1_d;
  wire p1_l;
  wire p1_r;
  wire p1_sw;
  wire p1_u;
  wire p2_b1;
  wire p2_d;
  wire p2_l;
  wire p2_r;
  wire p2_sw;
  wire p2_u;
  wire pixelclk;
  wire [2:0]r_sig;
  wire rst_n;
  wire soundclk;
  wire video_valid;
  wire walk_out;

  dkong_dkong_system_wrapper_0_0_dkong_system_wrapper inst
       (.D(debug_dslave[7:1]),
        .Q(pixelclk),
        .WEA(debug_enables[1]),
        .addra({debug_ahi[6:1],debug_alo[6:2]}),
        .b_sig(b_sig),
        .crash_out(crash_out),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .debug_banksel(debug_banksel),
        .debug_cpu_sig(debug_cpu_sig),
        .debug_enables({debug_enables[7],debug_enables[5:2],debug_enables[0]}),
        .g_sig(g_sig),
        .\in0_reg[4] ({p1_b1,p1_d,p1_u,p1_l,p1_r}),
        .\in1_reg[4] ({p2_b1,p2_d,p2_u,p2_l,p2_r}),
        .\in2_reg[7] ({coin_sw,p2_sw,p1_sw}),
        .jump_out(jump_out),
        .\m_obus_reg[addr][0] (debug_alo[0]),
        .\m_obus_reg[addr][15] (debug_ahi[7]),
        .\m_obus_reg[addr][1] (debug_alo[1]),
        .\m_obus_reg[addr][7] (debug_alo[7]),
        .\m_obus_reg[addr][8] (debug_ahi[0]),
        .\master_out[dmaster] (debug_dmaster),
        .masterclk(masterclk),
        .r_sig(r_sig),
        .rst_n(rst_n),
        .\s_obus_reg[dslave][0] (debug_dslave[0]),
        .soundclk(soundclk),
        .video_valid(video_valid),
        .walk_out(walk_out),
        .wr_n_reg(debug_enables[6]));
endmodule

(* CHECK_LICENSE_TYPE = "cpu_program_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "cpu_program_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "32" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     17.198 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "cpu_program_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "cpu_program_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "131072" *) 
  (* C_READ_DEPTH_B = "131072" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "131072" *) 
  (* C_WRITE_DEPTH_B = "131072" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "dkong_sound" *) 
module dkong_dkong_system_wrapper_0_0_dkong_sound
   (tim_of_s,
    xtal3,
    clk_second_cycle_s,
    multi_cycle_q_reg,
    ale,
    psen_o,
    rd_o,
    cnd_take_branch_s,
    cnd_tf_s,
    timer_int_enable_q_reg,
    int_type_q,
    timer_overflow_q_reg,
    ale_q,
    int_q_reg,
    int_enable_q_reg,
    int_in_progress_q_reg,
    mb_q,
    cnd_f1_s,
    branch_taken_q_reg,
    t1_q_reg,
    \FSM_onehot_mstate_q_reg[4] ,
    \opc_opcode_q_reg[4] ,
    \FSM_onehot_mstate_q_reg[4]_0 ,
    \FSM_onehot_mstate_q_reg[0] ,
    \FSM_onehot_mstate_q_reg[4]_1 ,
    \mnemonic_q_reg[2] ,
    xtal_q,
    \mnemonic_q_reg[1] ,
    clk_multi_cycle_s,
    second_cycle_q_reg,
    take_branch_q,
    \mnemonic_q_reg[0] ,
    second_cycle_q_reg_0,
    dac_out,
    timer_int_enable_q_reg_0,
    \mnemonic_q_reg[5] ,
    \psw_q_reg[1] ,
    \mnemonic_q_reg[4] ,
    \mnemonic_q_reg[3] ,
    mb_q56_out,
    \FSM_onehot_mstate_q_reg[0]_0 ,
    \opc_opcode_q_reg[5] ,
    \mnemonic_q_reg[5]_0 ,
    \mnemonic_q_reg[0]_0 ,
    \mnemonic_q_reg[2]_0 ,
    branch_taken_s,
    \mnemonic_q_reg[2]_1 ,
    \mnemonic_q_reg[1]_0 ,
    int_in_progress_q,
    timer_flag_q_reg,
    \mnemonic_q_reg[1]_1 ,
    \mnemonic_q_reg[3]_0 ,
    D,
    dac_mute,
    soundclk,
    \inc_sel_q_reg[0] ,
    Q,
    second_cycle_q_reg_1,
    multi_cycle_q_reg_0,
    ale_q_reg,
    psen_q_reg,
    rd_q_reg,
    take_branch_q_reg,
    timer_flag_q_reg_0,
    timer_int_enable_q_reg_1,
    int_type_q_reg,
    timer_overflow_q_reg_0,
    int_q_reg_0,
    int_enable_q_reg_0,
    int_in_progress_q_reg_0,
    mb_q_reg,
    f1_q_reg,
    branch_taken_q_reg_0,
    t1_q_reg_0,
    sfx_port,
    \p1_q[6]_i_5 ,
    take_branch_q_i_2,
    \p1_q[0]_i_3 ,
    \p1_q[1]_i_2 ,
    \p1_q[3]_i_10 ,
    \p1_q[4]_i_3 ,
    \p1_q[2]_i_2 );
  output tim_of_s;
  output xtal3;
  output clk_second_cycle_s;
  output multi_cycle_q_reg;
  output ale;
  output psen_o;
  output rd_o;
  output cnd_take_branch_s;
  output cnd_tf_s;
  output timer_int_enable_q_reg;
  output int_type_q;
  output timer_overflow_q_reg;
  output ale_q;
  output int_q_reg;
  output int_enable_q_reg;
  output int_in_progress_q_reg;
  output mb_q;
  output cnd_f1_s;
  output branch_taken_q_reg;
  output t1_q_reg;
  output [4:0]\FSM_onehot_mstate_q_reg[4] ;
  output [0:0]\opc_opcode_q_reg[4] ;
  output \FSM_onehot_mstate_q_reg[4]_0 ;
  output \FSM_onehot_mstate_q_reg[0] ;
  output \FSM_onehot_mstate_q_reg[4]_1 ;
  output \mnemonic_q_reg[2] ;
  output [1:0]xtal_q;
  output \mnemonic_q_reg[1] ;
  output clk_multi_cycle_s;
  output second_cycle_q_reg;
  output take_branch_q;
  output \mnemonic_q_reg[0] ;
  output second_cycle_q_reg_0;
  output [7:0]dac_out;
  output timer_int_enable_q_reg_0;
  output \mnemonic_q_reg[5] ;
  output \psw_q_reg[1] ;
  output \mnemonic_q_reg[4] ;
  output \mnemonic_q_reg[3] ;
  output mb_q56_out;
  output \FSM_onehot_mstate_q_reg[0]_0 ;
  output \opc_opcode_q_reg[5] ;
  output \mnemonic_q_reg[5]_0 ;
  output \mnemonic_q_reg[0]_0 ;
  output \mnemonic_q_reg[2]_0 ;
  output branch_taken_s;
  output \mnemonic_q_reg[2]_1 ;
  output \mnemonic_q_reg[1]_0 ;
  output int_in_progress_q;
  output timer_flag_q_reg;
  output \mnemonic_q_reg[1]_1 ;
  output \mnemonic_q_reg[3]_0 ;
  output [0:0]D;
  output dac_mute;
  input soundclk;
  input \inc_sel_q_reg[0] ;
  input [1:0]Q;
  input second_cycle_q_reg_1;
  input multi_cycle_q_reg_0;
  input ale_q_reg;
  input psen_q_reg;
  input rd_q_reg;
  input take_branch_q_reg;
  input timer_flag_q_reg_0;
  input timer_int_enable_q_reg_1;
  input int_type_q_reg;
  input timer_overflow_q_reg_0;
  input int_q_reg_0;
  input int_enable_q_reg_0;
  input int_in_progress_q_reg_0;
  input mb_q_reg;
  input f1_q_reg;
  input branch_taken_q_reg_0;
  input t1_q_reg_0;
  input [3:0]sfx_port;
  input \p1_q[6]_i_5 ;
  input take_branch_q_i_2;
  input \p1_q[0]_i_3 ;
  input \p1_q[1]_i_2 ;
  input \p1_q[3]_i_10 ;
  input \p1_q[4]_i_3 ;
  input \p1_q[2]_i_2 ;

  wire [0:0]D;
  wire \FSM_onehot_mstate_q_reg[0] ;
  wire \FSM_onehot_mstate_q_reg[0]_0 ;
  wire [4:0]\FSM_onehot_mstate_q_reg[4] ;
  wire \FSM_onehot_mstate_q_reg[4]_0 ;
  wire \FSM_onehot_mstate_q_reg[4]_1 ;
  wire [1:0]Q;
  wire \addr_reg_n_0_[0] ;
  wire \addr_reg_n_0_[1] ;
  wire \addr_reg_n_0_[2] ;
  wire \addr_reg_n_0_[3] ;
  wire \addr_reg_n_0_[4] ;
  wire \addr_reg_n_0_[5] ;
  wire \addr_reg_n_0_[6] ;
  wire \addr_reg_n_0_[7] ;
  wire ale;
  wire ale_q;
  wire ale_q_reg;
  wire branch_taken_q_reg;
  wire branch_taken_q_reg_0;
  wire branch_taken_s;
  wire clk_multi_cycle_s;
  wire clk_second_cycle_s;
  wire cnd_f1_s;
  wire cnd_take_branch_s;
  wire cnd_tf_s;
  wire [7:0]coderom_data;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [7:0]datarom_data;
  wire [5:0]dmem_addr;
  wire [7:0]dmem_din;
  wire [7:0]dmem_dout;
  wire dmem_we;
  wire [7:0]dout;
  wire f1_q_reg;
  wire \inc_sel_q_reg[0] ;
  wire int_enable_q_reg;
  wire int_enable_q_reg_0;
  wire int_in_progress_q;
  wire int_in_progress_q_reg;
  wire int_in_progress_q_reg_0;
  wire int_q_reg;
  wire int_q_reg_0;
  wire int_type_q;
  wire int_type_q_reg;
  wire mb_q;
  wire mb_q56_out;
  wire mb_q_reg;
  wire \mnemonic_q_reg[0] ;
  wire \mnemonic_q_reg[0]_0 ;
  wire \mnemonic_q_reg[1] ;
  wire \mnemonic_q_reg[1]_0 ;
  wire \mnemonic_q_reg[1]_1 ;
  wire \mnemonic_q_reg[2] ;
  wire \mnemonic_q_reg[2]_0 ;
  wire \mnemonic_q_reg[2]_1 ;
  wire \mnemonic_q_reg[3] ;
  wire \mnemonic_q_reg[3]_0 ;
  wire \mnemonic_q_reg[4] ;
  wire \mnemonic_q_reg[5] ;
  wire \mnemonic_q_reg[5]_0 ;
  wire multi_cycle_q_reg;
  wire multi_cycle_q_reg_0;
  wire [0:0]\opc_opcode_q_reg[4] ;
  wire \opc_opcode_q_reg[5] ;
  wire \p1_q[0]_i_3 ;
  wire \p1_q[1]_i_2 ;
  wire \p1_q[2]_i_2 ;
  wire \p1_q[3]_i_10 ;
  wire \p1_q[4]_i_3 ;
  wire \p1_q[6]_i_5 ;
  wire [3:0]pb_out;
  wire psen_o;
  wire psen_q_reg;
  wire \psw_q_reg[1] ;
  wire rd_o;
  wire rd_q_reg;
  wire second_cycle_q_reg;
  wire second_cycle_q_reg_0;
  wire second_cycle_q_reg_1;
  wire [3:0]sfx_port;
  wire soundclk;
  wire t1_q_reg;
  wire t1_q_reg_0;
  wire take_branch_q;
  wire take_branch_q_i_2;
  wire take_branch_q_reg;
  wire tim_of_s;
  wire timer_flag_q_reg;
  wire timer_flag_q_reg_0;
  wire timer_int_enable_q_reg;
  wire timer_int_enable_q_reg_0;
  wire timer_int_enable_q_reg_1;
  wire timer_overflow_q_reg;
  wire timer_overflow_q_reg_0;
  wire xtal3;
  wire [1:0]xtal_q;

  FDRE \addr_reg[0] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[0]),
        .Q(\addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[1]),
        .Q(\addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[2]),
        .Q(\addr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[3]),
        .Q(\addr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \addr_reg[4] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[4]),
        .Q(\addr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \addr_reg[5] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[5]),
        .Q(\addr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \addr_reg[6] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[6]),
        .Q(\addr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \addr_reg[7] 
       (.C(soundclk),
        .CE(ale),
        .D(dout[7]),
        .Q(\addr_reg_n_0_[7] ),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_t48_core cpu
       (.D(dout),
        .E(xtal3),
        .\FSM_onehot_mstate_q_reg[0] (\FSM_onehot_mstate_q_reg[0] ),
        .\FSM_onehot_mstate_q_reg[0]_0 (\FSM_onehot_mstate_q_reg[0]_0 ),
        .\FSM_onehot_mstate_q_reg[4] (\FSM_onehot_mstate_q_reg[4]_0 ),
        .\FSM_onehot_mstate_q_reg[4]_0 (\FSM_onehot_mstate_q_reg[4]_1 ),
        .Q(\FSM_onehot_mstate_q_reg[4] ),
        .addra(pb_out),
        .ale_q(ale_q),
        .ale_q_reg(ale),
        .ale_q_reg_0(ale_q_reg),
        .branch_taken_q_reg(branch_taken_q_reg),
        .branch_taken_q_reg_0(branch_taken_q_reg_0),
        .branch_taken_s(branch_taken_s),
        .clk_multi_cycle_s(clk_multi_cycle_s),
        .cnd_f1_s(cnd_f1_s),
        .cnd_take_branch_s(cnd_take_branch_s),
        .cnd_tf_s(cnd_tf_s),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .dmem_addr(dmem_addr),
        .dmem_dout(dmem_dout),
        .dmem_we(dmem_we),
        .douta(datarom_data),
        .f1_q_reg(f1_q_reg),
        .\in2_reg[6] (Q),
        .\inc_sel_q_reg[0] (\inc_sel_q_reg[0] ),
        .int_enable_q_reg(int_enable_q_reg),
        .int_enable_q_reg_0(int_enable_q_reg_0),
        .int_in_progress_q(int_in_progress_q),
        .int_in_progress_q_reg(int_in_progress_q_reg),
        .int_in_progress_q_reg_0(int_in_progress_q_reg_0),
        .int_q_reg(int_q_reg),
        .int_q_reg_0(int_q_reg_0),
        .int_type_q(int_type_q),
        .int_type_q_reg(int_type_q_reg),
        .mb_q(mb_q),
        .mb_q56_out(mb_q56_out),
        .mb_q_reg(mb_q_reg),
        .\mnemonic_q_reg[0] (\mnemonic_q_reg[0] ),
        .\mnemonic_q_reg[0]_0 (\mnemonic_q_reg[0]_0 ),
        .\mnemonic_q_reg[1] (\mnemonic_q_reg[1] ),
        .\mnemonic_q_reg[1]_0 (\mnemonic_q_reg[1]_0 ),
        .\mnemonic_q_reg[1]_1 (\mnemonic_q_reg[1]_1 ),
        .\mnemonic_q_reg[2] (\mnemonic_q_reg[2] ),
        .\mnemonic_q_reg[2]_0 (\mnemonic_q_reg[2]_0 ),
        .\mnemonic_q_reg[2]_1 (\mnemonic_q_reg[2]_1 ),
        .\mnemonic_q_reg[3] (\mnemonic_q_reg[3] ),
        .\mnemonic_q_reg[3]_0 (\mnemonic_q_reg[3]_0 ),
        .\mnemonic_q_reg[4] (\mnemonic_q_reg[4] ),
        .\mnemonic_q_reg[5] (\mnemonic_q_reg[5] ),
        .\mnemonic_q_reg[5]_0 (\mnemonic_q_reg[5]_0 ),
        .multi_cycle_q_reg(multi_cycle_q_reg),
        .multi_cycle_q_reg_0(multi_cycle_q_reg_0),
        .\opc_opcode_q_reg[4] (\opc_opcode_q_reg[4] ),
        .\opc_opcode_q_reg[5] (\opc_opcode_q_reg[5] ),
        .outreg(dmem_din),
        .\p1_q[0]_i_3 (\p1_q[0]_i_3 ),
        .\p1_q[1]_i_2 (\p1_q[1]_i_2 ),
        .\p1_q[2]_i_2 (\p1_q[2]_i_2 ),
        .\p1_q[3]_i_10 (\p1_q[3]_i_10 ),
        .\p1_q[4]_i_3 (\p1_q[4]_i_3 ),
        .\p1_q[6]_i_5 (\p1_q[6]_i_5 ),
        .\p1_q[7]_i_16 (coderom_data),
        .psen_q_reg(psen_o),
        .psen_q_reg_0(psen_q_reg),
        .\psw_q_reg[1] (\psw_q_reg[1] ),
        .rd_q_reg(rd_o),
        .rd_q_reg_0(rd_q_reg),
        .\rom_bank_sel_reg[1] (D),
        .second_cycle_q_reg(clk_second_cycle_s),
        .second_cycle_q_reg_0(second_cycle_q_reg),
        .second_cycle_q_reg_1(second_cycle_q_reg_0),
        .second_cycle_q_reg_2(second_cycle_q_reg_1),
        .sfx_port(sfx_port),
        .soundclk(soundclk),
        .t1_q_reg(t1_q_reg),
        .t1_q_reg_0(t1_q_reg_0),
        .take_branch_q(take_branch_q),
        .take_branch_q_i_2(take_branch_q_i_2),
        .take_branch_q_reg(take_branch_q_reg),
        .tim_of_s(tim_of_s),
        .timer_flag_q_reg(timer_flag_q_reg),
        .timer_flag_q_reg_0(timer_flag_q_reg_0),
        .timer_int_enable_q_reg(timer_int_enable_q_reg),
        .timer_int_enable_q_reg_0(timer_int_enable_q_reg_0),
        .timer_int_enable_q_reg_1(timer_int_enable_q_reg_1),
        .timer_overflow_q_reg(timer_overflow_q_reg),
        .timer_overflow_q_reg_0(timer_overflow_q_reg_0),
        .\use_xtal_div.xtal_q_reg[0] (xtal_q[0]),
        .\use_xtal_div.xtal_q_reg[1] (xtal_q[1]));
  dkong_dkong_system_wrapper_0_0_ram__parameterized3 i8035_int_ram
       (.Q(dmem_din),
        .dmem_addr(dmem_addr),
        .dmem_data_o(dmem_dout),
        .dmem_we(dmem_we),
        .soundclk(soundclk));
  (* CHECK_LICENSE_TYPE = "sou_3f_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom rom_3f
       (.addra({Q,pb_out,\addr_reg_n_0_[7] ,\addr_reg_n_0_[6] ,\addr_reg_n_0_[5] ,\addr_reg_n_0_[4] ,\addr_reg_n_0_[3] ,\addr_reg_n_0_[2] ,\addr_reg_n_0_[1] ,\addr_reg_n_0_[0] }),
        .clka(soundclk),
        .douta(datarom_data),
        .ena(1'b1));
  (* CHECK_LICENSE_TYPE = "sou_3h_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom rom_3h
       (.addra({Q,pb_out,\addr_reg_n_0_[7] ,\addr_reg_n_0_[6] ,\addr_reg_n_0_[5] ,\addr_reg_n_0_[4] ,\addr_reg_n_0_[3] ,\addr_reg_n_0_[2] ,\addr_reg_n_0_[1] ,\addr_reg_n_0_[0] }),
        .clka(soundclk),
        .douta(coderom_data),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "dkong_system" *) 
module dkong_dkong_system_wrapper_0_0_dkong_system
   (addra,
    wr_n_reg,
    pixelclk,
    sel0,
    D,
    debug_cpu_sig,
    debug_enables,
    \master_out[dmaster] ,
    r_sig,
    g_sig,
    b_sig,
    dac_out,
    dac_mute,
    crash_out,
    jump_out,
    walk_out,
    \m_obus_reg[addr][15] ,
    video_valid,
    rst_n,
    masterclk,
    soundclk,
    debug_banksel,
    \in0_reg[4]_0 ,
    \in1_reg[4]_0 ,
    \in2_reg[7]_0 );
  output [14:0]addra;
  output wr_n_reg;
  output pixelclk;
  output [0:0]sel0;
  output [7:0]D;
  output [7:0]debug_cpu_sig;
  output [5:0]debug_enables;
  output [7:0]\master_out[dmaster] ;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output [7:0]dac_out;
  output dac_mute;
  output crash_out;
  output jump_out;
  output walk_out;
  output \m_obus_reg[addr][15] ;
  output video_valid;
  input rst_n;
  input masterclk;
  input soundclk;
  input [1:0]debug_banksel;
  input [4:0]\in0_reg[4]_0 ;
  input [4:0]\in1_reg[4]_0 ;
  input [2:0]\in2_reg[7]_0 ;

  wire [7:0]D;
  wire [9:0]addr__0;
  wire [14:0]addra;
  wire ale;
  wire ale_q_i_1_n_0;
  wire audio_ack;
  wire audio_irq_i_1_n_0;
  wire audio_irq_reg_n_0;
  wire [1:0]b_sig;
  wire \bgm_port[3]_i_1_n_0 ;
  wire \bgm_port_reg_n_0_[0] ;
  wire \bgm_port_reg_n_0_[1] ;
  wire \bgm_port_reg_n_0_[2] ;
  wire \bgm_port_reg_n_0_[3] ;
  wire \bgm_port_reg_n_0_[4] ;
  wire branch_taken_q_i_1_n_0;
  wire busrq_i_1_n_0;
  wire cmpblk2;
  wire cmpblk20;
  wire cmpblk2_d_i_1_n_0;
  wire cmpblk2_i_1_n_0;
  wire \cpu/clk_multi_cycle_s ;
  wire \cpu/clk_second_cycle_s ;
  wire [1:0]\cpu/clock_ctrl_b/xtal_q ;
  wire \cpu/cnd_f1_s ;
  wire \cpu/cnd_take_branch_s ;
  wire \cpu/cnd_tf_s ;
  wire \cpu/cond_branch_b/take_branch_q ;
  wire \cpu/decoder_b/branch_taken_s ;
  wire \cpu/decoder_b/int_b/ale_q ;
  wire \cpu/decoder_b/int_b/int_in_progress_q ;
  wire \cpu/decoder_b/int_type_q ;
  wire \cpu/decoder_b/mb_q ;
  wire \cpu/decoder_b/mb_q56_out ;
  wire \cpu/decoder_b/p_2_in ;
  wire \cpu/psen_o ;
  wire \cpu/rd_o ;
  wire \cpu/tim_of_s ;
  wire [6:2]\cpu_bus[addr] ;
  wire [7:0]\cpu_bus[dmaster] ;
  wire cpu_clk_rise;
  wire cpu_nmi;
  wire cpu_rd;
  wire cpu_wait;
  wire cpu_wr;
  wire cpuclk;
  wire cpuclk_d;
  wire crash_out;
  wire [1:0]cref;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [1:0]debug_banksel;
  wire [7:0]debug_cpu_sig;
  wire [5:0]debug_enables;
  wire dma_cnt;
  wire [15:0]\dma_master_bus[addr] ;
  wire [7:0]\dma_master_bus[dmaster] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire \dma_mode[0][1]_i_1_n_0 ;
  wire \dma_mode[1][1]_i_1_n_0 ;
  wire [1:1]\dma_mode_reg[0]_8 ;
  wire dma_rdy_i_1_n_0;
  wire dma_rdy_reg_n_0;
  wire [7:0]\dma_slave_bus[dslave] ;
  wire dmac_n_10;
  wire dmac_n_17;
  wire dmac_n_18;
  wire dmac_n_19;
  wire dmac_n_20;
  wire dmac_n_21;
  wire dmac_n_30;
  wire dmac_n_31;
  wire dmac_n_32;
  wire dmac_n_49;
  wire dmac_n_50;
  wire dmac_n_52;
  wire do_scratch_write_i_1_n_0;
  wire f1_q_i_1_n_0;
  wire first_last__0;
  wire flip_ena_i_1_n_0;
  wire flip_ena_reg_n_0;
  wire [2:0]g_sig;
  wire [4:0]in0;
  wire [4:0]\in0_reg[4]_0 ;
  wire [4:0]\in1_reg[4]_0 ;
  wire \in1_reg_n_0_[0] ;
  wire \in1_reg_n_0_[1] ;
  wire \in1_reg_n_0_[2] ;
  wire \in1_reg_n_0_[3] ;
  wire \in1_reg_n_0_[4] ;
  wire [2:0]\in2_reg[7]_0 ;
  wire \in2_reg_n_0_[2] ;
  wire \in2_reg_n_0_[3] ;
  wire \in2_reg_n_0_[6] ;
  wire \in2_reg_n_0_[7] ;
  wire int_enable_q_i_1_n_0;
  wire int_in_progress_q_i_1_n_0;
  wire int_q_i_1_n_0;
  wire int_type_q_i_1_n_0;
  wire \io_bus_reg[dslave_n_0_][0] ;
  wire \io_bus_reg[dslave_n_0_][1] ;
  wire \io_bus_reg[dslave_n_0_][2] ;
  wire \io_bus_reg[dslave_n_0_][3] ;
  wire \io_bus_reg[dslave_n_0_][4] ;
  wire \io_bus_reg[dslave_n_0_][6] ;
  wire \io_bus_reg[dslave_n_0_][7] ;
  wire jump_out;
  wire m_obus;
  wire \m_obus[rdn]_i_1_n_0 ;
  wire \m_obus[wrn]_i_1_n_0 ;
  wire \m_obus_reg[addr][15] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mb_q_i_1_n_0;
  wire multi_cycle_q_i_1_n_0;
  wire mycpu_n_1;
  wire mycpu_n_10;
  wire mycpu_n_101;
  wire mycpu_n_103;
  wire mycpu_n_11;
  wire mycpu_n_113;
  wire mycpu_n_114;
  wire mycpu_n_115;
  wire mycpu_n_116;
  wire mycpu_n_117;
  wire mycpu_n_118;
  wire mycpu_n_119;
  wire mycpu_n_120;
  wire mycpu_n_121;
  wire mycpu_n_122;
  wire mycpu_n_123;
  wire mycpu_n_124;
  wire mycpu_n_125;
  wire mycpu_n_126;
  wire mycpu_n_127;
  wire mycpu_n_128;
  wire mycpu_n_129;
  wire mycpu_n_130;
  wire mycpu_n_131;
  wire mycpu_n_132;
  wire mycpu_n_133;
  wire mycpu_n_134;
  wire mycpu_n_135;
  wire mycpu_n_136;
  wire mycpu_n_137;
  wire mycpu_n_138;
  wire mycpu_n_139;
  wire mycpu_n_27;
  wire mycpu_n_28;
  wire mycpu_n_29;
  wire mycpu_n_30;
  wire mycpu_n_32;
  wire mycpu_n_41;
  wire mycpu_n_42;
  wire mycpu_n_43;
  wire mycpu_n_44;
  wire mycpu_n_45;
  wire mycpu_n_53;
  wire mycpu_n_54;
  wire mycpu_n_63;
  wire mycpu_n_64;
  wire mycpu_n_65;
  wire mycpu_n_66;
  wire mycpu_n_67;
  wire mycpu_n_68;
  wire mycpu_n_69;
  wire mycpu_n_70;
  wire mycpu_n_71;
  wire mycpu_n_72;
  wire mycpu_n_73;
  wire mycpu_n_74;
  wire mycpu_n_75;
  wire mycpu_n_77;
  wire mycpu_n_79;
  wire mycpu_n_80;
  wire mycpu_n_81;
  wire mycpu_n_84;
  wire mycpu_n_85;
  wire mycpu_n_9;
  wire nmi_mask_i_1_n_0;
  wire nmi_mask_reg_n_0;
  wire \pal/cmpblk2_d ;
  wire [2:0]phi;
  wire pixelclk;
  wire psen_q_i_1_n_0;
  wire psl2_ena_i_1_n_0;
  wire psl2_ena_reg_n_0;
  wire [15:15]r__0;
  wire [2:0]r_sig;
  wire [7:0]\ram_bus[dslave] ;
  wire rd_q_i_1_n_0;
  wire rdn_d;
  wire [1:0]rom_bank_sel;
  wire [7:0]\rom_bus[dslave] ;
  wire rst_n;
  wire second_cycle_q_i_1_n_0;
  wire [0:0]sel0;
  wire [6:3]sfx_port;
  wire \slave_shared_master_bus[rdn] ;
  wire \slave_shared_master_bus[wrn] ;
  wire sou_n_11;
  wire sou_n_13;
  wire sou_n_14;
  wire sou_n_15;
  wire sou_n_18;
  wire sou_n_19;
  wire sou_n_20;
  wire sou_n_21;
  wire sou_n_22;
  wire sou_n_23;
  wire sou_n_24;
  wire sou_n_26;
  wire sou_n_27;
  wire sou_n_28;
  wire sou_n_29;
  wire sou_n_3;
  wire sou_n_32;
  wire sou_n_34;
  wire sou_n_36;
  wire sou_n_37;
  wire sou_n_46;
  wire sou_n_47;
  wire sou_n_48;
  wire sou_n_49;
  wire sou_n_50;
  wire sou_n_52;
  wire sou_n_53;
  wire sou_n_54;
  wire sou_n_55;
  wire sou_n_56;
  wire sou_n_58;
  wire sou_n_59;
  wire sou_n_61;
  wire sou_n_62;
  wire sou_n_63;
  wire sou_n_9;
  wire soundclk;
  wire \sprite/do_scratch_write ;
  wire \sprite/do_scratch_write0 ;
  wire \sprite/do_scratch_write_clk ;
  wire \sprite/objram_wr ;
  wire subsfx_port_i_1_n_0;
  wire subsfx_port_reg_n_0;
  wire t1_q_i_1_n_0;
  wire take_branch_q_i_1_n_0;
  wire \tile/tileram_wr ;
  wire timer_flag_q_i_1_n_0;
  wire timer_int_enable_q_i_1_n_0;
  wire timer_overflow_q_i_1_n_0;
  wire vblk;
  wire vblk_d;
  wire vblk_i_1_n_0;
  wire vid_n_0;
  wire vid_n_1;
  wire vid_n_18;
  wire vid_n_2;
  wire vid_n_20;
  wire vid_n_21;
  wire vid_n_22;
  wire vid_n_23;
  wire vid_n_24;
  wire vid_n_25;
  wire vid_n_26;
  wire vid_n_27;
  wire vid_n_28;
  wire vid_n_29;
  wire vid_n_3;
  wire vid_n_30;
  wire vid_n_31;
  wire vid_n_32;
  wire vid_n_35;
  wire vid_n_37;
  wire vid_n_4;
  wire vid_n_5;
  wire vid_n_6;
  wire vid_n_7;
  wire video_valid;
  wire vrom_ena_i_1_n_0;
  wire vrom_ena_reg_n_0;
  wire walk_out;
  wire wr_n_reg;
  wire wrn_d;
  wire xtal3;

  LUT5 #(
    .INIT(32'hF3FF2020)) 
    ale_q_i_1
       (.I0(sou_n_24),
        .I1(\cpu/clock_ctrl_b/xtal_q [0]),
        .I2(\cpu/clock_ctrl_b/xtal_q [1]),
        .I3(sou_n_23),
        .I4(ale),
        .O(ale_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hFDFFFFFF01000000)) 
    audio_irq_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(addra[0]),
        .I2(addra[1]),
        .I3(mycpu_n_118),
        .I4(mycpu_n_103),
        .I5(audio_irq_reg_n_0),
        .O(audio_irq_i_1_n_0));
  FDSE audio_irq_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(audio_irq_i_1_n_0),
        .Q(audio_irq_reg_n_0),
        .S(mycpu_n_1));
  LUT3 #(
    .INIT(8'h08)) 
    \bgm_port[3]_i_1 
       (.I0(rom_bank_sel[1]),
        .I1(rom_bank_sel[0]),
        .I2(rst_n),
        .O(\bgm_port[3]_i_1_n_0 ));
  FDRE \bgm_port_reg[0] 
       (.C(masterclk),
        .CE(mycpu_n_29),
        .D(mycpu_n_32),
        .Q(\bgm_port_reg_n_0_[0] ),
        .R(\bgm_port[3]_i_1_n_0 ));
  FDRE \bgm_port_reg[1] 
       (.C(masterclk),
        .CE(mycpu_n_29),
        .D(mycpu_n_41),
        .Q(\bgm_port_reg_n_0_[1] ),
        .R(\bgm_port[3]_i_1_n_0 ));
  FDRE \bgm_port_reg[2] 
       (.C(masterclk),
        .CE(mycpu_n_29),
        .D(mycpu_n_42),
        .Q(\bgm_port_reg_n_0_[2] ),
        .R(\bgm_port[3]_i_1_n_0 ));
  FDRE \bgm_port_reg[3] 
       (.C(masterclk),
        .CE(mycpu_n_29),
        .D(mycpu_n_43),
        .Q(\bgm_port_reg_n_0_[3] ),
        .R(\bgm_port[3]_i_1_n_0 ));
  FDRE \bgm_port_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_64),
        .Q(\bgm_port_reg_n_0_[4] ),
        .R(mycpu_n_1));
  LUT5 #(
    .INIT(32'hFFFB4040)) 
    branch_taken_q_i_1
       (.I0(\cpu/clock_ctrl_b/xtal_q [0]),
        .I1(\cpu/clock_ctrl_b/xtal_q [1]),
        .I2(\cpu/decoder_b/branch_taken_s ),
        .I3(sou_n_26),
        .I4(sou_n_18),
        .O(branch_taken_q_i_1_n_0));
  LUT5 #(
    .INIT(32'h888C8808)) 
    busrq_i_1
       (.I0(debug_cpu_sig[6]),
        .I1(rst_n),
        .I2(dmac_n_21),
        .I3(dmac_n_20),
        .I4(dmac_n_19),
        .O(busrq_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    cmpblk2_d_i_1
       (.I0(cmpblk2),
        .I1(phi[2]),
        .I2(phi[1]),
        .I3(phi[0]),
        .I4(pixelclk),
        .I5(\pal/cmpblk2_d ),
        .O(cmpblk2_d_i_1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    cmpblk2_i_1
       (.I0(vblk),
        .I1(vid_n_0),
        .I2(cmpblk20),
        .I3(cmpblk2),
        .O(cmpblk2_i_1_n_0));
  FDRE cpu_nmi_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vid_n_35),
        .Q(cpu_nmi),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_z80ram cpu_ram
       (.ADDRARDADDR(addra[6:0]),
        .WEA(sel0),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg(mycpu_n_73),
        .mem_reg_0(addra[11]),
        .mem_reg_1(addra[10]),
        .mem_reg_2(addra[9]),
        .mem_reg_3(addra[8]),
        .mem_reg_4(addra[7]),
        .outreg(mycpu_n_122),
        .outreg0_out(\ram_bus[dslave] ));
  dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked cpu_rom
       (.Q(rom_bank_sel),
        .addra(addra),
        .debug_enables(debug_enables[0]),
        .douta(\rom_bus[dslave] ),
        .masterclk(masterclk));
  FDRE cpu_wait_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vid_n_18),
        .Q(cpu_wait),
        .R(1'b0));
  FDRE cpuclk_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(cpuclk),
        .Q(cpuclk_d),
        .R(1'b0));
  FDRE \cref_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_63),
        .Q(cref[0]),
        .R(mycpu_n_1));
  FDRE \cref_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_54),
        .Q(cref[1]),
        .R(mycpu_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[7]_INST_0 
       (.I0(cpu_nmi),
        .O(debug_cpu_sig[7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \dma_mode[0][1]_i_1 
       (.I0(\dma_master_bus[dmaster] [7]),
        .I1(mycpu_n_10),
        .I2(\cpu_bus[dmaster] [7]),
        .I3(first_last__0),
        .I4(mycpu_n_27),
        .I5(\dma_mode_reg[0]_8 ),
        .O(\dma_mode[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \dma_mode[1][1]_i_1 
       (.I0(\dma_master_bus[dmaster] [7]),
        .I1(mycpu_n_10),
        .I2(\cpu_bus[dmaster] [7]),
        .I3(first_last__0),
        .I4(mycpu_n_11),
        .I5(r__0),
        .O(\dma_mode[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    dma_rdy_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(mycpu_n_72),
        .I2(mycpu_n_121),
        .I3(mycpu_n_118),
        .I4(mycpu_n_115),
        .I5(dma_rdy_reg_n_0),
        .O(dma_rdy_i_1_n_0));
  FDRE dma_rdy_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(dma_rdy_i_1_n_0),
        .Q(dma_rdy_reg_n_0),
        .R(mycpu_n_1));
  dkong_dkong_system_wrapper_0_0_fakedma dmac
       (.D({mycpu_n_131,mycpu_n_132,mycpu_n_133,mycpu_n_134,mycpu_n_135,mycpu_n_136,mycpu_n_137,mycpu_n_138}),
        .E(mycpu_n_74),
        .Q(cpuclk),
        .busrq_reg_0(busrq_i_1_n_0),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_rd(cpu_rd),
        .cpu_wait(cpu_wait),
        .cpu_wr(cpu_wr),
        .cpuclk_d(cpuclk_d),
        .debug_cpu_sig(debug_cpu_sig[6]),
        .\dma_addr_reg[0][15]_0 (mycpu_n_10),
        .\dma_addr_reg[0][7]_0 (mycpu_n_77),
        .\dma_addr_reg[1][15]_0 (mycpu_n_84),
        .\dma_addr_reg[2][7]_0 (\cpu_bus[addr] [3:2]),
        .\dma_addr_reg[2][7]_1 (mycpu_n_75),
        .\dma_addr_reg[3][0]_0 (mycpu_n_1),
        .\dma_addr_reg[3][0]_1 (mycpu_n_85),
        .\dma_addr_reg[3][15]_0 (debug_enables[3]),
        .\dma_addr_reg[3][15]_1 (mycpu_n_101),
        .\dma_addr_reg[3][7]_0 (\cpu_bus[dmaster] ),
        .dma_cnt(dma_cnt),
        .\dma_cnt_reg[2][13]_0 (mycpu_n_80),
        .\dma_cnt_reg[3][13]_0 (mycpu_n_79),
        .\dma_master_bus[rdn] (\dma_master_bus[rdn] ),
        .\dma_master_bus[wrn] (\dma_master_bus[wrn] ),
        .\dma_mode_reg[0][1]_0 (\dma_mode[0][1]_i_1_n_0 ),
        .\dma_mode_reg[0]_8 (\dma_mode_reg[0]_8 ),
        .\dma_mode_reg[1][1]_0 (dmac_n_52),
        .\dma_mode_reg[1][1]_1 (\dma_mode[1][1]_i_1_n_0 ),
        .\dma_slave_bus[dslave] (\dma_slave_bus[dslave] ),
        .\dma_value_reg[7]_0 (D),
        .first_last__0(first_last__0),
        .first_last_reg_0(dmac_n_31),
        .first_last_reg_1(mycpu_n_81),
        .\htiming_reg[1] (dmac_n_17),
        .\htiming_reg[1]_0 (dmac_n_20),
        .\htiming_reg[1]_1 (dmac_n_32),
        .\htiming_reg[1]_2 (dmac_n_49),
        .m_obus(m_obus),
        .\m_obus_reg[addr][15]_0 (\dma_master_bus[addr] ),
        .\m_obus_reg[dmaster][7]_0 (\dma_master_bus[dmaster] ),
        .\m_obus_reg[rdn]_0 (\m_obus[rdn]_i_1_n_0 ),
        .\m_obus_reg[wrn]_0 (\m_obus[wrn]_i_1_n_0 ),
        .\master_out[addr] (addra[3:0]),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .r__0(r__0),
        .rdn_d(rdn_d),
        .rst_n(rst_n),
        .rst_n_0(dmac_n_10),
        .rst_n_1(dmac_n_18),
        .\s_obus_reg[dslave][7]_0 (mycpu_n_53),
        .\slave_shared_master_bus[rdn] (\slave_shared_master_bus[rdn] ),
        .\slave_shared_master_bus[wrn] (\slave_shared_master_bus[wrn] ),
        .\state_reg[0]_0 (dmac_n_19),
        .\state_reg[0]_1 (dmac_n_21),
        .\state_reg[0]_2 (mycpu_n_44),
        .\state_reg[1]_0 (mycpu_n_9),
        .\state_reg[1]_1 (dma_rdy_reg_n_0),
        .\state_reg[2]_0 (dmac_n_50),
        .\state_reg[5]_0 (dmac_n_30),
        .wrn_d(wrn_d));
  LUT5 #(
    .INIT(32'h0000E200)) 
    do_scratch_write_i_1
       (.I0(\sprite/do_scratch_write ),
        .I1(\sprite/do_scratch_write_clk ),
        .I2(\sprite/do_scratch_write0 ),
        .I3(rst_n),
        .I4(vid_n_0),
        .O(do_scratch_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FFF0000B000)) 
    f1_q_i_1
       (.I0(sou_n_58),
        .I1(sou_n_50),
        .I2(sou_n_53),
        .I3(xtal3),
        .I4(sou_n_56),
        .I5(\cpu/cnd_f1_s ),
        .O(f1_q_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFF70004)) 
    flip_ena_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(mycpu_n_72),
        .I2(mycpu_n_117),
        .I3(mycpu_n_30),
        .I4(flip_ena_reg_n_0),
        .O(flip_ena_i_1_n_0));
  FDSE flip_ena_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(flip_ena_i_1_n_0),
        .Q(flip_ena_reg_n_0),
        .S(mycpu_n_1));
  FDRE \in0_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [0]),
        .Q(in0[0]),
        .R(mycpu_n_1));
  FDRE \in0_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [1]),
        .Q(in0[1]),
        .R(mycpu_n_1));
  FDRE \in0_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [2]),
        .Q(in0[2]),
        .R(mycpu_n_1));
  FDRE \in0_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [3]),
        .Q(in0[3]),
        .R(mycpu_n_1));
  FDRE \in0_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in0_reg[4]_0 [4]),
        .Q(in0[4]),
        .R(mycpu_n_1));
  FDRE \in1_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [0]),
        .Q(\in1_reg_n_0_[0] ),
        .R(mycpu_n_1));
  FDRE \in1_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [1]),
        .Q(\in1_reg_n_0_[1] ),
        .R(mycpu_n_1));
  FDRE \in1_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [2]),
        .Q(\in1_reg_n_0_[2] ),
        .R(mycpu_n_1));
  FDRE \in1_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [3]),
        .Q(\in1_reg_n_0_[3] ),
        .R(mycpu_n_1));
  FDRE \in1_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in1_reg[4]_0 [4]),
        .Q(\in1_reg_n_0_[4] ),
        .R(mycpu_n_1));
  FDRE \in2_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in2_reg[7]_0 [0]),
        .Q(\in2_reg_n_0_[2] ),
        .R(mycpu_n_1));
  FDRE \in2_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in2_reg[7]_0 [1]),
        .Q(\in2_reg_n_0_[3] ),
        .R(mycpu_n_1));
  FDRE \in2_reg[6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(audio_ack),
        .Q(\in2_reg_n_0_[6] ),
        .R(mycpu_n_1));
  FDRE \in2_reg[7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\in2_reg[7]_0 [2]),
        .Q(\in2_reg_n_0_[7] ),
        .R(mycpu_n_1));
  LUT6 #(
    .INIT(64'hFFFFDFFF00001000)) 
    int_enable_q_i_1
       (.I0(\cpu/decoder_b/p_2_in ),
        .I1(sou_n_27),
        .I2(xtal3),
        .I3(sou_n_54),
        .I4(sou_n_55),
        .I5(sou_n_14),
        .O(int_enable_q_i_1_n_0));
  LUT6 #(
    .INIT(64'h7777777722202020)) 
    int_in_progress_q_i_1
       (.I0(xtal3),
        .I1(sou_n_32),
        .I2(sou_n_11),
        .I3(sou_n_14),
        .I4(sou_n_13),
        .I5(sou_n_15),
        .O(int_in_progress_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hDFFFDFDF10001010)) 
    int_q_i_1
       (.I0(audio_irq_reg_n_0),
        .I1(ale),
        .I2(\cpu/decoder_b/int_b/ale_q ),
        .I3(\cpu/clk_second_cycle_s ),
        .I4(\cpu/clk_multi_cycle_s ),
        .I5(sou_n_13),
        .O(int_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
    int_type_q_i_1
       (.I0(sou_n_13),
        .I1(sou_n_14),
        .I2(\cpu/decoder_b/int_b/int_in_progress_q ),
        .I3(xtal3),
        .I4(sou_n_15),
        .I5(\cpu/decoder_b/int_type_q ),
        .O(int_type_q_i_1_n_0));
  FDRE \io_bus_reg[dslave][0] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_129),
        .Q(\io_bus_reg[dslave_n_0_][0] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][1] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_128),
        .Q(\io_bus_reg[dslave_n_0_][1] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][2] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_127),
        .Q(\io_bus_reg[dslave_n_0_][2] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][3] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_126),
        .Q(\io_bus_reg[dslave_n_0_][3] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][4] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_125),
        .Q(\io_bus_reg[dslave_n_0_][4] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][6] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_124),
        .Q(\io_bus_reg[dslave_n_0_][6] ),
        .R(1'b0));
  FDRE \io_bus_reg[dslave][7] 
       (.C(masterclk),
        .CE(mycpu_n_119),
        .D(mycpu_n_123),
        .Q(\io_bus_reg[dslave_n_0_][7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B0AAAA)) 
    \m_obus[rdn]_i_1 
       (.I0(\dma_master_bus[rdn] ),
        .I1(dmac_n_50),
        .I2(m_obus),
        .I3(dmac_n_52),
        .I4(cpu_clk_rise),
        .I5(dmac_n_18),
        .O(\m_obus[rdn]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B8AAAA)) 
    \m_obus[wrn]_i_1 
       (.I0(\dma_master_bus[wrn] ),
        .I1(dmac_n_50),
        .I2(m_obus),
        .I3(dmac_n_52),
        .I4(cpu_clk_rise),
        .I5(dmac_n_18),
        .O(\m_obus[wrn]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFF88888888)) 
    mb_q_i_1
       (.I0(xtal3),
        .I1(\cpu/decoder_b/mb_q56_out ),
        .I2(sou_n_47),
        .I3(sou_n_29),
        .I4(sou_n_52),
        .I5(\cpu/decoder_b/mb_q ),
        .O(mb_q_i_1_n_0));
  LUT6 #(
    .INIT(64'h55FF8080FFFF8080)) 
    multi_cycle_q_i_1
       (.I0(xtal3),
        .I1(sou_n_20),
        .I2(\cpu/clk_multi_cycle_s ),
        .I3(sou_n_22),
        .I4(sou_n_3),
        .I5(\cpu/clk_second_cycle_s ),
        .O(multi_cycle_q_i_1_n_0));
  dkong_dkong_system_wrapper_0_0_tv80s mycpu
       (.A(\cpu_bus[addr] ),
        .ADDRARDADDR(addr__0),
        .\A_reg[0] (mycpu_n_79),
        .\A_reg[0]_0 (mycpu_n_113),
        .\A_reg[10] (mycpu_n_45),
        .\A_reg[10]_0 (\tile/tileram_wr ),
        .\A_reg[14] (mycpu_n_130),
        .\A_reg[1] (mycpu_n_121),
        .\A_reg[3] (mycpu_n_53),
        .\A_reg[5] (mycpu_n_118),
        .\A_reg[8] (mycpu_n_72),
        .\A_reg[8]_0 (mycpu_n_103),
        .BusAck_reg(mycpu_n_9),
        .BusAck_reg_rep(mycpu_n_10),
        .BusReq_s_reg(debug_cpu_sig[6]),
        .D({mycpu_n_123,mycpu_n_124,mycpu_n_125,mycpu_n_126,mycpu_n_127,mycpu_n_128,mycpu_n_129}),
        .E(mycpu_n_74),
        .Q({vid_n_1,vid_n_2,vid_n_3,vid_n_4,vid_n_5,vid_n_6,vid_n_7,cpuclk,pixelclk}),
        .WEA(sel0),
        .addra(addra),
        .\bgm_port_reg[4] (rom_bank_sel),
        .\bgm_port_reg[4]_0 (\bgm_port_reg_n_0_[4] ),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_nmi(cpu_nmi),
        .cpu_rd(cpu_rd),
        .cpu_wait(cpu_wait),
        .cpu_wait_reg(debug_enables[3]),
        .cpu_wait_reg_0(mycpu_n_139),
        .cpu_wr(cpu_wr),
        .cpuclk_d(cpuclk_d),
        .cpuclk_d_reg(mycpu_n_11),
        .cpuclk_d_reg_0(mycpu_n_27),
        .crash_out(crash_out),
        .\cref_reg[0] (mycpu_n_63),
        .\cref_reg[1] (mycpu_n_54),
        .\cref_reg[1]_0 (cref),
        .\debug_ahi[7] (\dma_master_bus[addr] ),
        .debug_cpu_sig(debug_cpu_sig[5:0]),
        .debug_cpu_sig_5_sp_1(vid_n_37),
        .debug_enables({debug_enables[5:4],debug_enables[2:0]}),
        .\di_reg_reg[0]_0 (vid_n_20),
        .\di_reg_reg[1]_0 (vid_n_21),
        .\di_reg_reg[2]_0 (vid_n_22),
        .\di_reg_reg[3]_0 (vid_n_23),
        .\di_reg_reg[4]_0 (vid_n_24),
        .\di_reg_reg[5]_0 (vid_n_25),
        .\di_reg_reg[6]_0 (vid_n_26),
        .\di_reg_reg[7]_0 ({\io_bus_reg[dslave_n_0_][7] ,\io_bus_reg[dslave_n_0_][6] ,\io_bus_reg[dslave_n_0_][4] ,\io_bus_reg[dslave_n_0_][3] ,\io_bus_reg[dslave_n_0_][2] ,\io_bus_reg[dslave_n_0_][1] ,\io_bus_reg[dslave_n_0_][0] }),
        .\di_reg_reg[7]_1 (vid_n_27),
        .\dma_addr_reg[0][7] (dmac_n_49),
        .\dma_addr_reg[3][0] (dmac_n_31),
        .\dma_addr_reg[3][15] (\dma_master_bus[dmaster] ),
        .dma_cnt(dma_cnt),
        .\dma_cnt_reg[0][13] (dmac_n_32),
        .\dma_cnt_reg[1][13] (dmac_n_17),
        .\dma_cnt_reg[2][13] (dmac_n_30),
        .\dma_master_bus[rdn] (\dma_master_bus[rdn] ),
        .\dma_master_bus[wrn] (\dma_master_bus[wrn] ),
        .dma_rdy_reg(mycpu_n_44),
        .\dma_slave_bus[dslave] (\dma_slave_bus[dslave] ),
        .dout(\cpu_bus[dmaster] ),
        .\dout_reg[0] (mycpu_n_65),
        .\dout_reg[0]_0 (mycpu_n_70),
        .first_last__0(first_last__0),
        .\htiming_reg[1] (mycpu_n_77),
        .\htiming_reg[1]_0 (mycpu_n_84),
        .\io_bus_reg[dslave][4] (in0),
        .\io_bus_reg[dslave][4]_0 ({\in1_reg_n_0_[4] ,\in1_reg_n_0_[3] ,\in1_reg_n_0_[2] ,\in1_reg_n_0_[1] ,\in1_reg_n_0_[0] }),
        .\io_bus_reg[dslave][7] ({\in2_reg_n_0_[7] ,\in2_reg_n_0_[6] ,\in2_reg_n_0_[3] ,\in2_reg_n_0_[2] }),
        .jump_out(jump_out),
        .\m_obus_reg[addr][0] (mycpu_n_120),
        .\m_obus_reg[addr][14] (mycpu_n_30),
        .\m_obus_reg[addr][15] (\m_obus_reg[addr][15] ),
        .\m_obus_reg[addr][1] (mycpu_n_75),
        .\m_obus_reg[addr][1]_0 (mycpu_n_80),
        .\m_obus_reg[addr][1]_1 (mycpu_n_117),
        .\m_obus_reg[addr][3] (mycpu_n_81),
        .\m_obus_reg[addr][3]_0 (mycpu_n_85),
        .\m_obus_reg[addr][3]_1 (mycpu_n_115),
        .\m_obus_reg[addr][7] (mycpu_n_114),
        .\m_obus_reg[addr][7]_0 (mycpu_n_116),
        .\m_obus_reg[dmaster][7] ({mycpu_n_131,mycpu_n_132,mycpu_n_133,mycpu_n_134,mycpu_n_135,mycpu_n_136,mycpu_n_137,mycpu_n_138}),
        .\m_obus_reg[rdn] (mycpu_n_28),
        .\m_obus_reg[rdn]_0 (mycpu_n_119),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .mem_reg(vid_n_28),
        .mem_reg_0(psl2_ena_reg_n_0),
        .outreg(mycpu_n_122),
        .rdn_d(rdn_d),
        .\rom_bank_sel_reg[0] (mycpu_n_32),
        .\rom_bank_sel_reg[0]_0 (mycpu_n_41),
        .\rom_bank_sel_reg[0]_1 (mycpu_n_42),
        .\rom_bank_sel_reg[0]_2 (mycpu_n_43),
        .\rom_bank_sel_reg[0]_3 (mycpu_n_64),
        .rst_n(rst_n),
        .rst_n_0(mycpu_n_1),
        .rst_n_1(mycpu_n_29),
        .\s_obus_reg[dslave][7] (D),
        .\s_obus_reg[dslave][7]_0 (dmac_n_10),
        .sfx_port(sfx_port),
        .\sfx_port_reg[0] (mycpu_n_71),
        .\sfx_port_reg[2] (mycpu_n_69),
        .\sfx_port_reg[3] (mycpu_n_68),
        .\sfx_port_reg[4] (mycpu_n_67),
        .\sfx_port_reg[5] (mycpu_n_66),
        .\slave_shared_master_bus[rdn] (\slave_shared_master_bus[rdn] ),
        .\slave_shared_master_bus[wrn] (\slave_shared_master_bus[wrn] ),
        .\state[0]_i_2 (dma_rdy_reg_n_0),
        .walk_out(walk_out),
        .wr_n_reg_0(wr_n_reg),
        .wr_n_reg_1(mycpu_n_73),
        .wr_n_reg_2(mycpu_n_101),
        .wr_n_reg_3(\sprite/objram_wr ),
        .wrn_d(wrn_d));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    nmi_mask_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(mycpu_n_72),
        .I2(mycpu_n_118),
        .I3(mycpu_n_113),
        .I4(mycpu_n_115),
        .I5(nmi_mask_reg_n_0),
        .O(nmi_mask_i_1_n_0));
  FDRE nmi_mask_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(nmi_mask_i_1_n_0),
        .Q(nmi_mask_reg_n_0),
        .R(mycpu_n_1));
  LUT6 #(
    .INIT(64'hFBBBFFFF40004000)) 
    psen_q_i_1
       (.I0(\cpu/clock_ctrl_b/xtal_q [0]),
        .I1(\cpu/clock_ctrl_b/xtal_q [1]),
        .I2(sou_n_23),
        .I3(sou_n_34),
        .I4(sou_n_21),
        .I5(\cpu/psen_o ),
        .O(psen_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    psl2_ena_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(mycpu_n_103),
        .I2(mycpu_n_118),
        .I3(addra[0]),
        .I4(addra[1]),
        .I5(psl2_ena_reg_n_0),
        .O(psl2_ena_i_1_n_0));
  FDRE psl2_ena_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(psl2_ena_i_1_n_0),
        .Q(psl2_ena_reg_n_0),
        .R(mycpu_n_1));
  LUT6 #(
    .INIT(64'hFFFFFF5F03A00000)) 
    rd_q_i_1
       (.I0(sou_n_20),
        .I1(\cpu/clk_second_cycle_s ),
        .I2(\cpu/clock_ctrl_b/xtal_q [1]),
        .I3(\cpu/clock_ctrl_b/xtal_q [0]),
        .I4(sou_n_59),
        .I5(\cpu/rd_o ),
        .O(rd_q_i_1_n_0));
  FDRE \rom_bank_sel_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(debug_banksel[0]),
        .Q(rom_bank_sel[0]),
        .R(1'b0));
  FDRE \rom_bank_sel_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(debug_banksel[1]),
        .Q(rom_bank_sel[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    second_cycle_q_i_1
       (.I0(\cpu/clock_ctrl_b/xtal_q [0]),
        .I1(\cpu/clock_ctrl_b/xtal_q [1]),
        .I2(sou_n_22),
        .I3(sou_n_3),
        .I4(\cpu/clk_second_cycle_s ),
        .O(second_cycle_q_i_1_n_0));
  FDSE \sfx_port_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_71),
        .Q(walk_out),
        .S(mycpu_n_1));
  FDSE \sfx_port_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_70),
        .Q(jump_out),
        .S(mycpu_n_1));
  FDSE \sfx_port_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_69),
        .Q(crash_out),
        .S(mycpu_n_1));
  FDSE \sfx_port_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_68),
        .Q(sfx_port[3]),
        .S(mycpu_n_1));
  FDSE \sfx_port_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_67),
        .Q(sfx_port[4]),
        .S(mycpu_n_1));
  FDSE \sfx_port_reg[5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_66),
        .Q(sfx_port[5]),
        .S(mycpu_n_1));
  FDSE \sfx_port_reg[6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(mycpu_n_65),
        .Q(sfx_port[6]),
        .S(mycpu_n_1));
  dkong_dkong_system_wrapper_0_0_dkong_sound sou
       (.D(audio_ack),
        .\FSM_onehot_mstate_q_reg[0] (sou_n_27),
        .\FSM_onehot_mstate_q_reg[0]_0 (sou_n_52),
        .\FSM_onehot_mstate_q_reg[4] ({sou_n_20,sou_n_21,sou_n_22,sou_n_23,sou_n_24}),
        .\FSM_onehot_mstate_q_reg[4]_0 (sou_n_26),
        .\FSM_onehot_mstate_q_reg[4]_1 (sou_n_28),
        .Q(rom_bank_sel),
        .ale(ale),
        .ale_q(\cpu/decoder_b/int_b/ale_q ),
        .ale_q_reg(ale_q_i_1_n_0),
        .branch_taken_q_reg(sou_n_18),
        .branch_taken_q_reg_0(branch_taken_q_i_1_n_0),
        .branch_taken_s(\cpu/decoder_b/branch_taken_s ),
        .clk_multi_cycle_s(\cpu/clk_multi_cycle_s ),
        .clk_second_cycle_s(\cpu/clk_second_cycle_s ),
        .cnd_f1_s(\cpu/cnd_f1_s ),
        .cnd_take_branch_s(\cpu/cnd_take_branch_s ),
        .cnd_tf_s(\cpu/cnd_tf_s ),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .f1_q_reg(f1_q_i_1_n_0),
        .\inc_sel_q_reg[0] (mycpu_n_1),
        .int_enable_q_reg(sou_n_14),
        .int_enable_q_reg_0(int_enable_q_i_1_n_0),
        .int_in_progress_q(\cpu/decoder_b/int_b/int_in_progress_q ),
        .int_in_progress_q_reg(sou_n_15),
        .int_in_progress_q_reg_0(int_in_progress_q_i_1_n_0),
        .int_q_reg(sou_n_13),
        .int_q_reg_0(int_q_i_1_n_0),
        .int_type_q(\cpu/decoder_b/int_type_q ),
        .int_type_q_reg(int_type_q_i_1_n_0),
        .mb_q(\cpu/decoder_b/mb_q ),
        .mb_q56_out(\cpu/decoder_b/mb_q56_out ),
        .mb_q_reg(mb_q_i_1_n_0),
        .\mnemonic_q_reg[0] (sou_n_36),
        .\mnemonic_q_reg[0]_0 (sou_n_55),
        .\mnemonic_q_reg[1] (sou_n_32),
        .\mnemonic_q_reg[1]_0 (sou_n_59),
        .\mnemonic_q_reg[1]_1 (sou_n_62),
        .\mnemonic_q_reg[2] (sou_n_29),
        .\mnemonic_q_reg[2]_0 (sou_n_56),
        .\mnemonic_q_reg[2]_1 (sou_n_58),
        .\mnemonic_q_reg[3] (sou_n_50),
        .\mnemonic_q_reg[3]_0 (sou_n_63),
        .\mnemonic_q_reg[4] (sou_n_49),
        .\mnemonic_q_reg[5] (sou_n_47),
        .\mnemonic_q_reg[5]_0 (sou_n_54),
        .multi_cycle_q_reg(sou_n_3),
        .multi_cycle_q_reg_0(multi_cycle_q_i_1_n_0),
        .\opc_opcode_q_reg[4] (\cpu/decoder_b/p_2_in ),
        .\opc_opcode_q_reg[5] (sou_n_53),
        .\p1_q[0]_i_3 (\bgm_port_reg_n_0_[0] ),
        .\p1_q[1]_i_2 (\bgm_port_reg_n_0_[1] ),
        .\p1_q[2]_i_2 (\bgm_port_reg_n_0_[2] ),
        .\p1_q[3]_i_10 (\bgm_port_reg_n_0_[3] ),
        .\p1_q[4]_i_3 (\bgm_port_reg_n_0_[4] ),
        .\p1_q[6]_i_5 (subsfx_port_reg_n_0),
        .psen_o(\cpu/psen_o ),
        .psen_q_reg(psen_q_i_1_n_0),
        .\psw_q_reg[1] (sou_n_48),
        .rd_o(\cpu/rd_o ),
        .rd_q_reg(rd_q_i_1_n_0),
        .second_cycle_q_reg(sou_n_34),
        .second_cycle_q_reg_0(sou_n_37),
        .second_cycle_q_reg_1(second_cycle_q_i_1_n_0),
        .sfx_port(sfx_port),
        .soundclk(soundclk),
        .t1_q_reg(sou_n_19),
        .t1_q_reg_0(t1_q_i_1_n_0),
        .take_branch_q(\cpu/cond_branch_b/take_branch_q ),
        .take_branch_q_i_2(audio_irq_reg_n_0),
        .take_branch_q_reg(take_branch_q_i_1_n_0),
        .tim_of_s(\cpu/tim_of_s ),
        .timer_flag_q_reg(sou_n_61),
        .timer_flag_q_reg_0(timer_flag_q_i_1_n_0),
        .timer_int_enable_q_reg(sou_n_9),
        .timer_int_enable_q_reg_0(sou_n_46),
        .timer_int_enable_q_reg_1(timer_int_enable_q_i_1_n_0),
        .timer_overflow_q_reg(sou_n_11),
        .timer_overflow_q_reg_0(timer_overflow_q_i_1_n_0),
        .xtal3(xtal3),
        .xtal_q(\cpu/clock_ctrl_b/xtal_q ));
  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    subsfx_port_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(mycpu_n_114),
        .I2(addra[8]),
        .I3(mycpu_n_120),
        .I4(wr_n_reg),
        .I5(subsfx_port_reg_n_0),
        .O(subsfx_port_i_1_n_0));
  FDSE subsfx_port_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(subsfx_port_i_1_n_0),
        .Q(subsfx_port_reg_n_0),
        .S(mycpu_n_1));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    t1_q_i_1
       (.I0(sfx_port[4]),
        .I1(sou_n_28),
        .I2(\cpu/clock_ctrl_b/xtal_q [0]),
        .I3(\cpu/clock_ctrl_b/xtal_q [1]),
        .I4(sou_n_19),
        .O(t1_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    take_branch_q_i_1
       (.I0(sou_n_49),
        .I1(sou_n_36),
        .I2(sou_n_48),
        .I3(sou_n_61),
        .I4(\cpu/cond_branch_b/take_branch_q ),
        .I5(\cpu/cnd_take_branch_s ),
        .O(take_branch_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFBFFF04440000)) 
    timer_flag_q_i_1
       (.I0(\cpu/clock_ctrl_b/xtal_q [0]),
        .I1(\cpu/clock_ctrl_b/xtal_q [1]),
        .I2(sou_n_37),
        .I3(sou_n_62),
        .I4(\cpu/tim_of_s ),
        .I5(\cpu/cnd_tf_s ),
        .O(timer_flag_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000400)) 
    timer_int_enable_q_i_1
       (.I0(\cpu/decoder_b/p_2_in ),
        .I1(sou_n_63),
        .I2(sou_n_27),
        .I3(\cpu/clock_ctrl_b/xtal_q [1]),
        .I4(\cpu/clock_ctrl_b/xtal_q [0]),
        .I5(sou_n_9),
        .O(timer_int_enable_q_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFBF0400)) 
    timer_overflow_q_i_1
       (.I0(\cpu/clock_ctrl_b/xtal_q [0]),
        .I1(\cpu/clock_ctrl_b/xtal_q [1]),
        .I2(sou_n_46),
        .I3(\cpu/tim_of_s ),
        .I4(sou_n_11),
        .O(timer_overflow_q_i_1_n_0));
  FDRE vblk_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vblk),
        .Q(vblk_d),
        .R(mycpu_n_1));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    vblk_i_1
       (.I0(vid_n_30),
        .I1(vid_n_29),
        .I2(vid_n_31),
        .I3(vid_n_32),
        .I4(vblk),
        .O(vblk_i_1_n_0));
  dkong_dkong_system_wrapper_0_0_dkong_video vid
       (.A(\cpu_bus[addr] [6:4]),
        .ADDRARDADDR(addr__0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (cref),
        .Q(rom_bank_sel),
        .SR(mycpu_n_1),
        .addra(vrom_ena_reg_n_0),
        .b_sig(b_sig),
        .cmpblk2(cmpblk2),
        .cmpblk20(cmpblk20),
        .cmpblk2_d(\pal/cmpblk2_d ),
        .cmpblk2_d_reg(cmpblk2_d_i_1_n_0),
        .cmpblk2_reg_0(cmpblk2_i_1_n_0),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_nmi(cpu_nmi),
        .cpu_nmi_reg(nmi_mask_reg_n_0),
        .cpu_wait(cpu_wait),
        .cpu_wait_reg(mycpu_n_130),
        .cpuclk_d(cpuclk_d),
        .\di_reg_reg[0] (mycpu_n_139),
        .\di_reg_reg[0]_0 (mycpu_n_45),
        .do_scratch_write(\sprite/do_scratch_write ),
        .do_scratch_write0(\sprite/do_scratch_write0 ),
        .do_scratch_write_clk(\sprite/do_scratch_write_clk ),
        .do_scratch_write_reg(do_scratch_write_i_1_n_0),
        .douta(\rom_bus[dslave] ),
        .g_sig(g_sig),
        .\htiming_reg[9]_0 ({vid_n_0,vid_n_1,vid_n_2,vid_n_3,vid_n_4,vid_n_5,vid_n_6,vid_n_7,cpuclk,pixelclk}),
        .\htiming_reg[9]_1 (vid_n_28),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg(vid_n_20),
        .mem_reg_0(vid_n_21),
        .mem_reg_1(vid_n_22),
        .mem_reg_10(flip_ena_reg_n_0),
        .mem_reg_11({addra[9:7],addra[3:0]}),
        .mem_reg_12(\dma_master_bus[addr] [6:4]),
        .mem_reg_13(mycpu_n_9),
        .mem_reg_2(vid_n_23),
        .mem_reg_3(vid_n_24),
        .mem_reg_4(vid_n_25),
        .mem_reg_5(vid_n_26),
        .mem_reg_6(vid_n_27),
        .mem_reg_7(mycpu_n_28),
        .mem_reg_8(\tile/tileram_wr ),
        .mem_reg_9(\sprite/objram_wr ),
        .outreg0_out(\ram_bus[dslave] ),
        .\phi_reg[2]_0 (phi),
        .r_sig(r_sig),
        .rst_n(rst_n),
        .vblk(vblk),
        .vblk_d(vblk_d),
        .vblk_reg_0(vid_n_18),
        .vblk_reg_1(vid_n_35),
        .vblk_reg_2(vblk_i_1_n_0),
        .video_valid(video_valid),
        .vram_busy_reg(vid_n_37),
        .\vtiming_reg[7]_0 ({vid_n_29,vid_n_30,vid_n_31,vid_n_32}));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    vrom_ena_i_1
       (.I0(\master_out[dmaster] [0]),
        .I1(wr_n_reg),
        .I2(mycpu_n_116),
        .I3(mycpu_n_118),
        .I4(addra[4]),
        .I5(vrom_ena_reg_n_0),
        .O(vrom_ena_i_1_n_0));
  FDSE vrom_ena_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vrom_ena_i_1_n_0),
        .Q(vrom_ena_reg_n_0),
        .S(mycpu_n_1));
endmodule

(* ORIG_REF_NAME = "dkong_system_wrapper" *) 
module dkong_dkong_system_wrapper_0_0_dkong_system_wrapper
   (\m_obus_reg[addr][0] ,
    \m_obus_reg[addr][1] ,
    \m_obus_reg[addr][8] ,
    \m_obus_reg[addr][7] ,
    wr_n_reg,
    Q,
    WEA,
    \s_obus_reg[dslave][0] ,
    D,
    debug_cpu_sig,
    debug_enables,
    addra,
    \master_out[dmaster] ,
    r_sig,
    g_sig,
    b_sig,
    dac_out,
    dac_mute,
    crash_out,
    jump_out,
    walk_out,
    \m_obus_reg[addr][15] ,
    video_valid,
    rst_n,
    masterclk,
    soundclk,
    debug_banksel,
    \in0_reg[4] ,
    \in1_reg[4] ,
    \in2_reg[7] );
  output \m_obus_reg[addr][0] ;
  output \m_obus_reg[addr][1] ;
  output \m_obus_reg[addr][8] ;
  output \m_obus_reg[addr][7] ;
  output wr_n_reg;
  output [0:0]Q;
  output [0:0]WEA;
  output \s_obus_reg[dslave][0] ;
  output [6:0]D;
  output [7:0]debug_cpu_sig;
  output [5:0]debug_enables;
  output [10:0]addra;
  output [7:0]\master_out[dmaster] ;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  output [7:0]dac_out;
  output dac_mute;
  output crash_out;
  output jump_out;
  output walk_out;
  output \m_obus_reg[addr][15] ;
  output video_valid;
  input rst_n;
  input masterclk;
  input soundclk;
  input [1:0]debug_banksel;
  input [4:0]\in0_reg[4] ;
  input [4:0]\in1_reg[4] ;
  input [2:0]\in2_reg[7] ;

  wire [6:0]D;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [10:0]addra;
  wire [1:0]b_sig;
  wire crash_out;
  wire dac_mute;
  wire [7:0]dac_out;
  wire [1:0]debug_banksel;
  wire [7:0]debug_cpu_sig;
  wire [5:0]debug_enables;
  wire [2:0]g_sig;
  wire [4:0]\in0_reg[4] ;
  wire [4:0]\in1_reg[4] ;
  wire [2:0]\in2_reg[7] ;
  wire jump_out;
  wire \m_obus_reg[addr][0] ;
  wire \m_obus_reg[addr][15] ;
  wire \m_obus_reg[addr][1] ;
  wire \m_obus_reg[addr][7] ;
  wire \m_obus_reg[addr][8] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire [2:0]r_sig;
  wire rst_n;
  wire \s_obus_reg[dslave][0] ;
  wire soundclk;
  wire video_valid;
  wire walk_out;
  wire wr_n_reg;

  dkong_dkong_system_wrapper_0_0_dkong_system inst
       (.D({D,\s_obus_reg[dslave][0] }),
        .addra({addra[10:5],\m_obus_reg[addr][8] ,\m_obus_reg[addr][7] ,addra[4:0],\m_obus_reg[addr][1] ,\m_obus_reg[addr][0] }),
        .b_sig(b_sig),
        .crash_out(crash_out),
        .dac_mute(dac_mute),
        .dac_out(dac_out),
        .debug_banksel(debug_banksel),
        .debug_cpu_sig(debug_cpu_sig),
        .debug_enables(debug_enables),
        .g_sig(g_sig),
        .\in0_reg[4]_0 (\in0_reg[4] ),
        .\in1_reg[4]_0 (\in1_reg[4] ),
        .\in2_reg[7]_0 (\in2_reg[7] ),
        .jump_out(jump_out),
        .\m_obus_reg[addr][15] (\m_obus_reg[addr][15] ),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .pixelclk(Q),
        .r_sig(r_sig),
        .rst_n(rst_n),
        .sel0(WEA),
        .soundclk(soundclk),
        .video_valid(video_valid),
        .walk_out(walk_out),
        .wr_n_reg(wr_n_reg));
endmodule

(* ORIG_REF_NAME = "dkong_video" *) 
module dkong_dkong_system_wrapper_0_0_dkong_video
   (\htiming_reg[9]_0 ,
    cmpblk20,
    do_scratch_write,
    cmpblk2,
    cmpblk2_d,
    vblk,
    \phi_reg[2]_0 ,
    vblk_reg_0,
    cpu_clk_rise,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    \htiming_reg[9]_1 ,
    \vtiming_reg[7]_0 ,
    do_scratch_write0,
    video_valid,
    vblk_reg_1,
    do_scratch_write_clk,
    vram_busy_reg,
    r_sig,
    g_sig,
    b_sig,
    masterclk,
    Q,
    addra,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ,
    mem_reg_7,
    \master_out[dmaster] ,
    mem_reg_8,
    ADDRARDADDR,
    mem_reg_9,
    SR,
    do_scratch_write_reg,
    cmpblk2_reg_0,
    cmpblk2_d_reg,
    vblk_reg_2,
    rst_n,
    mem_reg_10,
    cpu_wait_reg,
    cpuclk_d,
    cpu_wait,
    \di_reg_reg[0] ,
    douta,
    \di_reg_reg[0]_0 ,
    outreg0_out,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    A,
    vblk_d,
    cpu_nmi,
    cpu_nmi_reg);
  output [9:0]\htiming_reg[9]_0 ;
  output cmpblk20;
  output do_scratch_write;
  output cmpblk2;
  output cmpblk2_d;
  output vblk;
  output [2:0]\phi_reg[2]_0 ;
  output vblk_reg_0;
  output cpu_clk_rise;
  output mem_reg;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output \htiming_reg[9]_1 ;
  output [3:0]\vtiming_reg[7]_0 ;
  output do_scratch_write0;
  output video_valid;
  output vblk_reg_1;
  output do_scratch_write_clk;
  output vram_busy_reg;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  input masterclk;
  input [1:0]Q;
  input [0:0]addra;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  input mem_reg_7;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg_8;
  input [9:0]ADDRARDADDR;
  input [0:0]mem_reg_9;
  input [0:0]SR;
  input do_scratch_write_reg;
  input cmpblk2_reg_0;
  input cmpblk2_d_reg;
  input vblk_reg_2;
  input rst_n;
  input mem_reg_10;
  input cpu_wait_reg;
  input cpuclk_d;
  input cpu_wait;
  input \di_reg_reg[0] ;
  input [7:0]douta;
  input \di_reg_reg[0]_0 ;
  input [7:0]outreg0_out;
  input [6:0]mem_reg_11;
  input [2:0]mem_reg_12;
  input mem_reg_13;
  input [2:0]A;
  input vblk_d;
  input cpu_nmi;
  input cpu_nmi_reg;

  wire [2:0]A;
  wire [9:0]ADDRARDADDR;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]addra;
  wire [1:0]b_sig;
  wire cmpblk2;
  wire cmpblk20;
  wire cmpblk2_d;
  wire cmpblk2_d_reg;
  wire cmpblk2_reg_0;
  wire cpu_clk_rise;
  wire cpu_nmi;
  wire cpu_nmi_reg;
  wire cpu_wait;
  wire cpu_wait_reg;
  wire cpuclk_d;
  wire \di_reg_reg[0] ;
  wire \di_reg_reg[0]_0 ;
  wire do_scratch_write;
  wire do_scratch_write0;
  wire do_scratch_write_clk;
  wire do_scratch_write_reg;
  wire [7:0]douta;
  wire [2:0]g_sig;
  wire [9:0]htiming;
  wire \htiming[6]_i_2_n_0 ;
  wire \htiming[7]_i_2_n_0 ;
  wire \htiming[9]_i_2_n_0 ;
  wire [9:0]\htiming_reg[9]_0 ;
  wire \htiming_reg[9]_1 ;
  wire linebuf_hblkn0;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire [6:0]mem_reg_11;
  wire [2:0]mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [0:0]mem_reg_8;
  wire [0:0]mem_reg_9;
  wire [3:0]mux_col;
  wire [1:0]mux_vid;
  wire [1:0]obj_vid;
  wire [7:0]outreg0_out;
  wire pal_n_1;
  wire pal_n_2;
  wire \phi[0]_i_1_n_0 ;
  wire \phi[1]_i_1_n_0 ;
  wire \phi[2]_i_1_n_0 ;
  wire [2:0]\phi_reg[2]_0 ;
  wire [2:0]r_sig;
  wire rst_n;
  wire sprite_n_3;
  wire sprite_n_4;
  wire [7:0]\tile_bus[dslave] ;
  wire [3:0]tile_col;
  wire vblk;
  wire vblk_d;
  wire vblk_reg_0;
  wire vblk_reg_1;
  wire vblk_reg_2;
  wire vclk;
  wire vclk0;
  wire vclk06_out;
  wire vclk_i_1_n_0;
  wire video_valid;
  wire vram_busy_reg;
  wire [1:1]vtiming;
  wire \vtiming[0]_i_1_n_0 ;
  wire \vtiming[1]_i_1_n_0 ;
  wire \vtiming[2]_i_1_n_0 ;
  wire \vtiming[3]_i_1_n_0 ;
  wire \vtiming[4]_i_1_n_0 ;
  wire \vtiming[4]_i_2_n_0 ;
  wire \vtiming[5]_i_1_n_0 ;
  wire \vtiming[6]_i_1_n_0 ;
  wire \vtiming[7]_i_1_n_0 ;
  wire \vtiming[8]_i_1_n_0 ;
  wire \vtiming[8]_i_2_n_0 ;
  wire \vtiming[8]_i_4_n_0 ;
  wire [2:0]vtiming_f;
  wire [3:0]\vtiming_reg[7]_0 ;
  wire \vtiming_reg_n_0_[0] ;
  wire \vtiming_reg_n_0_[2] ;
  wire \vtiming_reg_n_0_[3] ;
  wire \vtiming_reg_n_0_[8] ;

  FDSE cmpblk2_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(cmpblk2_reg_0),
        .Q(cmpblk2),
        .S(SR));
  LUT5 #(
    .INIT(32'hD0FFFFFF)) 
    cpu_nmi_i_1
       (.I0(vblk),
        .I1(vblk_d),
        .I2(cpu_nmi),
        .I3(cpu_nmi_reg),
        .I4(rst_n),
        .O(vblk_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFBFFBBBBFBBB)) 
    cpu_wait_i_1
       (.I0(vblk),
        .I1(rst_n),
        .I2(cpu_wait_reg),
        .I3(cpuclk_d),
        .I4(\htiming_reg[9]_0 [1]),
        .I5(cpu_wait),
        .O(vblk_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \htiming[0]_i_3 
       (.I0(\htiming_reg[9]_0 [0]),
        .O(htiming[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \htiming[1]_i_1 
       (.I0(\htiming_reg[9]_0 [0]),
        .I1(\htiming_reg[9]_0 [1]),
        .O(htiming[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \htiming[2]_i_1 
       (.I0(\htiming_reg[9]_0 [2]),
        .I1(\htiming_reg[9]_0 [1]),
        .I2(\htiming_reg[9]_0 [0]),
        .O(htiming[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \htiming[3]_i_1 
       (.I0(\htiming_reg[9]_0 [3]),
        .I1(\htiming_reg[9]_0 [2]),
        .I2(\htiming_reg[9]_0 [0]),
        .I3(\htiming_reg[9]_0 [1]),
        .O(htiming[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \htiming[4]_i_1 
       (.I0(\htiming_reg[9]_0 [4]),
        .I1(\htiming_reg[9]_0 [0]),
        .I2(\htiming_reg[9]_0 [3]),
        .I3(\htiming_reg[9]_0 [2]),
        .I4(\htiming_reg[9]_0 [1]),
        .O(htiming[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \htiming[5]_i_1 
       (.I0(\htiming_reg[9]_0 [5]),
        .I1(\htiming_reg[9]_0 [1]),
        .I2(\htiming_reg[9]_0 [2]),
        .I3(\htiming_reg[9]_0 [3]),
        .I4(\htiming_reg[9]_0 [0]),
        .I5(\htiming_reg[9]_0 [4]),
        .O(htiming[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \htiming[6]_i_1 
       (.I0(\htiming_reg[9]_0 [6]),
        .I1(\htiming_reg[9]_0 [5]),
        .I2(\htiming_reg[9]_0 [3]),
        .I3(\htiming_reg[9]_0 [4]),
        .I4(\htiming[6]_i_2_n_0 ),
        .I5(\htiming_reg[9]_0 [2]),
        .O(htiming[6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \htiming[6]_i_2 
       (.I0(\htiming_reg[9]_0 [0]),
        .I1(\htiming_reg[9]_0 [1]),
        .O(\htiming[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \htiming[7]_i_1 
       (.I0(\htiming_reg[9]_0 [7]),
        .I1(\htiming[7]_i_2_n_0 ),
        .I2(\htiming_reg[9]_0 [6]),
        .O(htiming[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \htiming[7]_i_2 
       (.I0(\htiming_reg[9]_0 [2]),
        .I1(\htiming_reg[9]_0 [0]),
        .I2(\htiming_reg[9]_0 [1]),
        .I3(\htiming_reg[9]_0 [4]),
        .I4(\htiming_reg[9]_0 [3]),
        .I5(\htiming_reg[9]_0 [5]),
        .O(\htiming[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \htiming[8]_i_1 
       (.I0(\htiming_reg[9]_0 [9]),
        .I1(\htiming_reg[9]_0 [8]),
        .I2(\htiming[9]_i_2_n_0 ),
        .O(htiming[8]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \htiming[9]_i_1 
       (.I0(\htiming_reg[9]_0 [8]),
        .I1(\htiming_reg[9]_0 [9]),
        .I2(\htiming[9]_i_2_n_0 ),
        .O(htiming[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \htiming[9]_i_2 
       (.I0(sprite_n_3),
        .I1(\htiming_reg[9]_0 [5]),
        .I2(\htiming_reg[9]_0 [4]),
        .I3(\htiming_reg[9]_0 [6]),
        .I4(\htiming_reg[9]_0 [7]),
        .O(\htiming[9]_i_2_n_0 ));
  FDRE \htiming_reg[0] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[0]),
        .Q(\htiming_reg[9]_0 [0]),
        .R(SR));
  FDRE \htiming_reg[1] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[1]),
        .Q(\htiming_reg[9]_0 [1]),
        .R(SR));
  FDRE \htiming_reg[2] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[2]),
        .Q(\htiming_reg[9]_0 [2]),
        .R(SR));
  FDRE \htiming_reg[3] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[3]),
        .Q(\htiming_reg[9]_0 [3]),
        .R(SR));
  FDRE \htiming_reg[4] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[4]),
        .Q(\htiming_reg[9]_0 [4]),
        .R(SR));
  FDRE \htiming_reg[5] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[5]),
        .Q(\htiming_reg[9]_0 [5]),
        .R(SR));
  FDRE \htiming_reg[6] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[6]),
        .Q(\htiming_reg[9]_0 [6]),
        .R(SR));
  FDRE \htiming_reg[7] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[7]),
        .Q(\htiming_reg[9]_0 [7]),
        .R(SR));
  FDRE \htiming_reg[8] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[8]),
        .Q(\htiming_reg[9]_0 [8]),
        .R(SR));
  FDRE \htiming_reg[9] 
       (.C(masterclk),
        .CE(sprite_n_4),
        .D(htiming[9]),
        .Q(\htiming_reg[9]_0 [9]),
        .R(SR));
  dkong_dkong_system_wrapper_0_0_paletter pal
       (.Q(Q),
        .SR(SR),
        .addra({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ,mux_col,mux_vid}),
        .b_sig(b_sig),
        .cmpblk2(cmpblk2),
        .cmpblk2_d(cmpblk2_d),
        .cmpblk2_d_reg_0(cmpblk2_d_reg),
        .flip_ena_reg(pal_n_1),
        .flip_ena_reg_0(pal_n_2),
        .g_sig(g_sig),
        .masterclk(masterclk),
        .prom_2e_i_9(mem_reg_10),
        .prom_2e_i_9_0(\htiming_reg[9]_0 [2:0]),
        .r_sig(r_sig),
        .rst_n(rst_n));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \phi[0]_i_1 
       (.I0(\phi_reg[2]_0 [0]),
        .I1(\phi_reg[2]_0 [1]),
        .I2(\phi_reg[2]_0 [2]),
        .O(\phi[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi[1]_i_1 
       (.I0(\phi_reg[2]_0 [1]),
        .I1(\phi_reg[2]_0 [0]),
        .O(\phi[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \phi[2]_i_1 
       (.I0(\phi_reg[2]_0 [2]),
        .I1(\phi_reg[2]_0 [1]),
        .I2(\phi_reg[2]_0 [0]),
        .O(\phi[2]_i_1_n_0 ));
  FDRE \phi_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\phi[0]_i_1_n_0 ),
        .Q(\phi_reg[2]_0 [0]),
        .R(SR));
  FDRE \phi_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\phi[1]_i_1_n_0 ),
        .Q(\phi_reg[2]_0 [1]),
        .R(SR));
  FDRE \phi_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\phi[2]_i_1_n_0 ),
        .Q(\phi_reg[2]_0 [2]),
        .R(SR));
  dkong_dkong_system_wrapper_0_0_spritegen sprite
       (.ADDRARDADDR(ADDRARDADDR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (tile_col),
        .E(cmpblk20),
        .Q(\htiming_reg[9]_0 ),
        .SR(SR),
        .addra({\tile_bus[dslave] ,vtiming_f}),
        .\di_reg_reg[0] (\di_reg_reg[0] ),
        .\di_reg_reg[0]_0 (\di_reg_reg[0]_0 ),
        .do_scratch_write(do_scratch_write),
        .do_scratch_write0(do_scratch_write0),
        .do_scratch_write_clk(do_scratch_write_clk),
        .do_scratch_write_reg_0(do_scratch_write_reg),
        .douta(douta),
        .\htiming_reg[1] (sprite_n_3),
        .\htiming_reg[9] (linebuf_hblkn0),
        .\linebuf_dout_buf_reg[1]_0 (obj_vid),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .mem_reg_3(mem_reg_3),
        .mem_reg_4(mem_reg_4),
        .mem_reg_5(mem_reg_5),
        .mem_reg_6(mem_reg_6),
        .mem_reg_7(mem_reg_9),
        .mem_reg_8(\phi_reg[2]_0 ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (Q),
        .outreg0_out(outreg0_out),
        .\phi_reg[0] (sprite_n_4),
        .rst_n(rst_n),
        .\tile_col_reg[3] (mux_col),
        .\vtiming_fc_reg[3]_0 (mem_reg_10),
        .\vtiming_fc_reg[7]_0 ({\vtiming_reg[7]_0 ,\vtiming_reg_n_0_[3] ,\vtiming_reg_n_0_[2] ,vtiming,\vtiming_reg_n_0_[0] }));
  LUT2 #(
    .INIT(4'h2)) 
    \state[6]_i_1 
       (.I0(\htiming_reg[9]_0 [1]),
        .I1(cpuclk_d),
        .O(cpu_clk_rise));
  dkong_dkong_system_wrapper_0_0_tilegen tile
       (.A(A),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (obj_vid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 (pal_n_1),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 (pal_n_2),
        .Q(Q),
        .SR(SR),
        .addra(addra),
        .flip_ena_reg(mux_vid),
        .\htiming_reg[9] (\htiming_reg[9]_1 ),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg({\tile_bus[dslave] ,vtiming_f}),
        .mem_reg_0(mem_reg_7),
        .mem_reg_1(mem_reg_8),
        .mem_reg_2(mem_reg_10),
        .mem_reg_3(\htiming_reg[9]_0 ),
        .mem_reg_4(vblk),
        .mem_reg_5(mem_reg_11),
        .mem_reg_6(mem_reg_12),
        .mem_reg_7(mem_reg_13),
        .mem_reg_8({\vtiming_reg[7]_0 ,\vtiming_reg_n_0_[3] ,\vtiming_reg_n_0_[2] ,vtiming,\vtiming_reg_n_0_[0] }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (linebuf_hblkn0),
        .\tile_col_reg[3]_0 (tile_col),
        .vram_busy_reg_0(vram_busy_reg));
  FDRE vblk_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vblk_reg_2),
        .Q(vblk),
        .R(SR));
  LUT6 #(
    .INIT(64'hEA2A000000000000)) 
    vclk_i_1
       (.I0(vclk),
        .I1(htiming[5]),
        .I2(sprite_n_4),
        .I3(vclk06_out),
        .I4(rst_n),
        .I5(\htiming_reg[9]_0 [9]),
        .O(vclk_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h06)) 
    vclk_i_2
       (.I0(\htiming_reg[9]_0 [6]),
        .I1(\htiming[7]_i_2_n_0 ),
        .I2(\htiming_reg[9]_0 [7]),
        .O(vclk06_out));
  FDRE vclk_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vclk_i_1_n_0),
        .Q(vclk),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    video_valid_INST_0
       (.I0(cmpblk2),
        .O(video_valid));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vtiming[0]_i_1 
       (.I0(\vtiming_reg_n_0_[0] ),
        .O(\vtiming[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming[1]_i_1 
       (.I0(\vtiming_reg_n_0_[0] ),
        .I1(vtiming),
        .O(\vtiming[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vtiming[2]_i_1 
       (.I0(\vtiming_reg_n_0_[2] ),
        .I1(vtiming),
        .I2(\vtiming_reg_n_0_[0] ),
        .O(\vtiming[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFEAAA)) 
    \vtiming[3]_i_1 
       (.I0(\vtiming[4]_i_2_n_0 ),
        .I1(\vtiming_reg_n_0_[2] ),
        .I2(vtiming),
        .I3(\vtiming_reg_n_0_[0] ),
        .I4(\vtiming_reg_n_0_[3] ),
        .O(\vtiming[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFEAAAAAAA)) 
    \vtiming[4]_i_1 
       (.I0(\vtiming[4]_i_2_n_0 ),
        .I1(\vtiming_reg_n_0_[3] ),
        .I2(\vtiming_reg_n_0_[0] ),
        .I3(vtiming),
        .I4(\vtiming_reg_n_0_[2] ),
        .I5(\vtiming_reg[7]_0 [0]),
        .O(\vtiming[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vtiming[4]_i_2 
       (.I0(\vtiming_reg_n_0_[8] ),
        .I1(\vtiming_reg[7]_0 [2]),
        .I2(\vtiming_reg[7]_0 [3]),
        .I3(\vtiming_reg[7]_0 [1]),
        .I4(\vtiming[8]_i_4_n_0 ),
        .O(\vtiming[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h80FFFF00)) 
    \vtiming[5]_i_1 
       (.I0(\vtiming_reg[7]_0 [3]),
        .I1(\vtiming_reg[7]_0 [2]),
        .I2(\vtiming_reg_n_0_[8] ),
        .I3(\vtiming[8]_i_4_n_0 ),
        .I4(\vtiming_reg[7]_0 [1]),
        .O(\vtiming[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h8FFFF000)) 
    \vtiming[6]_i_1 
       (.I0(\vtiming_reg[7]_0 [3]),
        .I1(\vtiming_reg_n_0_[8] ),
        .I2(\vtiming_reg[7]_0 [1]),
        .I3(\vtiming[8]_i_4_n_0 ),
        .I4(\vtiming_reg[7]_0 [2]),
        .O(\vtiming[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hBFFFC000)) 
    \vtiming[7]_i_1 
       (.I0(\vtiming_reg_n_0_[8] ),
        .I1(\vtiming_reg[7]_0 [2]),
        .I2(\vtiming[8]_i_4_n_0 ),
        .I3(\vtiming_reg[7]_0 [1]),
        .I4(\vtiming_reg[7]_0 [3]),
        .O(\vtiming[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000140000000000)) 
    \vtiming[8]_i_1 
       (.I0(\htiming_reg[9]_0 [7]),
        .I1(\htiming[7]_i_2_n_0 ),
        .I2(\htiming_reg[9]_0 [6]),
        .I3(\htiming_reg[9]_0 [9]),
        .I4(vclk),
        .I5(vclk0),
        .O(\vtiming[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vtiming[8]_i_2 
       (.I0(\vtiming_reg_n_0_[8] ),
        .I1(\vtiming_reg[7]_0 [2]),
        .I2(\vtiming_reg[7]_0 [3]),
        .I3(\vtiming_reg[7]_0 [1]),
        .I4(\vtiming[8]_i_4_n_0 ),
        .O(\vtiming[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040000000)) 
    \vtiming[8]_i_3 
       (.I0(\phi_reg[2]_0 [2]),
        .I1(\phi_reg[2]_0 [1]),
        .I2(\phi_reg[2]_0 [0]),
        .I3(\htiming_reg[9]_0 [4]),
        .I4(sprite_n_3),
        .I5(\htiming_reg[9]_0 [5]),
        .O(vclk0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vtiming[8]_i_4 
       (.I0(\vtiming_reg[7]_0 [0]),
        .I1(\vtiming_reg_n_0_[2] ),
        .I2(vtiming),
        .I3(\vtiming_reg_n_0_[0] ),
        .I4(\vtiming_reg_n_0_[3] ),
        .O(\vtiming[8]_i_4_n_0 ));
  FDRE \vtiming_reg[0] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[0]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[0] ),
        .R(SR));
  FDRE \vtiming_reg[1] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[1]_i_1_n_0 ),
        .Q(vtiming),
        .R(SR));
  FDRE \vtiming_reg[2] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[2]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[2] ),
        .R(SR));
  FDSE \vtiming_reg[3] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[3]_i_1_n_0 ),
        .Q(\vtiming_reg_n_0_[3] ),
        .S(SR));
  FDSE \vtiming_reg[4] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[4]_i_1_n_0 ),
        .Q(\vtiming_reg[7]_0 [0]),
        .S(SR));
  FDSE \vtiming_reg[5] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[5]_i_1_n_0 ),
        .Q(\vtiming_reg[7]_0 [1]),
        .S(SR));
  FDSE \vtiming_reg[6] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[6]_i_1_n_0 ),
        .Q(\vtiming_reg[7]_0 [2]),
        .S(SR));
  FDSE \vtiming_reg[7] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[7]_i_1_n_0 ),
        .Q(\vtiming_reg[7]_0 [3]),
        .S(SR));
  FDRE \vtiming_reg[8] 
       (.C(masterclk),
        .CE(\vtiming[8]_i_1_n_0 ),
        .D(\vtiming[8]_i_2_n_0 ),
        .Q(\vtiming_reg_n_0_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fakedma" *) 
module dkong_dkong_system_wrapper_0_0_fakedma
   (wrn_d,
    rdn_d,
    \dma_slave_bus[dslave] ,
    rst_n_0,
    r__0,
    first_last__0,
    \dma_mode_reg[0]_8 ,
    \dma_master_bus[rdn] ,
    \dma_master_bus[wrn] ,
    debug_cpu_sig,
    \htiming_reg[1] ,
    rst_n_1,
    \state_reg[0]_0 ,
    \htiming_reg[1]_0 ,
    \state_reg[0]_1 ,
    \m_obus_reg[dmaster][7]_0 ,
    \state_reg[5]_0 ,
    first_last_reg_0,
    \htiming_reg[1]_1 ,
    \m_obus_reg[addr][15]_0 ,
    \htiming_reg[1]_2 ,
    \state_reg[2]_0 ,
    m_obus,
    \dma_mode_reg[1][1]_0 ,
    \dma_addr_reg[3][0]_0 ,
    cpu_clk_rise,
    masterclk,
    \slave_shared_master_bus[wrn] ,
    \slave_shared_master_bus[rdn] ,
    \s_obus_reg[dslave][7]_0 ,
    dma_cnt,
    \dma_cnt_reg[2][13]_0 ,
    \dma_cnt_reg[3][13]_0 ,
    \dma_mode_reg[1][1]_1 ,
    first_last_reg_1,
    \dma_mode_reg[0][1]_0 ,
    \m_obus_reg[rdn]_0 ,
    \m_obus_reg[wrn]_0 ,
    busrq_reg_0,
    Q,
    cpuclk_d,
    rst_n,
    \dma_addr_reg[0][15]_0 ,
    \dma_addr_reg[3][7]_0 ,
    \state_reg[1]_0 ,
    cpu_wait,
    \dma_addr_reg[0][7]_0 ,
    \master_out[addr] ,
    \dma_addr_reg[2][7]_0 ,
    \dma_addr_reg[2][7]_1 ,
    cpu_wr,
    cpu_rd,
    \dma_addr_reg[1][15]_0 ,
    \state_reg[0]_2 ,
    \master_out[dmaster] ,
    \dma_addr_reg[3][15]_0 ,
    \dma_addr_reg[3][15]_1 ,
    \state_reg[1]_1 ,
    E,
    D,
    \dma_addr_reg[3][0]_1 ,
    \dma_value_reg[7]_0 );
  output wrn_d;
  output rdn_d;
  output [7:0]\dma_slave_bus[dslave] ;
  output rst_n_0;
  output [0:0]r__0;
  output first_last__0;
  output [0:0]\dma_mode_reg[0]_8 ;
  output \dma_master_bus[rdn] ;
  output \dma_master_bus[wrn] ;
  output [0:0]debug_cpu_sig;
  output \htiming_reg[1] ;
  output rst_n_1;
  output \state_reg[0]_0 ;
  output \htiming_reg[1]_0 ;
  output \state_reg[0]_1 ;
  output [7:0]\m_obus_reg[dmaster][7]_0 ;
  output \state_reg[5]_0 ;
  output first_last_reg_0;
  output \htiming_reg[1]_1 ;
  output [15:0]\m_obus_reg[addr][15]_0 ;
  output \htiming_reg[1]_2 ;
  output \state_reg[2]_0 ;
  output m_obus;
  output \dma_mode_reg[1][1]_0 ;
  input \dma_addr_reg[3][0]_0 ;
  input cpu_clk_rise;
  input masterclk;
  input \slave_shared_master_bus[wrn] ;
  input \slave_shared_master_bus[rdn] ;
  input \s_obus_reg[dslave][7]_0 ;
  input dma_cnt;
  input \dma_cnt_reg[2][13]_0 ;
  input \dma_cnt_reg[3][13]_0 ;
  input \dma_mode_reg[1][1]_1 ;
  input first_last_reg_1;
  input \dma_mode_reg[0][1]_0 ;
  input \m_obus_reg[rdn]_0 ;
  input \m_obus_reg[wrn]_0 ;
  input busrq_reg_0;
  input [0:0]Q;
  input cpuclk_d;
  input rst_n;
  input \dma_addr_reg[0][15]_0 ;
  input [7:0]\dma_addr_reg[3][7]_0 ;
  input \state_reg[1]_0 ;
  input cpu_wait;
  input \dma_addr_reg[0][7]_0 ;
  input [3:0]\master_out[addr] ;
  input [1:0]\dma_addr_reg[2][7]_0 ;
  input \dma_addr_reg[2][7]_1 ;
  input cpu_wr;
  input cpu_rd;
  input \dma_addr_reg[1][15]_0 ;
  input \state_reg[0]_2 ;
  input [7:0]\master_out[dmaster] ;
  input \dma_addr_reg[3][15]_0 ;
  input \dma_addr_reg[3][15]_1 ;
  input \state_reg[1]_1 ;
  input [0:0]E;
  input [7:0]D;
  input [0:0]\dma_addr_reg[3][0]_1 ;
  input [7:0]\dma_value_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire busrq_reg_0;
  wire cpu_clk_rise;
  wire cpu_rd;
  wire cpu_wait;
  wire cpu_wr;
  wire cpuclk_d;
  wire [0:0]debug_cpu_sig;
  wire \dma_addr[0][0]_i_1_n_0 ;
  wire \dma_addr[0][10]_i_1_n_0 ;
  wire \dma_addr[0][11]_i_1_n_0 ;
  wire \dma_addr[0][12]_i_1_n_0 ;
  wire \dma_addr[0][13]_i_1_n_0 ;
  wire \dma_addr[0][14]_i_1_n_0 ;
  wire \dma_addr[0][15]_i_1_n_0 ;
  wire \dma_addr[0][15]_i_2_n_0 ;
  wire \dma_addr[0][15]_i_3_n_0 ;
  wire \dma_addr[0][15]_i_5_n_0 ;
  wire \dma_addr[0][1]_i_1_n_0 ;
  wire \dma_addr[0][2]_i_1_n_0 ;
  wire \dma_addr[0][3]_i_1_n_0 ;
  wire \dma_addr[0][4]_i_1_n_0 ;
  wire \dma_addr[0][5]_i_1_n_0 ;
  wire \dma_addr[0][6]_i_1_n_0 ;
  wire \dma_addr[0][7]_i_1_n_0 ;
  wire \dma_addr[0][7]_i_2_n_0 ;
  wire \dma_addr[0][8]_i_1_n_0 ;
  wire \dma_addr[0][9]_i_1_n_0 ;
  wire \dma_addr[1][0]_i_1_n_0 ;
  wire \dma_addr[1][10]_i_1_n_0 ;
  wire \dma_addr[1][11]_i_1_n_0 ;
  wire \dma_addr[1][12]_i_1_n_0 ;
  wire \dma_addr[1][13]_i_1_n_0 ;
  wire \dma_addr[1][14]_i_1_n_0 ;
  wire \dma_addr[1][15]_i_1_n_0 ;
  wire \dma_addr[1][15]_i_2_n_0 ;
  wire \dma_addr[1][1]_i_1_n_0 ;
  wire \dma_addr[1][2]_i_1_n_0 ;
  wire \dma_addr[1][3]_i_1_n_0 ;
  wire \dma_addr[1][4]_i_1_n_0 ;
  wire \dma_addr[1][5]_i_1_n_0 ;
  wire \dma_addr[1][6]_i_1_n_0 ;
  wire \dma_addr[1][7]_i_1_n_0 ;
  wire \dma_addr[1][7]_i_2_n_0 ;
  wire \dma_addr[1][8]_i_1_n_0 ;
  wire \dma_addr[1][9]_i_1_n_0 ;
  wire \dma_addr[2][15]_i_1_n_0 ;
  wire \dma_addr[2][7]_i_1_n_0 ;
  wire \dma_addr[3][0]_i_1_n_0 ;
  wire \dma_addr[3][15]_i_1_n_0 ;
  wire \dma_addr[3][15]_i_2_n_0 ;
  wire \dma_addr[3][1]_i_1_n_0 ;
  wire \dma_addr[3][2]_i_1_n_0 ;
  wire \dma_addr[3][3]_i_1_n_0 ;
  wire \dma_addr[3][4]_i_1_n_0 ;
  wire \dma_addr[3][5]_i_1_n_0 ;
  wire \dma_addr[3][6]_i_1_n_0 ;
  wire \dma_addr[3][7]_i_2_n_0 ;
  wire \dma_addr_reg[0][15]_0 ;
  wire \dma_addr_reg[0][7]_0 ;
  wire \dma_addr_reg[1][15]_0 ;
  wire [1:0]\dma_addr_reg[2][7]_0 ;
  wire \dma_addr_reg[2][7]_1 ;
  wire \dma_addr_reg[3][0]_0 ;
  wire [0:0]\dma_addr_reg[3][0]_1 ;
  wire \dma_addr_reg[3][15]_0 ;
  wire \dma_addr_reg[3][15]_1 ;
  wire [7:0]\dma_addr_reg[3][7]_0 ;
  wire \dma_addr_reg_n_0_[0][0] ;
  wire \dma_addr_reg_n_0_[0][10] ;
  wire \dma_addr_reg_n_0_[0][11] ;
  wire \dma_addr_reg_n_0_[0][12] ;
  wire \dma_addr_reg_n_0_[0][13] ;
  wire \dma_addr_reg_n_0_[0][14] ;
  wire \dma_addr_reg_n_0_[0][15] ;
  wire \dma_addr_reg_n_0_[0][1] ;
  wire \dma_addr_reg_n_0_[0][2] ;
  wire \dma_addr_reg_n_0_[0][3] ;
  wire \dma_addr_reg_n_0_[0][4] ;
  wire \dma_addr_reg_n_0_[0][5] ;
  wire \dma_addr_reg_n_0_[0][6] ;
  wire \dma_addr_reg_n_0_[0][7] ;
  wire \dma_addr_reg_n_0_[0][8] ;
  wire \dma_addr_reg_n_0_[0][9] ;
  wire \dma_addr_reg_n_0_[1][0] ;
  wire \dma_addr_reg_n_0_[1][10] ;
  wire \dma_addr_reg_n_0_[1][11] ;
  wire \dma_addr_reg_n_0_[1][12] ;
  wire \dma_addr_reg_n_0_[1][13] ;
  wire \dma_addr_reg_n_0_[1][14] ;
  wire \dma_addr_reg_n_0_[1][15] ;
  wire \dma_addr_reg_n_0_[1][1] ;
  wire \dma_addr_reg_n_0_[1][2] ;
  wire \dma_addr_reg_n_0_[1][3] ;
  wire \dma_addr_reg_n_0_[1][4] ;
  wire \dma_addr_reg_n_0_[1][5] ;
  wire \dma_addr_reg_n_0_[1][6] ;
  wire \dma_addr_reg_n_0_[1][7] ;
  wire \dma_addr_reg_n_0_[1][8] ;
  wire \dma_addr_reg_n_0_[1][9] ;
  wire \dma_addr_reg_n_0_[2][0] ;
  wire \dma_addr_reg_n_0_[2][10] ;
  wire \dma_addr_reg_n_0_[2][11] ;
  wire \dma_addr_reg_n_0_[2][12] ;
  wire \dma_addr_reg_n_0_[2][13] ;
  wire \dma_addr_reg_n_0_[2][14] ;
  wire \dma_addr_reg_n_0_[2][15] ;
  wire \dma_addr_reg_n_0_[2][1] ;
  wire \dma_addr_reg_n_0_[2][2] ;
  wire \dma_addr_reg_n_0_[2][3] ;
  wire \dma_addr_reg_n_0_[2][4] ;
  wire \dma_addr_reg_n_0_[2][5] ;
  wire \dma_addr_reg_n_0_[2][6] ;
  wire \dma_addr_reg_n_0_[2][7] ;
  wire \dma_addr_reg_n_0_[2][8] ;
  wire \dma_addr_reg_n_0_[2][9] ;
  wire \dma_addr_reg_n_0_[3][0] ;
  wire \dma_addr_reg_n_0_[3][10] ;
  wire \dma_addr_reg_n_0_[3][11] ;
  wire \dma_addr_reg_n_0_[3][12] ;
  wire \dma_addr_reg_n_0_[3][13] ;
  wire \dma_addr_reg_n_0_[3][14] ;
  wire \dma_addr_reg_n_0_[3][15] ;
  wire \dma_addr_reg_n_0_[3][1] ;
  wire \dma_addr_reg_n_0_[3][2] ;
  wire \dma_addr_reg_n_0_[3][3] ;
  wire \dma_addr_reg_n_0_[3][4] ;
  wire \dma_addr_reg_n_0_[3][5] ;
  wire \dma_addr_reg_n_0_[3][6] ;
  wire \dma_addr_reg_n_0_[3][7] ;
  wire \dma_addr_reg_n_0_[3][8] ;
  wire \dma_addr_reg_n_0_[3][9] ;
  wire dma_cnt;
  wire \dma_cnt[0][0]_i_1_n_0 ;
  wire \dma_cnt[0][10]_i_1_n_0 ;
  wire \dma_cnt[0][11]_i_1_n_0 ;
  wire \dma_cnt[0][12]_i_1_n_0 ;
  wire \dma_cnt[0][13]_i_2_n_0 ;
  wire \dma_cnt[0][13]_i_6_n_0 ;
  wire \dma_cnt[0][1]_i_1_n_0 ;
  wire \dma_cnt[0][2]_i_1_n_0 ;
  wire \dma_cnt[0][3]_i_1_n_0 ;
  wire \dma_cnt[0][4]_i_1_n_0 ;
  wire \dma_cnt[0][5]_i_1_n_0 ;
  wire \dma_cnt[0][6]_i_1_n_0 ;
  wire \dma_cnt[0][7]_i_1_n_0 ;
  wire \dma_cnt[0][8]_i_1_n_0 ;
  wire \dma_cnt[0][9]_i_1_n_0 ;
  wire \dma_cnt[1][0]_i_3_n_0 ;
  wire \dma_cnt[1][0]_i_4_n_0 ;
  wire \dma_cnt[1][0]_i_5_n_0 ;
  wire \dma_cnt[1][0]_i_6_n_0 ;
  wire \dma_cnt[1][0]_i_7_n_0 ;
  wire \dma_cnt[1][12]_i_2_n_0 ;
  wire \dma_cnt[1][12]_i_3_n_0 ;
  wire \dma_cnt[1][4]_i_2_n_0 ;
  wire \dma_cnt[1][4]_i_3_n_0 ;
  wire \dma_cnt[1][4]_i_4_n_0 ;
  wire \dma_cnt[1][4]_i_5_n_0 ;
  wire \dma_cnt[1][8]_i_2_n_0 ;
  wire \dma_cnt[1][8]_i_3_n_0 ;
  wire \dma_cnt[1][8]_i_4_n_0 ;
  wire \dma_cnt[1][8]_i_5_n_0 ;
  wire \dma_cnt[2][0]_i_3_n_0 ;
  wire \dma_cnt[2][0]_i_4_n_0 ;
  wire \dma_cnt[2][0]_i_5_n_0 ;
  wire \dma_cnt[2][0]_i_6_n_0 ;
  wire \dma_cnt[2][12]_i_2_n_0 ;
  wire \dma_cnt[2][12]_i_3_n_0 ;
  wire \dma_cnt[2][4]_i_2_n_0 ;
  wire \dma_cnt[2][4]_i_3_n_0 ;
  wire \dma_cnt[2][4]_i_4_n_0 ;
  wire \dma_cnt[2][4]_i_5_n_0 ;
  wire \dma_cnt[2][8]_i_2_n_0 ;
  wire \dma_cnt[2][8]_i_3_n_0 ;
  wire \dma_cnt[2][8]_i_4_n_0 ;
  wire \dma_cnt[2][8]_i_5_n_0 ;
  wire \dma_cnt[3][0]_i_4_n_0 ;
  wire \dma_cnt[3][0]_i_5_n_0 ;
  wire \dma_cnt[3][0]_i_6_n_0 ;
  wire \dma_cnt[3][0]_i_7_n_0 ;
  wire \dma_cnt[3][12]_i_2_n_0 ;
  wire \dma_cnt[3][12]_i_3_n_0 ;
  wire \dma_cnt[3][4]_i_2_n_0 ;
  wire \dma_cnt[3][4]_i_3_n_0 ;
  wire \dma_cnt[3][4]_i_4_n_0 ;
  wire \dma_cnt[3][4]_i_5_n_0 ;
  wire \dma_cnt[3][8]_i_2_n_0 ;
  wire \dma_cnt[3][8]_i_3_n_0 ;
  wire \dma_cnt[3][8]_i_4_n_0 ;
  wire \dma_cnt[3][8]_i_5_n_0 ;
  wire \dma_cnt_reg[1][0]_i_2_n_0 ;
  wire \dma_cnt_reg[1][0]_i_2_n_1 ;
  wire \dma_cnt_reg[1][0]_i_2_n_2 ;
  wire \dma_cnt_reg[1][0]_i_2_n_3 ;
  wire \dma_cnt_reg[1][0]_i_2_n_4 ;
  wire \dma_cnt_reg[1][0]_i_2_n_5 ;
  wire \dma_cnt_reg[1][0]_i_2_n_6 ;
  wire \dma_cnt_reg[1][0]_i_2_n_7 ;
  wire \dma_cnt_reg[1][12]_i_1_n_3 ;
  wire \dma_cnt_reg[1][12]_i_1_n_6 ;
  wire \dma_cnt_reg[1][12]_i_1_n_7 ;
  wire \dma_cnt_reg[1][4]_i_1_n_0 ;
  wire \dma_cnt_reg[1][4]_i_1_n_1 ;
  wire \dma_cnt_reg[1][4]_i_1_n_2 ;
  wire \dma_cnt_reg[1][4]_i_1_n_3 ;
  wire \dma_cnt_reg[1][4]_i_1_n_4 ;
  wire \dma_cnt_reg[1][4]_i_1_n_5 ;
  wire \dma_cnt_reg[1][4]_i_1_n_6 ;
  wire \dma_cnt_reg[1][4]_i_1_n_7 ;
  wire \dma_cnt_reg[1][8]_i_1_n_0 ;
  wire \dma_cnt_reg[1][8]_i_1_n_1 ;
  wire \dma_cnt_reg[1][8]_i_1_n_2 ;
  wire \dma_cnt_reg[1][8]_i_1_n_3 ;
  wire \dma_cnt_reg[1][8]_i_1_n_4 ;
  wire \dma_cnt_reg[1][8]_i_1_n_5 ;
  wire \dma_cnt_reg[1][8]_i_1_n_6 ;
  wire \dma_cnt_reg[1][8]_i_1_n_7 ;
  wire \dma_cnt_reg[2][0]_i_2_n_0 ;
  wire \dma_cnt_reg[2][0]_i_2_n_1 ;
  wire \dma_cnt_reg[2][0]_i_2_n_2 ;
  wire \dma_cnt_reg[2][0]_i_2_n_3 ;
  wire \dma_cnt_reg[2][0]_i_2_n_4 ;
  wire \dma_cnt_reg[2][0]_i_2_n_5 ;
  wire \dma_cnt_reg[2][0]_i_2_n_6 ;
  wire \dma_cnt_reg[2][0]_i_2_n_7 ;
  wire \dma_cnt_reg[2][12]_i_1_n_3 ;
  wire \dma_cnt_reg[2][12]_i_1_n_6 ;
  wire \dma_cnt_reg[2][12]_i_1_n_7 ;
  wire \dma_cnt_reg[2][13]_0 ;
  wire \dma_cnt_reg[2][4]_i_1_n_0 ;
  wire \dma_cnt_reg[2][4]_i_1_n_1 ;
  wire \dma_cnt_reg[2][4]_i_1_n_2 ;
  wire \dma_cnt_reg[2][4]_i_1_n_3 ;
  wire \dma_cnt_reg[2][4]_i_1_n_4 ;
  wire \dma_cnt_reg[2][4]_i_1_n_5 ;
  wire \dma_cnt_reg[2][4]_i_1_n_6 ;
  wire \dma_cnt_reg[2][4]_i_1_n_7 ;
  wire \dma_cnt_reg[2][8]_i_1_n_0 ;
  wire \dma_cnt_reg[2][8]_i_1_n_1 ;
  wire \dma_cnt_reg[2][8]_i_1_n_2 ;
  wire \dma_cnt_reg[2][8]_i_1_n_3 ;
  wire \dma_cnt_reg[2][8]_i_1_n_4 ;
  wire \dma_cnt_reg[2][8]_i_1_n_5 ;
  wire \dma_cnt_reg[2][8]_i_1_n_6 ;
  wire \dma_cnt_reg[2][8]_i_1_n_7 ;
  wire [13:0]\dma_cnt_reg[2]_6 ;
  wire \dma_cnt_reg[3][0]_i_2_n_0 ;
  wire \dma_cnt_reg[3][0]_i_2_n_1 ;
  wire \dma_cnt_reg[3][0]_i_2_n_2 ;
  wire \dma_cnt_reg[3][0]_i_2_n_3 ;
  wire \dma_cnt_reg[3][0]_i_2_n_4 ;
  wire \dma_cnt_reg[3][0]_i_2_n_5 ;
  wire \dma_cnt_reg[3][0]_i_2_n_6 ;
  wire \dma_cnt_reg[3][0]_i_2_n_7 ;
  wire \dma_cnt_reg[3][12]_i_1_n_3 ;
  wire \dma_cnt_reg[3][12]_i_1_n_6 ;
  wire \dma_cnt_reg[3][12]_i_1_n_7 ;
  wire \dma_cnt_reg[3][13]_0 ;
  wire \dma_cnt_reg[3][4]_i_1_n_0 ;
  wire \dma_cnt_reg[3][4]_i_1_n_1 ;
  wire \dma_cnt_reg[3][4]_i_1_n_2 ;
  wire \dma_cnt_reg[3][4]_i_1_n_3 ;
  wire \dma_cnt_reg[3][4]_i_1_n_4 ;
  wire \dma_cnt_reg[3][4]_i_1_n_5 ;
  wire \dma_cnt_reg[3][4]_i_1_n_6 ;
  wire \dma_cnt_reg[3][4]_i_1_n_7 ;
  wire \dma_cnt_reg[3][8]_i_1_n_0 ;
  wire \dma_cnt_reg[3][8]_i_1_n_1 ;
  wire \dma_cnt_reg[3][8]_i_1_n_2 ;
  wire \dma_cnt_reg[3][8]_i_1_n_3 ;
  wire \dma_cnt_reg[3][8]_i_1_n_4 ;
  wire \dma_cnt_reg[3][8]_i_1_n_5 ;
  wire \dma_cnt_reg[3][8]_i_1_n_6 ;
  wire \dma_cnt_reg[3][8]_i_1_n_7 ;
  wire [13:0]\dma_cnt_reg[3]_7 ;
  wire \dma_cnt_reg_n_0_[0][0] ;
  wire \dma_cnt_reg_n_0_[0][10] ;
  wire \dma_cnt_reg_n_0_[0][11] ;
  wire \dma_cnt_reg_n_0_[0][12] ;
  wire \dma_cnt_reg_n_0_[0][13] ;
  wire \dma_cnt_reg_n_0_[0][1] ;
  wire \dma_cnt_reg_n_0_[0][2] ;
  wire \dma_cnt_reg_n_0_[0][3] ;
  wire \dma_cnt_reg_n_0_[0][4] ;
  wire \dma_cnt_reg_n_0_[0][5] ;
  wire \dma_cnt_reg_n_0_[0][6] ;
  wire \dma_cnt_reg_n_0_[0][7] ;
  wire \dma_cnt_reg_n_0_[0][8] ;
  wire \dma_cnt_reg_n_0_[0][9] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire \dma_mode_reg[0][1]_0 ;
  wire [0:0]\dma_mode_reg[0]_8 ;
  wire \dma_mode_reg[1][1]_0 ;
  wire \dma_mode_reg[1][1]_1 ;
  wire [7:0]\dma_slave_bus[dslave] ;
  wire dma_value;
  wire \dma_value[7]_i_2_n_0 ;
  wire \dma_value[7]_i_3_n_0 ;
  wire \dma_value[7]_i_4_n_0 ;
  wire [7:0]\dma_value_reg[7]_0 ;
  wire \dma_value_reg_n_0_[0] ;
  wire \dma_value_reg_n_0_[1] ;
  wire \dma_value_reg_n_0_[2] ;
  wire \dma_value_reg_n_0_[3] ;
  wire \dma_value_reg_n_0_[4] ;
  wire \dma_value_reg_n_0_[5] ;
  wire \dma_value_reg_n_0_[6] ;
  wire \dma_value_reg_n_0_[7] ;
  wire drqn;
  wire drqn_i_2_n_0;
  wire drqn_i_3_n_0;
  wire drqn_i_4_n_0;
  wire first_last__0;
  wire first_last_reg_0;
  wire first_last_reg_1;
  wire \htiming_reg[1] ;
  wire \htiming_reg[1]_0 ;
  wire \htiming_reg[1]_1 ;
  wire \htiming_reg[1]_2 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire m_obus;
  wire \m_obus[addr][0]_i_1_n_0 ;
  wire \m_obus[addr][10]_i_1_n_0 ;
  wire \m_obus[addr][11]_i_1_n_0 ;
  wire \m_obus[addr][12]_i_1_n_0 ;
  wire \m_obus[addr][13]_i_1_n_0 ;
  wire \m_obus[addr][14]_i_1_n_0 ;
  wire \m_obus[addr][15]_i_1_n_0 ;
  wire \m_obus[addr][15]_i_2_n_0 ;
  wire \m_obus[addr][15]_i_3_n_0 ;
  wire \m_obus[addr][15]_i_4_n_0 ;
  wire \m_obus[addr][1]_i_1_n_0 ;
  wire \m_obus[addr][2]_i_1_n_0 ;
  wire \m_obus[addr][3]_i_1_n_0 ;
  wire \m_obus[addr][4]_i_1_n_0 ;
  wire \m_obus[addr][5]_i_1_n_0 ;
  wire \m_obus[addr][6]_i_1_n_0 ;
  wire \m_obus[addr][7]_i_1_n_0 ;
  wire \m_obus[addr][8]_i_1_n_0 ;
  wire \m_obus[addr][9]_i_1_n_0 ;
  wire \m_obus[dmaster][7]_i_1_n_0 ;
  wire \m_obus[rdn]_i_6_n_0 ;
  wire [15:0]\m_obus_reg[addr][15]_0 ;
  wire [7:0]\m_obus_reg[dmaster][7]_0 ;
  wire \m_obus_reg[rdn]_0 ;
  wire \m_obus_reg[wrn]_0 ;
  wire [3:0]\master_out[addr] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire next_drqn;
  wire [13:1]p_0_in;
  wire \p_0_out_inferred__10/i__carry__0_n_0 ;
  wire \p_0_out_inferred__10/i__carry__0_n_1 ;
  wire \p_0_out_inferred__10/i__carry__0_n_2 ;
  wire \p_0_out_inferred__10/i__carry__0_n_3 ;
  wire \p_0_out_inferred__10/i__carry__0_n_4 ;
  wire \p_0_out_inferred__10/i__carry__0_n_5 ;
  wire \p_0_out_inferred__10/i__carry__0_n_6 ;
  wire \p_0_out_inferred__10/i__carry__0_n_7 ;
  wire \p_0_out_inferred__10/i__carry__1_n_0 ;
  wire \p_0_out_inferred__10/i__carry__1_n_1 ;
  wire \p_0_out_inferred__10/i__carry__1_n_2 ;
  wire \p_0_out_inferred__10/i__carry__1_n_3 ;
  wire \p_0_out_inferred__10/i__carry__1_n_4 ;
  wire \p_0_out_inferred__10/i__carry__1_n_5 ;
  wire \p_0_out_inferred__10/i__carry__1_n_6 ;
  wire \p_0_out_inferred__10/i__carry__1_n_7 ;
  wire \p_0_out_inferred__10/i__carry__2_n_2 ;
  wire \p_0_out_inferred__10/i__carry__2_n_3 ;
  wire \p_0_out_inferred__10/i__carry__2_n_5 ;
  wire \p_0_out_inferred__10/i__carry__2_n_6 ;
  wire \p_0_out_inferred__10/i__carry__2_n_7 ;
  wire \p_0_out_inferred__10/i__carry_n_0 ;
  wire \p_0_out_inferred__10/i__carry_n_1 ;
  wire \p_0_out_inferred__10/i__carry_n_2 ;
  wire \p_0_out_inferred__10/i__carry_n_3 ;
  wire \p_0_out_inferred__10/i__carry_n_4 ;
  wire \p_0_out_inferred__10/i__carry_n_5 ;
  wire \p_0_out_inferred__10/i__carry_n_6 ;
  wire \p_0_out_inferred__10/i__carry_n_7 ;
  wire \p_0_out_inferred__12/i__carry__0_n_0 ;
  wire \p_0_out_inferred__12/i__carry__0_n_1 ;
  wire \p_0_out_inferred__12/i__carry__0_n_2 ;
  wire \p_0_out_inferred__12/i__carry__0_n_3 ;
  wire \p_0_out_inferred__12/i__carry__0_n_4 ;
  wire \p_0_out_inferred__12/i__carry__0_n_5 ;
  wire \p_0_out_inferred__12/i__carry__0_n_6 ;
  wire \p_0_out_inferred__12/i__carry__0_n_7 ;
  wire \p_0_out_inferred__12/i__carry_n_0 ;
  wire \p_0_out_inferred__12/i__carry_n_1 ;
  wire \p_0_out_inferred__12/i__carry_n_2 ;
  wire \p_0_out_inferred__12/i__carry_n_3 ;
  wire \p_0_out_inferred__12/i__carry_n_4 ;
  wire \p_0_out_inferred__12/i__carry_n_5 ;
  wire \p_0_out_inferred__12/i__carry_n_6 ;
  wire \p_0_out_inferred__12/i__carry_n_7 ;
  wire \p_0_out_inferred__3/i__carry__0_n_0 ;
  wire \p_0_out_inferred__3/i__carry__0_n_1 ;
  wire \p_0_out_inferred__3/i__carry__0_n_2 ;
  wire \p_0_out_inferred__3/i__carry__0_n_3 ;
  wire \p_0_out_inferred__3/i__carry__1_n_0 ;
  wire \p_0_out_inferred__3/i__carry__1_n_1 ;
  wire \p_0_out_inferred__3/i__carry__1_n_2 ;
  wire \p_0_out_inferred__3/i__carry__1_n_3 ;
  wire \p_0_out_inferred__3/i__carry_n_0 ;
  wire \p_0_out_inferred__3/i__carry_n_1 ;
  wire \p_0_out_inferred__3/i__carry_n_2 ;
  wire \p_0_out_inferred__3/i__carry_n_3 ;
  wire \p_0_out_inferred__9/i__carry__0_n_0 ;
  wire \p_0_out_inferred__9/i__carry__0_n_1 ;
  wire \p_0_out_inferred__9/i__carry__0_n_2 ;
  wire \p_0_out_inferred__9/i__carry__0_n_3 ;
  wire \p_0_out_inferred__9/i__carry__0_n_4 ;
  wire \p_0_out_inferred__9/i__carry__0_n_5 ;
  wire \p_0_out_inferred__9/i__carry__0_n_6 ;
  wire \p_0_out_inferred__9/i__carry__0_n_7 ;
  wire \p_0_out_inferred__9/i__carry__1_n_0 ;
  wire \p_0_out_inferred__9/i__carry__1_n_1 ;
  wire \p_0_out_inferred__9/i__carry__1_n_2 ;
  wire \p_0_out_inferred__9/i__carry__1_n_3 ;
  wire \p_0_out_inferred__9/i__carry__1_n_4 ;
  wire \p_0_out_inferred__9/i__carry__1_n_5 ;
  wire \p_0_out_inferred__9/i__carry__1_n_6 ;
  wire \p_0_out_inferred__9/i__carry__1_n_7 ;
  wire \p_0_out_inferred__9/i__carry__2_n_2 ;
  wire \p_0_out_inferred__9/i__carry__2_n_3 ;
  wire \p_0_out_inferred__9/i__carry__2_n_5 ;
  wire \p_0_out_inferred__9/i__carry__2_n_6 ;
  wire \p_0_out_inferred__9/i__carry__2_n_7 ;
  wire \p_0_out_inferred__9/i__carry_n_0 ;
  wire \p_0_out_inferred__9/i__carry_n_1 ;
  wire \p_0_out_inferred__9/i__carry_n_2 ;
  wire \p_0_out_inferred__9/i__carry_n_3 ;
  wire \p_0_out_inferred__9/i__carry_n_4 ;
  wire \p_0_out_inferred__9/i__carry_n_5 ;
  wire \p_0_out_inferred__9/i__carry_n_6 ;
  wire \p_0_out_inferred__9/i__carry_n_7 ;
  wire [13:0]r;
  wire [0:0]r__0;
  wire rdn_d;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_1;
  wire [3:0]s_obus;
  wire \s_obus[dslave][0]_i_10_n_0 ;
  wire \s_obus[dslave][0]_i_2_n_0 ;
  wire \s_obus[dslave][0]_i_3_n_0 ;
  wire \s_obus[dslave][0]_i_4_n_0 ;
  wire \s_obus[dslave][0]_i_5_n_0 ;
  wire \s_obus[dslave][0]_i_6_n_0 ;
  wire \s_obus[dslave][0]_i_7_n_0 ;
  wire \s_obus[dslave][0]_i_8_n_0 ;
  wire \s_obus[dslave][0]_i_9_n_0 ;
  wire \s_obus[dslave][1]_i_2_n_0 ;
  wire \s_obus[dslave][1]_i_3_n_0 ;
  wire \s_obus[dslave][1]_i_4_n_0 ;
  wire \s_obus[dslave][1]_i_5_n_0 ;
  wire \s_obus[dslave][1]_i_6_n_0 ;
  wire \s_obus[dslave][1]_i_7_n_0 ;
  wire \s_obus[dslave][1]_i_8_n_0 ;
  wire \s_obus[dslave][1]_i_9_n_0 ;
  wire \s_obus[dslave][2]_i_10_n_0 ;
  wire \s_obus[dslave][2]_i_2_n_0 ;
  wire \s_obus[dslave][2]_i_3_n_0 ;
  wire \s_obus[dslave][2]_i_4_n_0 ;
  wire \s_obus[dslave][2]_i_5_n_0 ;
  wire \s_obus[dslave][2]_i_6_n_0 ;
  wire \s_obus[dslave][2]_i_7_n_0 ;
  wire \s_obus[dslave][2]_i_8_n_0 ;
  wire \s_obus[dslave][2]_i_9_n_0 ;
  wire \s_obus[dslave][3]_i_10_n_0 ;
  wire \s_obus[dslave][3]_i_11_n_0 ;
  wire \s_obus[dslave][3]_i_12_n_0 ;
  wire \s_obus[dslave][3]_i_4_n_0 ;
  wire \s_obus[dslave][3]_i_5_n_0 ;
  wire \s_obus[dslave][3]_i_6_n_0 ;
  wire \s_obus[dslave][3]_i_7_n_0 ;
  wire \s_obus[dslave][3]_i_8_n_0 ;
  wire \s_obus[dslave][3]_i_9_n_0 ;
  wire \s_obus[dslave][4]_i_1_n_0 ;
  wire \s_obus[dslave][4]_i_2_n_0 ;
  wire \s_obus[dslave][4]_i_3_n_0 ;
  wire \s_obus[dslave][4]_i_4_n_0 ;
  wire \s_obus[dslave][4]_i_5_n_0 ;
  wire \s_obus[dslave][5]_i_1_n_0 ;
  wire \s_obus[dslave][5]_i_2_n_0 ;
  wire \s_obus[dslave][5]_i_3_n_0 ;
  wire \s_obus[dslave][5]_i_4_n_0 ;
  wire \s_obus[dslave][5]_i_5_n_0 ;
  wire \s_obus[dslave][6]_i_1_n_0 ;
  wire \s_obus[dslave][6]_i_2_n_0 ;
  wire \s_obus[dslave][6]_i_3_n_0 ;
  wire \s_obus[dslave][6]_i_4_n_0 ;
  wire \s_obus[dslave][6]_i_5_n_0 ;
  wire \s_obus[dslave][7]_i_2_n_0 ;
  wire \s_obus[dslave][7]_i_3_n_0 ;
  wire \s_obus[dslave][7]_i_4_n_0 ;
  wire \s_obus[dslave][7]_i_5_n_0 ;
  wire \s_obus[dslave][7]_i_6_n_0 ;
  wire \s_obus_reg[dslave][7]_0 ;
  wire \slave_shared_master_bus[rdn] ;
  wire \slave_shared_master_bus[wrn] ;
  wire [6:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state[5]_i_1_n_0 ;
  wire \state[6]_i_2_n_0 ;
  wire \state[6]_i_3_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[2]_0 ;
  wire \state_reg[5]_0 ;
  wire wrn_d;
  wire [3:1]\NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__10/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_0_out_inferred__10/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_p_0_out_inferred__3/i__carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_0_out_inferred__3/i__carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_p_0_out_inferred__9/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_0_out_inferred__9/i__carry__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    busrq_i_2
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\m_obus[addr][15]_i_4_n_0 ),
        .I2(Q),
        .I3(cpuclk_d),
        .O(\htiming_reg[1]_0 ));
  FDRE busrq_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(busrq_reg_0),
        .Q(debug_cpu_sig),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \dma_addr[0][0]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(\state_reg[5]_0 ),
        .I4(\dma_addr_reg_n_0_[0][0] ),
        .O(\dma_addr[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][10]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__1_n_6 ),
        .O(\dma_addr[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][11]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__1_n_5 ),
        .O(\dma_addr[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][12]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__1_n_4 ),
        .O(\dma_addr[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][13]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [5]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [5]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__2_n_7 ),
        .O(\dma_addr[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][14]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [6]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [6]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__2_n_6 ),
        .O(\dma_addr[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \dma_addr[0][15]_i_1 
       (.I0(drqn),
        .I1(\dma_addr[0][15]_i_3_n_0 ),
        .I2(cpuclk_d),
        .I3(Q),
        .I4(\dma_addr_reg[0][7]_0 ),
        .I5(\dma_addr[0][15]_i_5_n_0 ),
        .O(\dma_addr[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][15]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [7]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [7]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__2_n_5 ),
        .O(\dma_addr[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \dma_addr[0][15]_i_3 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(drqn_i_4_n_0),
        .I3(state[6]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\dma_addr[0][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dma_addr[0][15]_i_5 
       (.I0(\state_reg[5]_0 ),
        .I1(first_last__0),
        .O(\dma_addr[0][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][1]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry_n_7 ),
        .O(\dma_addr[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][2]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry_n_6 ),
        .O(\dma_addr[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][3]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry_n_5 ),
        .O(\dma_addr[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][4]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry_n_4 ),
        .O(\dma_addr[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][5]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [5]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [5]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__0_n_7 ),
        .O(\dma_addr[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][6]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [6]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [6]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__0_n_6 ),
        .O(\dma_addr[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \dma_addr[0][7]_i_1 
       (.I0(drqn),
        .I1(\dma_addr[0][15]_i_3_n_0 ),
        .I2(cpuclk_d),
        .I3(Q),
        .I4(\dma_addr_reg[0][7]_0 ),
        .I5(first_last_reg_0),
        .O(\dma_addr[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][7]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [7]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [7]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__0_n_5 ),
        .O(\dma_addr[0][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dma_addr[0][7]_i_3 
       (.I0(\state_reg[5]_0 ),
        .I1(first_last__0),
        .O(first_last_reg_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][8]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__0_n_4 ),
        .O(\dma_addr[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[0][9]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__9/i__carry__1_n_7 ),
        .O(\dma_addr[0][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \dma_addr[1][0]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(\state_reg[5]_0 ),
        .I4(\dma_addr_reg_n_0_[1][0] ),
        .O(\dma_addr[1][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][10]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__1_n_6 ),
        .O(\dma_addr[1][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][11]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__1_n_5 ),
        .O(\dma_addr[1][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][12]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__1_n_4 ),
        .O(\dma_addr[1][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][13]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [5]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [5]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__2_n_7 ),
        .O(\dma_addr[1][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][14]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [6]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [6]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__2_n_6 ),
        .O(\dma_addr[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAEAEAAAEA)) 
    \dma_addr[1][15]_i_1 
       (.I0(\htiming_reg[1] ),
        .I1(\dma_addr_reg[1][15]_0 ),
        .I2(\dma_addr[0][15]_i_5_n_0 ),
        .I3(\dma_addr_reg[2][7]_0 [1]),
        .I4(\dma_addr_reg[0][15]_0 ),
        .I5(\m_obus_reg[addr][15]_0 [3]),
        .O(\dma_addr[1][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][15]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [7]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [7]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__2_n_5 ),
        .O(\dma_addr[1][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \dma_addr[1][15]_i_3 
       (.I0(Q),
        .I1(cpuclk_d),
        .I2(\dma_addr[0][15]_i_3_n_0 ),
        .I3(drqn),
        .O(\htiming_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][1]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry_n_7 ),
        .O(\dma_addr[1][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][2]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry_n_6 ),
        .O(\dma_addr[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][3]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry_n_5 ),
        .O(\dma_addr[1][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][4]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry_n_4 ),
        .O(\dma_addr[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][5]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [5]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [5]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__0_n_7 ),
        .O(\dma_addr[1][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][6]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [6]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [6]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__0_n_6 ),
        .O(\dma_addr[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEEEAEAAAAAAAA)) 
    \dma_addr[1][7]_i_1 
       (.I0(\htiming_reg[1] ),
        .I1(first_last_reg_0),
        .I2(\dma_addr_reg[2][7]_0 [1]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\m_obus_reg[addr][15]_0 [3]),
        .I5(\dma_addr_reg[1][15]_0 ),
        .O(\dma_addr[1][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][7]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [7]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [7]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__0_n_5 ),
        .O(\dma_addr[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][8]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__0_n_4 ),
        .O(\dma_addr[1][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[1][9]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__10/i__carry__1_n_7 ),
        .O(\dma_addr[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000047000000)) 
    \dma_addr[2][15]_i_1 
       (.I0(\m_obus_reg[addr][15]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[2][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(first_last__0),
        .I5(\dma_addr_reg[2][7]_1 ),
        .O(\dma_addr[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004700)) 
    \dma_addr[2][7]_i_1 
       (.I0(\m_obus_reg[addr][15]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[2][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(first_last__0),
        .I5(\dma_addr_reg[2][7]_1 ),
        .O(\dma_addr[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \dma_addr[3][0]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(\state_reg[5]_0 ),
        .I4(\dma_addr_reg_n_0_[3][0] ),
        .O(\dma_addr[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \dma_addr[3][15]_i_1 
       (.I0(\dma_addr[3][15]_i_2_n_0 ),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\master_out[addr] [3]),
        .I4(\master_out[addr] [0]),
        .I5(\master_out[addr] [1]),
        .O(\dma_addr[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000080800A008A80)) 
    \dma_addr[3][15]_i_2 
       (.I0(\htiming_reg[1]_2 ),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [0]),
        .I4(\dma_master_bus[wrn] ),
        .I5(cpu_wr),
        .O(\dma_addr[3][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][1]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry_n_7 ),
        .O(\dma_addr[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][2]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry_n_6 ),
        .O(\dma_addr[3][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][3]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry_n_5 ),
        .O(\dma_addr[3][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][4]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry_n_4 ),
        .O(\dma_addr[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][5]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [5]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [5]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry__0_n_7 ),
        .O(\dma_addr[3][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][6]_i_1 
       (.I0(\m_obus_reg[dmaster][7]_0 [6]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [6]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry__0_n_6 ),
        .O(\dma_addr[3][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dma_addr[3][7]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [7]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [7]),
        .I3(\state_reg[5]_0 ),
        .I4(\p_0_out_inferred__12/i__carry__0_n_5 ),
        .O(\dma_addr[3][7]_i_2_n_0 ));
  FDRE \dma_addr_reg[0][0] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][0]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][0] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][10] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][10]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][10] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][11] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][11]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][11] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][12] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][12]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][12] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][13] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][13]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][13] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][14] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][14]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][14] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][15] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][15]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][15] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][1] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][1]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][1] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][2] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][2]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][2] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][3] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][3]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][3] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][4] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][4]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][4] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][5] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][5]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][5] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][6] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][6]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][6] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][7] 
       (.C(masterclk),
        .CE(\dma_addr[0][7]_i_1_n_0 ),
        .D(\dma_addr[0][7]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][7] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][8] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][8]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][8] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[0][9] 
       (.C(masterclk),
        .CE(\dma_addr[0][15]_i_1_n_0 ),
        .D(\dma_addr[0][9]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[0][9] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][0] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][0]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][0] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][10] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][10]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][10] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][11] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][11]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][11] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][12] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][12]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][12] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][13] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][13]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][13] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][14] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][14]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][14] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][15] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][15]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][15] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][1] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][1]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][1] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][2] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][2]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][2] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][3] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][3]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][3] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][4] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][4]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][4] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][5] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][5]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][5] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][6] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][6]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][6] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][7] 
       (.C(masterclk),
        .CE(\dma_addr[1][7]_i_1_n_0 ),
        .D(\dma_addr[1][7]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][7] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][8] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][8]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][8] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[1][9] 
       (.C(masterclk),
        .CE(\dma_addr[1][15]_i_1_n_0 ),
        .D(\dma_addr[1][9]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[1][9] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][0] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[0]),
        .Q(\dma_addr_reg_n_0_[2][0] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][10] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[2]),
        .Q(\dma_addr_reg_n_0_[2][10] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][11] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[3]),
        .Q(\dma_addr_reg_n_0_[2][11] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][12] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[4]),
        .Q(\dma_addr_reg_n_0_[2][12] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][13] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[5]),
        .Q(\dma_addr_reg_n_0_[2][13] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][14] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[6]),
        .Q(\dma_addr_reg_n_0_[2][14] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][15] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[7]),
        .Q(\dma_addr_reg_n_0_[2][15] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][1] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[1]),
        .Q(\dma_addr_reg_n_0_[2][1] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][2] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[2]),
        .Q(\dma_addr_reg_n_0_[2][2] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][3] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[3]),
        .Q(\dma_addr_reg_n_0_[2][3] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][4] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[4]),
        .Q(\dma_addr_reg_n_0_[2][4] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][5] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[5]),
        .Q(\dma_addr_reg_n_0_[2][5] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][6] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[6]),
        .Q(\dma_addr_reg_n_0_[2][6] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][7] 
       (.C(masterclk),
        .CE(\dma_addr[2][7]_i_1_n_0 ),
        .D(D[7]),
        .Q(\dma_addr_reg_n_0_[2][7] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][8] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[0]),
        .Q(\dma_addr_reg_n_0_[2][8] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[2][9] 
       (.C(masterclk),
        .CE(\dma_addr[2][15]_i_1_n_0 ),
        .D(D[1]),
        .Q(\dma_addr_reg_n_0_[2][9] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][0] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][0]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][0] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][10] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[2]),
        .Q(\dma_addr_reg_n_0_[3][10] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][11] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[3]),
        .Q(\dma_addr_reg_n_0_[3][11] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][12] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[4]),
        .Q(\dma_addr_reg_n_0_[3][12] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][13] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[5]),
        .Q(\dma_addr_reg_n_0_[3][13] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][14] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[6]),
        .Q(\dma_addr_reg_n_0_[3][14] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][15] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[7]),
        .Q(\dma_addr_reg_n_0_[3][15] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][1] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][1]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][1] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][2] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][2]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][2] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][3] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][3]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][3] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][4] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][4]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][4] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][5] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][5]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][5] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][6] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][6]_i_1_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][6] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][7] 
       (.C(masterclk),
        .CE(\dma_addr_reg[3][0]_1 ),
        .D(\dma_addr[3][7]_i_2_n_0 ),
        .Q(\dma_addr_reg_n_0_[3][7] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][8] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[0]),
        .Q(\dma_addr_reg_n_0_[3][8] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_addr_reg[3][9] 
       (.C(masterclk),
        .CE(\dma_addr[3][15]_i_1_n_0 ),
        .D(D[1]),
        .Q(\dma_addr_reg_n_0_[3][9] ),
        .R(\dma_addr_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFE200E2FF)) 
    \dma_cnt[0][0]_i_1 
       (.I0(\dma_addr_reg[3][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\state_reg[5]_0 ),
        .I4(\dma_cnt_reg_n_0_[0][0] ),
        .I5(first_last__0),
        .O(\dma_cnt[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \dma_cnt[0][10]_i_1 
       (.I0(\master_out[dmaster] [2]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][10] ),
        .I4(p_0_in[10]),
        .O(\dma_cnt[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \dma_cnt[0][11]_i_1 
       (.I0(\master_out[dmaster] [3]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][11] ),
        .I4(p_0_in[11]),
        .O(\dma_cnt[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    \dma_cnt[0][12]_i_1 
       (.I0(\dma_cnt_reg_n_0_[0][12] ),
        .I1(p_0_in[12]),
        .I2(\state_reg[5]_0 ),
        .I3(\master_out[dmaster] [4]),
        .I4(first_last__0),
        .O(\dma_cnt[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \dma_cnt[0][13]_i_2 
       (.I0(p_0_in[13]),
        .I1(\master_out[dmaster] [5]),
        .I2(\dma_cnt_reg_n_0_[0][13] ),
        .I3(\state_reg[5]_0 ),
        .I4(first_last__0),
        .O(\dma_cnt[0][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \dma_cnt[0][13]_i_3 
       (.I0(Q),
        .I1(cpuclk_d),
        .I2(\dma_addr[0][15]_i_3_n_0 ),
        .I3(drqn),
        .O(\htiming_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dma_cnt[0][13]_i_5 
       (.I0(\dma_addr_reg[3][15]_0 ),
        .I1(state[5]),
        .I2(state[4]),
        .I3(state[1]),
        .I4(\dma_cnt[0][13]_i_6_n_0 ),
        .I5(\dma_addr_reg[3][15]_1 ),
        .O(\state_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \dma_cnt[0][13]_i_6 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[6]),
        .O(\dma_cnt[0][13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    \dma_cnt[0][1]_i_1 
       (.I0(\master_out[dmaster] [1]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][1] ),
        .I4(p_0_in[1]),
        .O(\dma_cnt[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    \dma_cnt[0][2]_i_1 
       (.I0(\master_out[dmaster] [2]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][2] ),
        .I4(p_0_in[2]),
        .O(\dma_cnt[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    \dma_cnt[0][3]_i_1 
       (.I0(\master_out[dmaster] [3]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][3] ),
        .I4(p_0_in[3]),
        .O(\dma_cnt[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    \dma_cnt[0][4]_i_1 
       (.I0(\master_out[dmaster] [4]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][4] ),
        .I4(p_0_in[4]),
        .O(\dma_cnt[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \dma_cnt[0][5]_i_1 
       (.I0(p_0_in[5]),
        .I1(\master_out[dmaster] [5]),
        .I2(\dma_cnt_reg_n_0_[0][5] ),
        .I3(\state_reg[5]_0 ),
        .I4(first_last__0),
        .O(\dma_cnt[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    \dma_cnt[0][6]_i_1 
       (.I0(\master_out[dmaster] [6]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][6] ),
        .I4(p_0_in[6]),
        .O(\dma_cnt[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF2FE020)) 
    \dma_cnt[0][7]_i_1 
       (.I0(\master_out[dmaster] [7]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][7] ),
        .I4(p_0_in[7]),
        .O(\dma_cnt[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \dma_cnt[0][8]_i_1 
       (.I0(\master_out[dmaster] [0]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][8] ),
        .I4(p_0_in[8]),
        .O(\dma_cnt[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \dma_cnt[0][9]_i_1 
       (.I0(\master_out[dmaster] [1]),
        .I1(first_last__0),
        .I2(\state_reg[5]_0 ),
        .I3(\dma_cnt_reg_n_0_[0][9] ),
        .I4(p_0_in[9]),
        .O(\dma_cnt[0][9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dma_cnt[1][0]_i_3 
       (.I0(\state_reg[5]_0 ),
        .O(\dma_cnt[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][0]_i_4 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(first_last__0),
        .I4(r[3]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][0]_i_5 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(first_last__0),
        .I4(r[2]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][0]_i_6 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(first_last__0),
        .I4(r[1]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][0]_i_7 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(first_last__0),
        .I4(r[0]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFD500008A80FFFF)) 
    \dma_cnt[1][12]_i_2 
       (.I0(first_last__0),
        .I1(\m_obus_reg[dmaster][7]_0 [5]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[3][7]_0 [5]),
        .I4(\state_reg[5]_0 ),
        .I5(r[13]),
        .O(\dma_cnt[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8000000FFFF)) 
    \dma_cnt[1][12]_i_3 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\state_reg[1]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(first_last__0),
        .I4(r[12]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][4]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [7]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [7]),
        .I3(first_last__0),
        .I4(r[7]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][4]_i_3 
       (.I0(\m_obus_reg[dmaster][7]_0 [6]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [6]),
        .I3(first_last__0),
        .I4(r[6]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][4]_i_4 
       (.I0(\m_obus_reg[dmaster][7]_0 [5]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [5]),
        .I3(first_last__0),
        .I4(r[5]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800B80000FFFF)) 
    \dma_cnt[1][4]_i_5 
       (.I0(\m_obus_reg[dmaster][7]_0 [4]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [4]),
        .I3(first_last__0),
        .I4(r[4]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8000000FFFF)) 
    \dma_cnt[1][8]_i_2 
       (.I0(\m_obus_reg[dmaster][7]_0 [3]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [3]),
        .I3(first_last__0),
        .I4(r[11]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8000000FFFF)) 
    \dma_cnt[1][8]_i_3 
       (.I0(\m_obus_reg[dmaster][7]_0 [2]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [2]),
        .I3(first_last__0),
        .I4(r[10]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8000000FFFF)) 
    \dma_cnt[1][8]_i_4 
       (.I0(\m_obus_reg[dmaster][7]_0 [1]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [1]),
        .I3(first_last__0),
        .I4(r[9]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8000000FFFF)) 
    \dma_cnt[1][8]_i_5 
       (.I0(\m_obus_reg[dmaster][7]_0 [0]),
        .I1(\dma_addr_reg[0][15]_0 ),
        .I2(\dma_addr_reg[3][7]_0 [0]),
        .I3(first_last__0),
        .I4(r[8]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[1][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][0]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [3]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [3]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][0]_i_4 
       (.I0(\dma_cnt_reg[2]_6 [2]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [2]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][0]_i_5 
       (.I0(\dma_cnt_reg[2]_6 [1]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [1]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][0]_i_6 
       (.I0(\dma_cnt_reg[2]_6 [0]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [0]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFD500008A80FFFF)) 
    \dma_cnt[2][12]_i_2 
       (.I0(first_last__0),
        .I1(\m_obus_reg[dmaster][7]_0 [5]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[3][7]_0 [5]),
        .I4(\state_reg[5]_0 ),
        .I5(\dma_cnt_reg[2]_6 [13]),
        .O(\dma_cnt[2][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[2][12]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [12]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\state_reg[1]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [4]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][4]_i_2 
       (.I0(\dma_cnt_reg[2]_6 [7]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [7]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][4]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [6]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [6]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][4]_i_4 
       (.I0(\dma_cnt_reg[2]_6 [5]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [5]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[2][4]_i_5 
       (.I0(\dma_cnt_reg[2]_6 [4]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [4]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[2][8]_i_2 
       (.I0(\dma_cnt_reg[2]_6 [11]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [3]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[2][8]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [10]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [2]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[2][8]_i_4 
       (.I0(\dma_cnt_reg[2]_6 [9]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [1]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[2][8]_i_5 
       (.I0(\dma_cnt_reg[2]_6 [8]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [0]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[2][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][0]_i_4 
       (.I0(\dma_cnt_reg[3]_7 [3]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [3]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][0]_i_5 
       (.I0(\dma_cnt_reg[3]_7 [2]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [2]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][0]_i_6 
       (.I0(\dma_cnt_reg[3]_7 [1]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [1]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][0]_i_7 
       (.I0(\dma_cnt_reg[3]_7 [0]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [0]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDFD500008A80FFFF)) 
    \dma_cnt[3][12]_i_2 
       (.I0(first_last__0),
        .I1(\m_obus_reg[dmaster][7]_0 [5]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[3][7]_0 [5]),
        .I4(\state_reg[5]_0 ),
        .I5(\dma_cnt_reg[3]_7 [13]),
        .O(\dma_cnt[3][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[3][12]_i_3 
       (.I0(\dma_cnt_reg[3]_7 [12]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\state_reg[1]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [4]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][4]_i_2 
       (.I0(\dma_cnt_reg[3]_7 [7]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [7]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [7]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][4]_i_3 
       (.I0(\dma_cnt_reg[3]_7 [6]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [6]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [6]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][4]_i_4 
       (.I0(\dma_cnt_reg[3]_7 [5]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [5]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [5]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88855555555)) 
    \dma_cnt[3][4]_i_5 
       (.I0(\dma_cnt_reg[3]_7 [4]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [4]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [4]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[3][8]_i_2 
       (.I0(\dma_cnt_reg[3]_7 [11]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [3]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [3]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[3][8]_i_3 
       (.I0(\dma_cnt_reg[3]_7 [10]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [2]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [2]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[3][8]_i_4 
       (.I0(\dma_cnt_reg[3]_7 [9]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [1]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [1]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEE22255555555)) 
    \dma_cnt[3][8]_i_5 
       (.I0(\dma_cnt_reg[3]_7 [8]),
        .I1(first_last__0),
        .I2(\m_obus_reg[dmaster][7]_0 [0]),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_addr_reg[3][7]_0 [0]),
        .I5(\state_reg[5]_0 ),
        .O(\dma_cnt[3][8]_i_5_n_0 ));
  FDRE \dma_cnt_reg[0][0] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][0]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][0] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][10] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][10]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][10] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][11] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][11]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][11] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][12] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][12]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][12] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][13] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][13]_i_2_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][13] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][1] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][1]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][1] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][2] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][2]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][2] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][3] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][3]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][3] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][4] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][4]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][4] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][5] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][5]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][5] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][6] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][6]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][6] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][7] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][7]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][7] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][8] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][8]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][8] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[0][9] 
       (.C(masterclk),
        .CE(E),
        .D(\dma_cnt[0][9]_i_1_n_0 ),
        .Q(\dma_cnt_reg_n_0_[0][9] ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][0] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_7 ),
        .Q(r[0]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[1][0]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[1][0]_i_2_n_0 ,\dma_cnt_reg[1][0]_i_2_n_1 ,\dma_cnt_reg[1][0]_i_2_n_2 ,\dma_cnt_reg[1][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[1][0]_i_2_n_4 ,\dma_cnt_reg[1][0]_i_2_n_5 ,\dma_cnt_reg[1][0]_i_2_n_6 ,\dma_cnt_reg[1][0]_i_2_n_7 }),
        .S({\dma_cnt[1][0]_i_4_n_0 ,\dma_cnt[1][0]_i_5_n_0 ,\dma_cnt[1][0]_i_6_n_0 ,\dma_cnt[1][0]_i_7_n_0 }));
  FDRE \dma_cnt_reg[1][10] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_5 ),
        .Q(r[10]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][11] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_4 ),
        .Q(r[11]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][12] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][12]_i_1_n_7 ),
        .Q(r[12]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[1][12]_i_1 
       (.CI(\dma_cnt_reg[1][8]_i_1_n_0 ),
        .CO({\NLW_dma_cnt_reg[1][12]_i_1_CO_UNCONNECTED [3:1],\dma_cnt_reg[1][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\NLW_dma_cnt_reg[1][12]_i_1_O_UNCONNECTED [3:2],\dma_cnt_reg[1][12]_i_1_n_6 ,\dma_cnt_reg[1][12]_i_1_n_7 }),
        .S({1'b0,1'b0,\dma_cnt[1][12]_i_2_n_0 ,\dma_cnt[1][12]_i_3_n_0 }));
  FDRE \dma_cnt_reg[1][13] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][12]_i_1_n_6 ),
        .Q(r[13]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][1] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_6 ),
        .Q(r[1]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][2] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_5 ),
        .Q(r[2]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][3] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][0]_i_2_n_4 ),
        .Q(r[3]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][4] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_7 ),
        .Q(r[4]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[1][4]_i_1 
       (.CI(\dma_cnt_reg[1][0]_i_2_n_0 ),
        .CO({\dma_cnt_reg[1][4]_i_1_n_0 ,\dma_cnt_reg[1][4]_i_1_n_1 ,\dma_cnt_reg[1][4]_i_1_n_2 ,\dma_cnt_reg[1][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[1][4]_i_1_n_4 ,\dma_cnt_reg[1][4]_i_1_n_5 ,\dma_cnt_reg[1][4]_i_1_n_6 ,\dma_cnt_reg[1][4]_i_1_n_7 }),
        .S({\dma_cnt[1][4]_i_2_n_0 ,\dma_cnt[1][4]_i_3_n_0 ,\dma_cnt[1][4]_i_4_n_0 ,\dma_cnt[1][4]_i_5_n_0 }));
  FDRE \dma_cnt_reg[1][5] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_6 ),
        .Q(r[5]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][6] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_5 ),
        .Q(r[6]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][7] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][4]_i_1_n_4 ),
        .Q(r[7]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[1][8] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_7 ),
        .Q(r[8]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[1][8]_i_1 
       (.CI(\dma_cnt_reg[1][4]_i_1_n_0 ),
        .CO({\dma_cnt_reg[1][8]_i_1_n_0 ,\dma_cnt_reg[1][8]_i_1_n_1 ,\dma_cnt_reg[1][8]_i_1_n_2 ,\dma_cnt_reg[1][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[1][8]_i_1_n_4 ,\dma_cnt_reg[1][8]_i_1_n_5 ,\dma_cnt_reg[1][8]_i_1_n_6 ,\dma_cnt_reg[1][8]_i_1_n_7 }),
        .S({\dma_cnt[1][8]_i_2_n_0 ,\dma_cnt[1][8]_i_3_n_0 ,\dma_cnt[1][8]_i_4_n_0 ,\dma_cnt[1][8]_i_5_n_0 }));
  FDRE \dma_cnt_reg[1][9] 
       (.C(masterclk),
        .CE(dma_cnt),
        .D(\dma_cnt_reg[1][8]_i_1_n_6 ),
        .Q(r[9]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][0] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_7 ),
        .Q(\dma_cnt_reg[2]_6 [0]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[2][0]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[2][0]_i_2_n_0 ,\dma_cnt_reg[2][0]_i_2_n_1 ,\dma_cnt_reg[2][0]_i_2_n_2 ,\dma_cnt_reg[2][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[2][0]_i_2_n_4 ,\dma_cnt_reg[2][0]_i_2_n_5 ,\dma_cnt_reg[2][0]_i_2_n_6 ,\dma_cnt_reg[2][0]_i_2_n_7 }),
        .S({\dma_cnt[2][0]_i_3_n_0 ,\dma_cnt[2][0]_i_4_n_0 ,\dma_cnt[2][0]_i_5_n_0 ,\dma_cnt[2][0]_i_6_n_0 }));
  FDRE \dma_cnt_reg[2][10] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_5 ),
        .Q(\dma_cnt_reg[2]_6 [10]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][11] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_4 ),
        .Q(\dma_cnt_reg[2]_6 [11]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][12] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][12]_i_1_n_7 ),
        .Q(\dma_cnt_reg[2]_6 [12]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[2][12]_i_1 
       (.CI(\dma_cnt_reg[2][8]_i_1_n_0 ),
        .CO({\NLW_dma_cnt_reg[2][12]_i_1_CO_UNCONNECTED [3:1],\dma_cnt_reg[2][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\NLW_dma_cnt_reg[2][12]_i_1_O_UNCONNECTED [3:2],\dma_cnt_reg[2][12]_i_1_n_6 ,\dma_cnt_reg[2][12]_i_1_n_7 }),
        .S({1'b0,1'b0,\dma_cnt[2][12]_i_2_n_0 ,\dma_cnt[2][12]_i_3_n_0 }));
  FDRE \dma_cnt_reg[2][13] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][12]_i_1_n_6 ),
        .Q(\dma_cnt_reg[2]_6 [13]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][1] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_6 ),
        .Q(\dma_cnt_reg[2]_6 [1]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][2] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_5 ),
        .Q(\dma_cnt_reg[2]_6 [2]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][3] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][0]_i_2_n_4 ),
        .Q(\dma_cnt_reg[2]_6 [3]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][4] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_7 ),
        .Q(\dma_cnt_reg[2]_6 [4]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[2][4]_i_1 
       (.CI(\dma_cnt_reg[2][0]_i_2_n_0 ),
        .CO({\dma_cnt_reg[2][4]_i_1_n_0 ,\dma_cnt_reg[2][4]_i_1_n_1 ,\dma_cnt_reg[2][4]_i_1_n_2 ,\dma_cnt_reg[2][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[2][4]_i_1_n_4 ,\dma_cnt_reg[2][4]_i_1_n_5 ,\dma_cnt_reg[2][4]_i_1_n_6 ,\dma_cnt_reg[2][4]_i_1_n_7 }),
        .S({\dma_cnt[2][4]_i_2_n_0 ,\dma_cnt[2][4]_i_3_n_0 ,\dma_cnt[2][4]_i_4_n_0 ,\dma_cnt[2][4]_i_5_n_0 }));
  FDRE \dma_cnt_reg[2][5] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_6 ),
        .Q(\dma_cnt_reg[2]_6 [5]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][6] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_5 ),
        .Q(\dma_cnt_reg[2]_6 [6]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][7] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][4]_i_1_n_4 ),
        .Q(\dma_cnt_reg[2]_6 [7]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[2][8] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_7 ),
        .Q(\dma_cnt_reg[2]_6 [8]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[2][8]_i_1 
       (.CI(\dma_cnt_reg[2][4]_i_1_n_0 ),
        .CO({\dma_cnt_reg[2][8]_i_1_n_0 ,\dma_cnt_reg[2][8]_i_1_n_1 ,\dma_cnt_reg[2][8]_i_1_n_2 ,\dma_cnt_reg[2][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[2][8]_i_1_n_4 ,\dma_cnt_reg[2][8]_i_1_n_5 ,\dma_cnt_reg[2][8]_i_1_n_6 ,\dma_cnt_reg[2][8]_i_1_n_7 }),
        .S({\dma_cnt[2][8]_i_2_n_0 ,\dma_cnt[2][8]_i_3_n_0 ,\dma_cnt[2][8]_i_4_n_0 ,\dma_cnt[2][8]_i_5_n_0 }));
  FDRE \dma_cnt_reg[2][9] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[2][13]_0 ),
        .D(\dma_cnt_reg[2][8]_i_1_n_6 ),
        .Q(\dma_cnt_reg[2]_6 [9]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][0] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_7 ),
        .Q(\dma_cnt_reg[3]_7 [0]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[3][0]_i_2 
       (.CI(1'b0),
        .CO({\dma_cnt_reg[3][0]_i_2_n_0 ,\dma_cnt_reg[3][0]_i_2_n_1 ,\dma_cnt_reg[3][0]_i_2_n_2 ,\dma_cnt_reg[3][0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[3][0]_i_2_n_4 ,\dma_cnt_reg[3][0]_i_2_n_5 ,\dma_cnt_reg[3][0]_i_2_n_6 ,\dma_cnt_reg[3][0]_i_2_n_7 }),
        .S({\dma_cnt[3][0]_i_4_n_0 ,\dma_cnt[3][0]_i_5_n_0 ,\dma_cnt[3][0]_i_6_n_0 ,\dma_cnt[3][0]_i_7_n_0 }));
  FDRE \dma_cnt_reg[3][10] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_5 ),
        .Q(\dma_cnt_reg[3]_7 [10]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][11] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_4 ),
        .Q(\dma_cnt_reg[3]_7 [11]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][12] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][12]_i_1_n_7 ),
        .Q(\dma_cnt_reg[3]_7 [12]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[3][12]_i_1 
       (.CI(\dma_cnt_reg[3][8]_i_1_n_0 ),
        .CO({\NLW_dma_cnt_reg[3][12]_i_1_CO_UNCONNECTED [3:1],\dma_cnt_reg[3][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\NLW_dma_cnt_reg[3][12]_i_1_O_UNCONNECTED [3:2],\dma_cnt_reg[3][12]_i_1_n_6 ,\dma_cnt_reg[3][12]_i_1_n_7 }),
        .S({1'b0,1'b0,\dma_cnt[3][12]_i_2_n_0 ,\dma_cnt[3][12]_i_3_n_0 }));
  FDRE \dma_cnt_reg[3][13] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][12]_i_1_n_6 ),
        .Q(\dma_cnt_reg[3]_7 [13]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][1] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_6 ),
        .Q(\dma_cnt_reg[3]_7 [1]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][2] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_5 ),
        .Q(\dma_cnt_reg[3]_7 [2]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][3] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][0]_i_2_n_4 ),
        .Q(\dma_cnt_reg[3]_7 [3]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][4] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_7 ),
        .Q(\dma_cnt_reg[3]_7 [4]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[3][4]_i_1 
       (.CI(\dma_cnt_reg[3][0]_i_2_n_0 ),
        .CO({\dma_cnt_reg[3][4]_i_1_n_0 ,\dma_cnt_reg[3][4]_i_1_n_1 ,\dma_cnt_reg[3][4]_i_1_n_2 ,\dma_cnt_reg[3][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[3][4]_i_1_n_4 ,\dma_cnt_reg[3][4]_i_1_n_5 ,\dma_cnt_reg[3][4]_i_1_n_6 ,\dma_cnt_reg[3][4]_i_1_n_7 }),
        .S({\dma_cnt[3][4]_i_2_n_0 ,\dma_cnt[3][4]_i_3_n_0 ,\dma_cnt[3][4]_i_4_n_0 ,\dma_cnt[3][4]_i_5_n_0 }));
  FDRE \dma_cnt_reg[3][5] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_6 ),
        .Q(\dma_cnt_reg[3]_7 [5]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][6] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_5 ),
        .Q(\dma_cnt_reg[3]_7 [6]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][7] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][4]_i_1_n_4 ),
        .Q(\dma_cnt_reg[3]_7 [7]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_cnt_reg[3][8] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_7 ),
        .Q(\dma_cnt_reg[3]_7 [8]),
        .R(\dma_addr_reg[3][0]_0 ));
  CARRY4 \dma_cnt_reg[3][8]_i_1 
       (.CI(\dma_cnt_reg[3][4]_i_1_n_0 ),
        .CO({\dma_cnt_reg[3][8]_i_1_n_0 ,\dma_cnt_reg[3][8]_i_1_n_1 ,\dma_cnt_reg[3][8]_i_1_n_2 ,\dma_cnt_reg[3][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 ,\dma_cnt[1][0]_i_3_n_0 }),
        .O({\dma_cnt_reg[3][8]_i_1_n_4 ,\dma_cnt_reg[3][8]_i_1_n_5 ,\dma_cnt_reg[3][8]_i_1_n_6 ,\dma_cnt_reg[3][8]_i_1_n_7 }),
        .S({\dma_cnt[3][8]_i_2_n_0 ,\dma_cnt[3][8]_i_3_n_0 ,\dma_cnt[3][8]_i_4_n_0 ,\dma_cnt[3][8]_i_5_n_0 }));
  FDRE \dma_cnt_reg[3][9] 
       (.C(masterclk),
        .CE(\dma_cnt_reg[3][13]_0 ),
        .D(\dma_cnt_reg[3][8]_i_1_n_6 ),
        .Q(\dma_cnt_reg[3]_7 [9]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_mode_reg[0][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\dma_mode_reg[0][1]_0 ),
        .Q(\dma_mode_reg[0]_8 ),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \dma_mode_reg[1][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\dma_mode_reg[1][1]_1 ),
        .Q(r__0),
        .R(\dma_addr_reg[3][0]_0 ));
  LUT5 #(
    .INIT(32'h08000888)) 
    \dma_value[7]_i_1 
       (.I0(\dma_value[7]_i_2_n_0 ),
        .I1(\dma_value[7]_i_3_n_0 ),
        .I2(r__0),
        .I3(drqn),
        .I4(\dma_mode_reg[0]_8 ),
        .O(dma_value));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h88880888)) 
    \dma_value[7]_i_2 
       (.I0(\m_obus[addr][15]_i_3_n_0 ),
        .I1(\state[2]_i_2_n_0 ),
        .I2(state[2]),
        .I3(\state[6]_i_3_n_0 ),
        .I4(state[6]),
        .O(\dma_value[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \dma_value[7]_i_3 
       (.I0(state[5]),
        .I1(state[4]),
        .I2(state[3]),
        .I3(\dma_value[7]_i_4_n_0 ),
        .I4(rst_n),
        .I5(cpu_clk_rise),
        .O(\dma_value[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dma_value[7]_i_4 
       (.I0(state[6]),
        .I1(\state[6]_i_3_n_0 ),
        .O(\dma_value[7]_i_4_n_0 ));
  FDRE \dma_value_reg[0] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [0]),
        .Q(\dma_value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dma_value_reg[1] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [1]),
        .Q(\dma_value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dma_value_reg[2] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [2]),
        .Q(\dma_value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dma_value_reg[3] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [3]),
        .Q(\dma_value_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dma_value_reg[4] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [4]),
        .Q(\dma_value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dma_value_reg[5] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [5]),
        .Q(\dma_value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dma_value_reg[6] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [6]),
        .Q(\dma_value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dma_value_reg[7] 
       (.C(masterclk),
        .CE(dma_value),
        .D(\dma_value_reg[7]_0 [7]),
        .Q(\dma_value_reg_n_0_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    drqn_i_1
       (.I0(drqn_i_2_n_0),
        .O(next_drqn));
  LUT6 #(
    .INIT(64'h00000040FFFFFFBF)) 
    drqn_i_2
       (.I0(drqn_i_3_n_0),
        .I1(drqn_i_4_n_0),
        .I2(state[6]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(drqn),
        .O(drqn_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    drqn_i_3
       (.I0(state[2]),
        .I1(state[3]),
        .O(drqn_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    drqn_i_4
       (.I0(state[5]),
        .I1(state[4]),
        .O(drqn_i_4_n_0));
  FDRE drqn_reg
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(next_drqn),
        .Q(drqn),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE first_last_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(first_last_reg_1),
        .Q(first_last__0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\dma_cnt_reg_n_0_[0][8] ),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\dma_cnt_reg_n_0_[0][7] ),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\dma_cnt_reg_n_0_[0][6] ),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\dma_cnt_reg_n_0_[0][5] ),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\dma_cnt_reg_n_0_[0][12] ),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\dma_cnt_reg_n_0_[0][11] ),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\dma_cnt_reg_n_0_[0][10] ),
        .O(i__carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\dma_cnt_reg_n_0_[0][9] ),
        .O(i__carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\dma_cnt_reg_n_0_[0][13] ),
        .O(i__carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\dma_cnt_reg_n_0_[0][4] ),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\dma_cnt_reg_n_0_[0][3] ),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\dma_cnt_reg_n_0_[0][2] ),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(\dma_cnt_reg_n_0_[0][1] ),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][0]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][0] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][0] ),
        .O(\m_obus[addr][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][10]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][10] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][10] ),
        .O(\m_obus[addr][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][11]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][11] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][11] ),
        .O(\m_obus[addr][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][12]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][12] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][12] ),
        .O(\m_obus[addr][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][13]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][13] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][13] ),
        .O(\m_obus[addr][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][14]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][14] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][14] ),
        .O(\m_obus[addr][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \m_obus[addr][15]_i_1 
       (.I0(\m_obus[addr][15]_i_3_n_0 ),
        .I1(\m_obus[addr][15]_i_4_n_0 ),
        .I2(Q),
        .I3(cpuclk_d),
        .I4(rst_n),
        .I5(\state[2]_i_2_n_0 ),
        .O(\m_obus[addr][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][15]_i_2 
       (.I0(\dma_addr_reg_n_0_[0][15] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][15] ),
        .O(\m_obus[addr][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \m_obus[addr][15]_i_3 
       (.I0(\state_reg[0]_0 ),
        .I1(\state_reg[0]_1 ),
        .O(\m_obus[addr][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F000F000F000E0)) 
    \m_obus[addr][15]_i_4 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\state[6]_i_3_n_0 ),
        .I3(state[6]),
        .I4(state[4]),
        .I5(state[5]),
        .O(\m_obus[addr][15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][1]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][1] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][1] ),
        .O(\m_obus[addr][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][2]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][2] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][2] ),
        .O(\m_obus[addr][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][3]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][3] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][3] ),
        .O(\m_obus[addr][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][4]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][4] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][4] ),
        .O(\m_obus[addr][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][5]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][5] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][5] ),
        .O(\m_obus[addr][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][6]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][6] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][6] ),
        .O(\m_obus[addr][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][7]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][7] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][7] ),
        .O(\m_obus[addr][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][8]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][8] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][8] ),
        .O(\m_obus[addr][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[addr][9]_i_1 
       (.I0(\dma_addr_reg_n_0_[0][9] ),
        .I1(drqn_i_2_n_0),
        .I2(\dma_addr_reg_n_0_[1][9] ),
        .O(\m_obus[addr][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80888000)) 
    \m_obus[dmaster][7]_i_1 
       (.I0(\dma_value[7]_i_2_n_0 ),
        .I1(\dma_value[7]_i_3_n_0 ),
        .I2(r__0),
        .I3(drqn),
        .I4(\dma_mode_reg[0]_8 ),
        .O(\m_obus[dmaster][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \m_obus[rdn]_i_2 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\state[6]_i_2_n_0 ),
        .I3(\state[4]_i_1_n_0 ),
        .I4(state[2]),
        .I5(\state_reg[0]_1 ),
        .O(\state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \m_obus[rdn]_i_3 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\dma_value[7]_i_4_n_0 ),
        .I3(\m_obus[rdn]_i_6_n_0 ),
        .I4(\state[2]_i_2_n_0 ),
        .I5(\m_obus[addr][15]_i_3_n_0 ),
        .O(m_obus));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_obus[rdn]_i_4 
       (.I0(r__0),
        .I1(drqn),
        .I2(\dma_mode_reg[0]_8 ),
        .O(\dma_mode_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \m_obus[rdn]_i_5 
       (.I0(\state_reg[0]_0 ),
        .I1(\htiming_reg[1]_0 ),
        .I2(\state_reg[0]_1 ),
        .I3(rst_n),
        .O(rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \m_obus[rdn]_i_6 
       (.I0(state[4]),
        .I1(state[5]),
        .I2(\state[6]_i_3_n_0 ),
        .I3(state[6]),
        .O(\m_obus[rdn]_i_6_n_0 ));
  FDRE \m_obus_reg[addr][0] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][0]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [0]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][10] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][10]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [10]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][11] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][11]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [11]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][12] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][12]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [12]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][13] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][13]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [13]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][14] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][14]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [14]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][15] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][15]_i_2_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [15]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][1] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][1]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [1]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][2] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][2]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [2]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][3] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][3]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [3]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][4] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][4]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [4]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][5] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][5]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [5]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][6] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][6]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [6]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][7] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][7]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [7]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][8] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][8]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [8]),
        .R(1'b0));
  FDRE \m_obus_reg[addr][9] 
       (.C(masterclk),
        .CE(\m_obus[addr][15]_i_1_n_0 ),
        .D(\m_obus[addr][9]_i_1_n_0 ),
        .Q(\m_obus_reg[addr][15]_0 [9]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][0] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[0] ),
        .Q(\m_obus_reg[dmaster][7]_0 [0]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][1] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[1] ),
        .Q(\m_obus_reg[dmaster][7]_0 [1]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][2] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[2] ),
        .Q(\m_obus_reg[dmaster][7]_0 [2]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][3] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[3] ),
        .Q(\m_obus_reg[dmaster][7]_0 [3]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][4] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[4] ),
        .Q(\m_obus_reg[dmaster][7]_0 [4]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][5] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[5] ),
        .Q(\m_obus_reg[dmaster][7]_0 [5]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][6] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[6] ),
        .Q(\m_obus_reg[dmaster][7]_0 [6]),
        .R(1'b0));
  FDRE \m_obus_reg[dmaster][7] 
       (.C(masterclk),
        .CE(\m_obus[dmaster][7]_i_1_n_0 ),
        .D(\dma_value_reg_n_0_[7] ),
        .Q(\m_obus_reg[dmaster][7]_0 [7]),
        .R(1'b0));
  FDRE \m_obus_reg[rdn] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\m_obus_reg[rdn]_0 ),
        .Q(\dma_master_bus[rdn] ),
        .R(1'b0));
  FDRE \m_obus_reg[wrn] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\m_obus_reg[wrn]_0 ),
        .Q(\dma_master_bus[wrn] ),
        .R(1'b0));
  CARRY4 \p_0_out_inferred__10/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__10/i__carry_n_0 ,\p_0_out_inferred__10/i__carry_n_1 ,\p_0_out_inferred__10/i__carry_n_2 ,\p_0_out_inferred__10/i__carry_n_3 }),
        .CYINIT(\dma_addr_reg_n_0_[1][0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__10/i__carry_n_4 ,\p_0_out_inferred__10/i__carry_n_5 ,\p_0_out_inferred__10/i__carry_n_6 ,\p_0_out_inferred__10/i__carry_n_7 }),
        .S({\dma_addr_reg_n_0_[1][4] ,\dma_addr_reg_n_0_[1][3] ,\dma_addr_reg_n_0_[1][2] ,\dma_addr_reg_n_0_[1][1] }));
  CARRY4 \p_0_out_inferred__10/i__carry__0 
       (.CI(\p_0_out_inferred__10/i__carry_n_0 ),
        .CO({\p_0_out_inferred__10/i__carry__0_n_0 ,\p_0_out_inferred__10/i__carry__0_n_1 ,\p_0_out_inferred__10/i__carry__0_n_2 ,\p_0_out_inferred__10/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__10/i__carry__0_n_4 ,\p_0_out_inferred__10/i__carry__0_n_5 ,\p_0_out_inferred__10/i__carry__0_n_6 ,\p_0_out_inferred__10/i__carry__0_n_7 }),
        .S({\dma_addr_reg_n_0_[1][8] ,\dma_addr_reg_n_0_[1][7] ,\dma_addr_reg_n_0_[1][6] ,\dma_addr_reg_n_0_[1][5] }));
  CARRY4 \p_0_out_inferred__10/i__carry__1 
       (.CI(\p_0_out_inferred__10/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__10/i__carry__1_n_0 ,\p_0_out_inferred__10/i__carry__1_n_1 ,\p_0_out_inferred__10/i__carry__1_n_2 ,\p_0_out_inferred__10/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__10/i__carry__1_n_4 ,\p_0_out_inferred__10/i__carry__1_n_5 ,\p_0_out_inferred__10/i__carry__1_n_6 ,\p_0_out_inferred__10/i__carry__1_n_7 }),
        .S({\dma_addr_reg_n_0_[1][12] ,\dma_addr_reg_n_0_[1][11] ,\dma_addr_reg_n_0_[1][10] ,\dma_addr_reg_n_0_[1][9] }));
  CARRY4 \p_0_out_inferred__10/i__carry__2 
       (.CI(\p_0_out_inferred__10/i__carry__1_n_0 ),
        .CO({\NLW_p_0_out_inferred__10/i__carry__2_CO_UNCONNECTED [3:2],\p_0_out_inferred__10/i__carry__2_n_2 ,\p_0_out_inferred__10/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0_out_inferred__10/i__carry__2_O_UNCONNECTED [3],\p_0_out_inferred__10/i__carry__2_n_5 ,\p_0_out_inferred__10/i__carry__2_n_6 ,\p_0_out_inferred__10/i__carry__2_n_7 }),
        .S({1'b0,\dma_addr_reg_n_0_[1][15] ,\dma_addr_reg_n_0_[1][14] ,\dma_addr_reg_n_0_[1][13] }));
  CARRY4 \p_0_out_inferred__12/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__12/i__carry_n_0 ,\p_0_out_inferred__12/i__carry_n_1 ,\p_0_out_inferred__12/i__carry_n_2 ,\p_0_out_inferred__12/i__carry_n_3 }),
        .CYINIT(\dma_addr_reg_n_0_[3][0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__12/i__carry_n_4 ,\p_0_out_inferred__12/i__carry_n_5 ,\p_0_out_inferred__12/i__carry_n_6 ,\p_0_out_inferred__12/i__carry_n_7 }),
        .S({\dma_addr_reg_n_0_[3][4] ,\dma_addr_reg_n_0_[3][3] ,\dma_addr_reg_n_0_[3][2] ,\dma_addr_reg_n_0_[3][1] }));
  CARRY4 \p_0_out_inferred__12/i__carry__0 
       (.CI(\p_0_out_inferred__12/i__carry_n_0 ),
        .CO({\p_0_out_inferred__12/i__carry__0_n_0 ,\p_0_out_inferred__12/i__carry__0_n_1 ,\p_0_out_inferred__12/i__carry__0_n_2 ,\p_0_out_inferred__12/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__12/i__carry__0_n_4 ,\p_0_out_inferred__12/i__carry__0_n_5 ,\p_0_out_inferred__12/i__carry__0_n_6 ,\p_0_out_inferred__12/i__carry__0_n_7 }),
        .S({\dma_addr_reg_n_0_[3][8] ,\dma_addr_reg_n_0_[3][7] ,\dma_addr_reg_n_0_[3][6] ,\dma_addr_reg_n_0_[3][5] }));
  CARRY4 \p_0_out_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__3/i__carry_n_0 ,\p_0_out_inferred__3/i__carry_n_1 ,\p_0_out_inferred__3/i__carry_n_2 ,\p_0_out_inferred__3/i__carry_n_3 }),
        .CYINIT(\dma_cnt_reg_n_0_[0][0] ),
        .DI({\dma_cnt_reg_n_0_[0][4] ,\dma_cnt_reg_n_0_[0][3] ,\dma_cnt_reg_n_0_[0][2] ,\dma_cnt_reg_n_0_[0][1] }),
        .O(p_0_in[4:1]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__0 
       (.CI(\p_0_out_inferred__3/i__carry_n_0 ),
        .CO({\p_0_out_inferred__3/i__carry__0_n_0 ,\p_0_out_inferred__3/i__carry__0_n_1 ,\p_0_out_inferred__3/i__carry__0_n_2 ,\p_0_out_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt_reg_n_0_[0][8] ,\dma_cnt_reg_n_0_[0][7] ,\dma_cnt_reg_n_0_[0][6] ,\dma_cnt_reg_n_0_[0][5] }),
        .O(p_0_in[8:5]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__1 
       (.CI(\p_0_out_inferred__3/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__3/i__carry__1_n_0 ,\p_0_out_inferred__3/i__carry__1_n_1 ,\p_0_out_inferred__3/i__carry__1_n_2 ,\p_0_out_inferred__3/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dma_cnt_reg_n_0_[0][12] ,\dma_cnt_reg_n_0_[0][11] ,\dma_cnt_reg_n_0_[0][10] ,\dma_cnt_reg_n_0_[0][9] }),
        .O(p_0_in[12:9]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \p_0_out_inferred__3/i__carry__2 
       (.CI(\p_0_out_inferred__3/i__carry__1_n_0 ),
        .CO(\NLW_p_0_out_inferred__3/i__carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0_out_inferred__3/i__carry__2_O_UNCONNECTED [3:1],p_0_in[13]}),
        .S({1'b0,1'b0,1'b0,i__carry__2_i_1_n_0}));
  CARRY4 \p_0_out_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({\p_0_out_inferred__9/i__carry_n_0 ,\p_0_out_inferred__9/i__carry_n_1 ,\p_0_out_inferred__9/i__carry_n_2 ,\p_0_out_inferred__9/i__carry_n_3 }),
        .CYINIT(\dma_addr_reg_n_0_[0][0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__9/i__carry_n_4 ,\p_0_out_inferred__9/i__carry_n_5 ,\p_0_out_inferred__9/i__carry_n_6 ,\p_0_out_inferred__9/i__carry_n_7 }),
        .S({\dma_addr_reg_n_0_[0][4] ,\dma_addr_reg_n_0_[0][3] ,\dma_addr_reg_n_0_[0][2] ,\dma_addr_reg_n_0_[0][1] }));
  CARRY4 \p_0_out_inferred__9/i__carry__0 
       (.CI(\p_0_out_inferred__9/i__carry_n_0 ),
        .CO({\p_0_out_inferred__9/i__carry__0_n_0 ,\p_0_out_inferred__9/i__carry__0_n_1 ,\p_0_out_inferred__9/i__carry__0_n_2 ,\p_0_out_inferred__9/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__9/i__carry__0_n_4 ,\p_0_out_inferred__9/i__carry__0_n_5 ,\p_0_out_inferred__9/i__carry__0_n_6 ,\p_0_out_inferred__9/i__carry__0_n_7 }),
        .S({\dma_addr_reg_n_0_[0][8] ,\dma_addr_reg_n_0_[0][7] ,\dma_addr_reg_n_0_[0][6] ,\dma_addr_reg_n_0_[0][5] }));
  CARRY4 \p_0_out_inferred__9/i__carry__1 
       (.CI(\p_0_out_inferred__9/i__carry__0_n_0 ),
        .CO({\p_0_out_inferred__9/i__carry__1_n_0 ,\p_0_out_inferred__9/i__carry__1_n_1 ,\p_0_out_inferred__9/i__carry__1_n_2 ,\p_0_out_inferred__9/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\p_0_out_inferred__9/i__carry__1_n_4 ,\p_0_out_inferred__9/i__carry__1_n_5 ,\p_0_out_inferred__9/i__carry__1_n_6 ,\p_0_out_inferred__9/i__carry__1_n_7 }),
        .S({\dma_addr_reg_n_0_[0][12] ,\dma_addr_reg_n_0_[0][11] ,\dma_addr_reg_n_0_[0][10] ,\dma_addr_reg_n_0_[0][9] }));
  CARRY4 \p_0_out_inferred__9/i__carry__2 
       (.CI(\p_0_out_inferred__9/i__carry__1_n_0 ),
        .CO({\NLW_p_0_out_inferred__9/i__carry__2_CO_UNCONNECTED [3:2],\p_0_out_inferred__9/i__carry__2_n_2 ,\p_0_out_inferred__9/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_0_out_inferred__9/i__carry__2_O_UNCONNECTED [3],\p_0_out_inferred__9/i__carry__2_n_5 ,\p_0_out_inferred__9/i__carry__2_n_6 ,\p_0_out_inferred__9/i__carry__2_n_7 }),
        .S({1'b0,\dma_addr_reg_n_0_[0][15] ,\dma_addr_reg_n_0_[0][14] ,\dma_addr_reg_n_0_[0][13] }));
  FDRE rdn_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(\slave_shared_master_bus[rdn] ),
        .Q(rdn_d),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \s_obus[dslave][0]_i_1 
       (.I0(\s_obus[dslave][0]_i_2_n_0 ),
        .I1(\m_obus_reg[addr][15]_0 [3]),
        .I2(\dma_addr_reg[0][15]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [1]),
        .I4(\s_obus[dslave][0]_i_3_n_0 ),
        .O(s_obus[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][0]_i_10 
       (.I0(\dma_addr_reg_n_0_[2][8] ),
        .I1(\dma_addr_reg_n_0_[2][0] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][8] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][0] ),
        .O(\s_obus[dslave][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \s_obus[dslave][0]_i_2 
       (.I0(\dma_cnt_reg_n_0_[0][7] ),
        .I1(\dma_cnt_reg_n_0_[0][9] ),
        .I2(\dma_cnt_reg_n_0_[0][8] ),
        .I3(\s_obus[dslave][0]_i_4_n_0 ),
        .I4(\s_obus[dslave][0]_i_5_n_0 ),
        .I5(\s_obus[dslave][0]_i_6_n_0 ),
        .O(\s_obus[dslave][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][0]_i_3 
       (.I0(\s_obus[dslave][0]_i_7_n_0 ),
        .I1(\s_obus[dslave][0]_i_8_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][0]_i_9_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][0]_i_10_n_0 ),
        .O(\s_obus[dslave][0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \s_obus[dslave][0]_i_4 
       (.I0(\dma_cnt_reg_n_0_[0][13] ),
        .I1(\dma_cnt_reg_n_0_[0][11] ),
        .I2(\dma_cnt_reg_n_0_[0][12] ),
        .I3(\dma_cnt_reg_n_0_[0][10] ),
        .O(\s_obus[dslave][0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_obus[dslave][0]_i_5 
       (.I0(\dma_cnt_reg_n_0_[0][5] ),
        .I1(\dma_cnt_reg_n_0_[0][6] ),
        .I2(\dma_cnt_reg_n_0_[0][4] ),
        .O(\s_obus[dslave][0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][0]_i_6 
       (.I0(\dma_cnt_reg_n_0_[0][3] ),
        .I1(\dma_cnt_reg_n_0_[0][2] ),
        .I2(\dma_cnt_reg_n_0_[0][0] ),
        .I3(\dma_cnt_reg_n_0_[0][1] ),
        .O(\s_obus[dslave][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][0]_i_7 
       (.I0(\dma_cnt_reg[3]_7 [8]),
        .I1(\dma_cnt_reg[3]_7 [0]),
        .I2(\master_out[addr] [2]),
        .I3(r[8]),
        .I4(first_last__0),
        .I5(r[0]),
        .O(\s_obus[dslave][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][0]_i_8 
       (.I0(\dma_cnt_reg[2]_6 [8]),
        .I1(\dma_cnt_reg[2]_6 [0]),
        .I2(\master_out[addr] [2]),
        .I3(\dma_cnt_reg_n_0_[0][8] ),
        .I4(first_last__0),
        .I5(\dma_cnt_reg_n_0_[0][0] ),
        .O(\s_obus[dslave][0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][0]_i_9 
       (.I0(\dma_addr_reg_n_0_[3][8] ),
        .I1(\dma_addr_reg_n_0_[3][0] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][8] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][0] ),
        .O(\s_obus[dslave][0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \s_obus[dslave][1]_i_1 
       (.I0(\s_obus[dslave][1]_i_2_n_0 ),
        .I1(\m_obus_reg[addr][15]_0 [3]),
        .I2(\dma_addr_reg[0][15]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [1]),
        .I4(\s_obus[dslave][1]_i_3_n_0 ),
        .O(s_obus[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \s_obus[dslave][1]_i_2 
       (.I0(\s_obus[dslave][1]_i_4_n_0 ),
        .I1(\s_obus[dslave][1]_i_5_n_0 ),
        .I2(r[12]),
        .I3(r[8]),
        .I4(r[4]),
        .I5(r[3]),
        .O(\s_obus[dslave][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][1]_i_3 
       (.I0(\s_obus[dslave][1]_i_6_n_0 ),
        .I1(\s_obus[dslave][1]_i_7_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][1]_i_8_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][1]_i_9_n_0 ),
        .O(\s_obus[dslave][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_obus[dslave][1]_i_4 
       (.I0(r[1]),
        .I1(r[0]),
        .I2(r[7]),
        .I3(r[10]),
        .I4(r[2]),
        .I5(r[11]),
        .O(\s_obus[dslave][1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][1]_i_5 
       (.I0(r[6]),
        .I1(r[5]),
        .I2(r[13]),
        .I3(r[9]),
        .O(\s_obus[dslave][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][1]_i_6 
       (.I0(\dma_cnt_reg[3]_7 [9]),
        .I1(\dma_cnt_reg[3]_7 [1]),
        .I2(\master_out[addr] [2]),
        .I3(r[9]),
        .I4(first_last__0),
        .I5(r[1]),
        .O(\s_obus[dslave][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][1]_i_7 
       (.I0(\dma_cnt_reg[2]_6 [9]),
        .I1(\dma_cnt_reg[2]_6 [1]),
        .I2(\master_out[addr] [2]),
        .I3(\dma_cnt_reg_n_0_[0][9] ),
        .I4(first_last__0),
        .I5(\dma_cnt_reg_n_0_[0][1] ),
        .O(\s_obus[dslave][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][1]_i_8 
       (.I0(\dma_addr_reg_n_0_[3][9] ),
        .I1(\dma_addr_reg_n_0_[3][1] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][9] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][1] ),
        .O(\s_obus[dslave][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][1]_i_9 
       (.I0(\dma_addr_reg_n_0_[2][9] ),
        .I1(\dma_addr_reg_n_0_[2][1] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][9] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][1] ),
        .O(\s_obus[dslave][1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][2]_i_10 
       (.I0(\dma_cnt_reg[2]_6 [10]),
        .I1(\dma_cnt_reg[2]_6 [9]),
        .I2(\dma_cnt_reg[2]_6 [8]),
        .I3(\dma_cnt_reg[2]_6 [7]),
        .O(\s_obus[dslave][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][2]_i_2 
       (.I0(\s_obus[dslave][2]_i_4_n_0 ),
        .I1(\s_obus[dslave][2]_i_5_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][2]_i_6_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][2]_i_7_n_0 ),
        .O(\s_obus[dslave][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_obus[dslave][2]_i_3 
       (.I0(\s_obus[dslave][2]_i_8_n_0 ),
        .I1(\dma_cnt_reg[2]_6 [5]),
        .I2(\dma_cnt_reg[2]_6 [4]),
        .I3(\dma_cnt_reg[2]_6 [6]),
        .I4(\s_obus[dslave][2]_i_9_n_0 ),
        .I5(\s_obus[dslave][2]_i_10_n_0 ),
        .O(\s_obus[dslave][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][2]_i_4 
       (.I0(\dma_cnt_reg[3]_7 [10]),
        .I1(\dma_cnt_reg[3]_7 [2]),
        .I2(\master_out[addr] [2]),
        .I3(r[10]),
        .I4(first_last__0),
        .I5(r[2]),
        .O(\s_obus[dslave][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][2]_i_5 
       (.I0(\dma_cnt_reg[2]_6 [10]),
        .I1(\dma_cnt_reg[2]_6 [2]),
        .I2(\master_out[addr] [2]),
        .I3(\dma_cnt_reg_n_0_[0][10] ),
        .I4(first_last__0),
        .I5(\dma_cnt_reg_n_0_[0][2] ),
        .O(\s_obus[dslave][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][2]_i_6 
       (.I0(\dma_addr_reg_n_0_[3][10] ),
        .I1(\dma_addr_reg_n_0_[3][2] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][10] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][2] ),
        .O(\s_obus[dslave][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][2]_i_7 
       (.I0(\dma_addr_reg_n_0_[2][10] ),
        .I1(\dma_addr_reg_n_0_[2][2] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][10] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][2] ),
        .O(\s_obus[dslave][2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][2]_i_8 
       (.I0(\dma_cnt_reg[2]_6 [3]),
        .I1(\dma_cnt_reg[2]_6 [2]),
        .I2(\dma_cnt_reg[2]_6 [1]),
        .I3(\dma_cnt_reg[2]_6 [0]),
        .O(\s_obus[dslave][2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_obus[dslave][2]_i_9 
       (.I0(\dma_cnt_reg[2]_6 [12]),
        .I1(\dma_cnt_reg[2]_6 [13]),
        .I2(\dma_cnt_reg[2]_6 [11]),
        .O(\s_obus[dslave][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \s_obus[dslave][3]_i_1 
       (.I0(\htiming_reg[1]_2 ),
        .I1(rst_n),
        .I2(cpu_rd),
        .I3(\dma_addr_reg[0][15]_0 ),
        .I4(\dma_master_bus[rdn] ),
        .I5(\state_reg[5]_0 ),
        .O(rst_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][3]_i_10 
       (.I0(\dma_cnt_reg[3]_7 [3]),
        .I1(\dma_cnt_reg[3]_7 [2]),
        .I2(\dma_cnt_reg[3]_7 [1]),
        .I3(\dma_cnt_reg[3]_7 [0]),
        .O(\s_obus[dslave][3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_obus[dslave][3]_i_11 
       (.I0(\dma_cnt_reg[3]_7 [12]),
        .I1(\dma_cnt_reg[3]_7 [13]),
        .I2(\dma_cnt_reg[3]_7 [11]),
        .O(\s_obus[dslave][3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_obus[dslave][3]_i_12 
       (.I0(\dma_cnt_reg[3]_7 [8]),
        .I1(\dma_cnt_reg[3]_7 [7]),
        .I2(\dma_cnt_reg[3]_7 [10]),
        .I3(\dma_cnt_reg[3]_7 [9]),
        .O(\s_obus[dslave][3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0C08)) 
    \s_obus[dslave][3]_i_3 
       (.I0(\state_reg[5]_0 ),
        .I1(Q),
        .I2(cpuclk_d),
        .I3(\dma_addr[0][15]_i_3_n_0 ),
        .O(\htiming_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][3]_i_4 
       (.I0(\s_obus[dslave][3]_i_6_n_0 ),
        .I1(\s_obus[dslave][3]_i_7_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][3]_i_8_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][3]_i_9_n_0 ),
        .O(\s_obus[dslave][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_obus[dslave][3]_i_5 
       (.I0(\s_obus[dslave][3]_i_10_n_0 ),
        .I1(\dma_cnt_reg[3]_7 [5]),
        .I2(\dma_cnt_reg[3]_7 [4]),
        .I3(\dma_cnt_reg[3]_7 [6]),
        .I4(\s_obus[dslave][3]_i_11_n_0 ),
        .I5(\s_obus[dslave][3]_i_12_n_0 ),
        .O(\s_obus[dslave][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][3]_i_6 
       (.I0(\dma_cnt_reg[3]_7 [11]),
        .I1(\dma_cnt_reg[3]_7 [3]),
        .I2(\master_out[addr] [2]),
        .I3(r[11]),
        .I4(first_last__0),
        .I5(r[3]),
        .O(\s_obus[dslave][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][3]_i_7 
       (.I0(\dma_cnt_reg[2]_6 [11]),
        .I1(\dma_cnt_reg[2]_6 [3]),
        .I2(\master_out[addr] [2]),
        .I3(\dma_cnt_reg_n_0_[0][11] ),
        .I4(first_last__0),
        .I5(\dma_cnt_reg_n_0_[0][3] ),
        .O(\s_obus[dslave][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][3]_i_8 
       (.I0(\dma_addr_reg_n_0_[3][11] ),
        .I1(\dma_addr_reg_n_0_[3][3] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][11] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][3] ),
        .O(\s_obus[dslave][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][3]_i_9 
       (.I0(\dma_addr_reg_n_0_[2][11] ),
        .I1(\dma_addr_reg_n_0_[2][3] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][11] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][3] ),
        .O(\s_obus[dslave][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][4]_i_1 
       (.I0(\s_obus[dslave][4]_i_2_n_0 ),
        .I1(\s_obus[dslave][4]_i_3_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][4]_i_4_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][4]_i_5_n_0 ),
        .O(\s_obus[dslave][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][4]_i_2 
       (.I0(\dma_cnt_reg[3]_7 [12]),
        .I1(\dma_cnt_reg[3]_7 [4]),
        .I2(\master_out[addr] [2]),
        .I3(r[12]),
        .I4(first_last__0),
        .I5(r[4]),
        .O(\s_obus[dslave][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][4]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [12]),
        .I1(\dma_cnt_reg[2]_6 [4]),
        .I2(\master_out[addr] [2]),
        .I3(\dma_cnt_reg_n_0_[0][12] ),
        .I4(first_last__0),
        .I5(\dma_cnt_reg_n_0_[0][4] ),
        .O(\s_obus[dslave][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][4]_i_4 
       (.I0(\dma_addr_reg_n_0_[3][12] ),
        .I1(\dma_addr_reg_n_0_[3][4] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][12] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][4] ),
        .O(\s_obus[dslave][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][4]_i_5 
       (.I0(\dma_addr_reg_n_0_[2][12] ),
        .I1(\dma_addr_reg_n_0_[2][4] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][12] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][4] ),
        .O(\s_obus[dslave][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][5]_i_1 
       (.I0(\s_obus[dslave][5]_i_2_n_0 ),
        .I1(\s_obus[dslave][5]_i_3_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][5]_i_4_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][5]_i_5_n_0 ),
        .O(\s_obus[dslave][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][5]_i_2 
       (.I0(\dma_cnt_reg[3]_7 [13]),
        .I1(\dma_cnt_reg[3]_7 [5]),
        .I2(\master_out[addr] [2]),
        .I3(r[13]),
        .I4(first_last__0),
        .I5(r[5]),
        .O(\s_obus[dslave][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][5]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [13]),
        .I1(\dma_cnt_reg[2]_6 [5]),
        .I2(\master_out[addr] [2]),
        .I3(\dma_cnt_reg_n_0_[0][13] ),
        .I4(first_last__0),
        .I5(\dma_cnt_reg_n_0_[0][5] ),
        .O(\s_obus[dslave][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][5]_i_4 
       (.I0(\dma_addr_reg_n_0_[3][13] ),
        .I1(\dma_addr_reg_n_0_[3][5] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][13] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][5] ),
        .O(\s_obus[dslave][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][5]_i_5 
       (.I0(\dma_addr_reg_n_0_[2][13] ),
        .I1(\dma_addr_reg_n_0_[2][5] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][13] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][5] ),
        .O(\s_obus[dslave][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][6]_i_1 
       (.I0(\s_obus[dslave][6]_i_2_n_0 ),
        .I1(\s_obus[dslave][6]_i_3_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][6]_i_4_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][6]_i_5_n_0 ),
        .O(\s_obus[dslave][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABF8A80)) 
    \s_obus[dslave][6]_i_2 
       (.I0(\dma_cnt_reg[3]_7 [6]),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [0]),
        .I4(r[6]),
        .I5(first_last__0),
        .O(\s_obus[dslave][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABF8A80)) 
    \s_obus[dslave][6]_i_3 
       (.I0(\dma_cnt_reg[2]_6 [6]),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [0]),
        .I4(\dma_cnt_reg_n_0_[0][6] ),
        .I5(first_last__0),
        .O(\s_obus[dslave][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][6]_i_4 
       (.I0(\dma_addr_reg_n_0_[3][14] ),
        .I1(\dma_addr_reg_n_0_[3][6] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][14] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][6] ),
        .O(\s_obus[dslave][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][6]_i_5 
       (.I0(\dma_addr_reg_n_0_[2][14] ),
        .I1(\dma_addr_reg_n_0_[2][6] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][14] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][6] ),
        .O(\s_obus[dslave][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][7]_i_2 
       (.I0(\s_obus[dslave][7]_i_3_n_0 ),
        .I1(\s_obus[dslave][7]_i_4_n_0 ),
        .I2(\master_out[addr] [0]),
        .I3(\s_obus[dslave][7]_i_5_n_0 ),
        .I4(\master_out[addr] [1]),
        .I5(\s_obus[dslave][7]_i_6_n_0 ),
        .O(\s_obus[dslave][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABF8A80)) 
    \s_obus[dslave][7]_i_3 
       (.I0(\dma_cnt_reg[3]_7 [7]),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [0]),
        .I4(r[7]),
        .I5(first_last__0),
        .O(\s_obus[dslave][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABF8A80)) 
    \s_obus[dslave][7]_i_4 
       (.I0(\dma_cnt_reg[2]_6 [7]),
        .I1(\m_obus_reg[addr][15]_0 [2]),
        .I2(\state_reg[1]_0 ),
        .I3(\dma_addr_reg[2][7]_0 [0]),
        .I4(\dma_cnt_reg_n_0_[0][7] ),
        .I5(first_last__0),
        .O(\s_obus[dslave][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][7]_i_5 
       (.I0(\dma_addr_reg_n_0_[3][15] ),
        .I1(\dma_addr_reg_n_0_[3][7] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[1][15] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[1][7] ),
        .O(\s_obus[dslave][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s_obus[dslave][7]_i_6 
       (.I0(\dma_addr_reg_n_0_[2][15] ),
        .I1(\dma_addr_reg_n_0_[2][7] ),
        .I2(\master_out[addr] [2]),
        .I3(\dma_addr_reg_n_0_[0][15] ),
        .I4(first_last__0),
        .I5(\dma_addr_reg_n_0_[0][7] ),
        .O(\s_obus[dslave][7]_i_6_n_0 ));
  FDRE \s_obus_reg[dslave][0] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(s_obus[0]),
        .Q(\dma_slave_bus[dslave] [0]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][1] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(s_obus[1]),
        .Q(\dma_slave_bus[dslave] [1]),
        .R(1'b0));
  FDRE \s_obus_reg[dslave][2] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(s_obus[2]),
        .Q(\dma_slave_bus[dslave] [2]),
        .R(1'b0));
  MUXF7 \s_obus_reg[dslave][2]_i_1 
       (.I0(\s_obus[dslave][2]_i_2_n_0 ),
        .I1(\s_obus[dslave][2]_i_3_n_0 ),
        .O(s_obus[2]),
        .S(\master_out[addr] [3]));
  FDRE \s_obus_reg[dslave][3] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(s_obus[3]),
        .Q(\dma_slave_bus[dslave] [3]),
        .R(1'b0));
  MUXF7 \s_obus_reg[dslave][3]_i_2 
       (.I0(\s_obus[dslave][3]_i_4_n_0 ),
        .I1(\s_obus[dslave][3]_i_5_n_0 ),
        .O(s_obus[3]),
        .S(\master_out[addr] [3]));
  FDRE \s_obus_reg[dslave][4] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(\s_obus[dslave][4]_i_1_n_0 ),
        .Q(\dma_slave_bus[dslave] [4]),
        .R(\s_obus_reg[dslave][7]_0 ));
  FDRE \s_obus_reg[dslave][5] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(\s_obus[dslave][5]_i_1_n_0 ),
        .Q(\dma_slave_bus[dslave] [5]),
        .R(\s_obus_reg[dslave][7]_0 ));
  FDRE \s_obus_reg[dslave][6] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(\s_obus[dslave][6]_i_1_n_0 ),
        .Q(\dma_slave_bus[dslave] [6]),
        .R(\s_obus_reg[dslave][7]_0 ));
  FDRE \s_obus_reg[dslave][7] 
       (.C(masterclk),
        .CE(rst_n_0),
        .D(\s_obus[dslave][7]_i_2_n_0 ),
        .Q(\dma_slave_bus[dslave] [7]),
        .R(\s_obus_reg[dslave][7]_0 ));
  LUT5 #(
    .INIT(32'hF2FF0200)) 
    \state[0]_i_1 
       (.I0(state[0]),
        .I1(\state[1]_i_2_n_0 ),
        .I2(state[6]),
        .I3(\state[6]_i_3_n_0 ),
        .I4(\state[0]_i_2_n_0 ),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hF444FFFFFFFFFFFF)) 
    \state[0]_i_2 
       (.I0(drqn_i_2_n_0),
        .I1(\s_obus[dslave][1]_i_2_n_0 ),
        .I2(\s_obus[dslave][0]_i_2_n_0 ),
        .I3(drqn),
        .I4(\dma_addr[0][15]_i_3_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000F00080)) 
    \state[1]_i_1 
       (.I0(state[0]),
        .I1(\state[1]_i_2_n_0 ),
        .I2(\state[6]_i_3_n_0 ),
        .I3(state[6]),
        .I4(state[1]),
        .I5(\state_reg[1]_0 ),
        .O(\state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h4700)) 
    \state[1]_i_2 
       (.I0(\s_obus[dslave][1]_i_2_n_0 ),
        .I1(drqn),
        .I2(\s_obus[dslave][0]_i_2_n_0 ),
        .I3(\state_reg[1]_1 ),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hA2AAAAAA)) 
    \state[2]_i_2 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[6]),
        .I3(state[1]),
        .I4(\state_reg[1]_0 ),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[3]_i_1 
       (.I0(state[2]),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[6]),
        .O(\state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \state[4]_i_1 
       (.I0(state[3]),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[6]),
        .O(\state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00004440)) 
    \state[5]_i_1 
       (.I0(state[6]),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[5]),
        .I3(state[4]),
        .I4(cpu_wait),
        .O(\state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \state[6]_i_2 
       (.I0(state[6]),
        .I1(\state[6]_i_3_n_0 ),
        .I2(state[5]),
        .I3(state[4]),
        .I4(cpu_wait),
        .O(\state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \state[6]_i_3 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[4]),
        .I5(state[5]),
        .O(\state[6]_i_3_n_0 ));
  FDSE \state_reg[0] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state_reg[0]_1 ),
        .Q(state[0]),
        .S(\dma_addr_reg[3][0]_0 ));
  FDRE \state_reg[1] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state_reg[0]_0 ),
        .Q(state[1]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \state_reg[2] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \state_reg[3] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[3]_i_1_n_0 ),
        .Q(state[3]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \state_reg[4] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[4]_i_1_n_0 ),
        .Q(state[4]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \state_reg[5] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[5]_i_1_n_0 ),
        .Q(state[5]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE \state_reg[6] 
       (.C(masterclk),
        .CE(cpu_clk_rise),
        .D(\state[6]_i_2_n_0 ),
        .Q(state[6]),
        .R(\dma_addr_reg[3][0]_0 ));
  FDRE wrn_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(\slave_shared_master_bus[wrn] ),
        .Q(wrn_d),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7c_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7c_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7c_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7c_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "8192" *) 
  (* C_READ_DEPTH_B = "8192" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "8192" *) 
  (* C_WRITE_DEPTH_B = "8192" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7d_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7d_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7d_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7d_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "8192" *) 
  (* C_READ_DEPTH_B = "8192" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "8192" *) 
  (* C_WRITE_DEPTH_B = "8192" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7e_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7e_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7e_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7e_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "8192" *) 
  (* C_READ_DEPTH_B = "8192" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "8192" *) 
  (* C_WRITE_DEPTH_B = "8192" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "obj_7f_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "obj_7f_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "obj_7f_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "obj_7f_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "8192" *) 
  (* C_READ_DEPTH_B = "8192" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "8192" *) 
  (* C_WRITE_DEPTH_B = "8192" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "palette_2e_banked_prom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "palette_2e_banked_prom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.105199 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "palette_2e_banked_prom.mem" *) 
  (* C_INIT_FILE_NAME = "palette_2e_banked_prom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "palette_2f_banked_prom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "palette_2f_banked_prom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.105199 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "palette_2f_banked_prom.mem" *) 
  (* C_INIT_FILE_NAME = "palette_2f_banked_prom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "paletter" *) 
module dkong_dkong_system_wrapper_0_0_paletter
   (cmpblk2_d,
    flip_ena_reg,
    flip_ena_reg_0,
    r_sig,
    g_sig,
    b_sig,
    masterclk,
    Q,
    addra,
    SR,
    cmpblk2_d_reg_0,
    cmpblk2,
    rst_n,
    prom_2e_i_9,
    prom_2e_i_9_0);
  output cmpblk2_d;
  output flip_ena_reg;
  output flip_ena_reg_0;
  output [2:0]r_sig;
  output [2:0]g_sig;
  output [1:0]b_sig;
  input masterclk;
  input [1:0]Q;
  input [7:0]addra;
  input [0:0]SR;
  input cmpblk2_d_reg_0;
  input cmpblk2;
  input rst_n;
  input prom_2e_i_9;
  input [2:0]prom_2e_i_9_0;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [7:0]addra;
  wire [1:0]b_sig;
  wire cmpblk2;
  wire cmpblk2_d;
  wire cmpblk2_d_reg_0;
  wire flip_ena_reg;
  wire flip_ena_reg_0;
  wire [2:0]g_sig;
  wire masterclk;
  wire [7:0]palette_out;
  wire prom_2e_i_9;
  wire [2:0]prom_2e_i_9_0;
  wire [2:0]r_sig;
  wire \r_sig[2]_i_1_n_0 ;
  wire rst_n;

  FDRE \b_sig_reg[0] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[0]),
        .Q(b_sig[0]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \b_sig_reg[1] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[1]),
        .Q(b_sig[1]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDSE cmpblk2_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(cmpblk2_d_reg_0),
        .Q(cmpblk2_d),
        .S(SR));
  FDRE \g_sig_reg[0] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[2]),
        .Q(g_sig[0]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \g_sig_reg[1] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[3]),
        .Q(g_sig[1]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \g_sig_reg[2] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[4]),
        .Q(g_sig[2]),
        .R(\r_sig[2]_i_1_n_0 ));
  (* CHECK_LICENSE_TYPE = "palette_2e_banked_prom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_palette_2e_banked_prom prom_2e
       (.addra({Q,addra}),
        .clka(masterclk),
        .douta(palette_out[3:0]),
        .ena(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    prom_2e_i_11
       (.I0(prom_2e_i_9),
        .I1(prom_2e_i_9_0[2]),
        .O(flip_ena_reg));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    prom_2e_i_12
       (.I0(prom_2e_i_9),
        .I1(prom_2e_i_9_0[1]),
        .O(flip_ena_reg_0));
  (* CHECK_LICENSE_TYPE = "palette_2f_banked_prom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_palette_2f_banked_prom prom_2f
       (.addra({Q,addra}),
        .clka(masterclk),
        .douta(palette_out[7:4]),
        .ena(1'b1));
  LUT3 #(
    .INIT(8'h8F)) 
    \r_sig[2]_i_1 
       (.I0(cmpblk2_d),
        .I1(cmpblk2),
        .I2(rst_n),
        .O(\r_sig[2]_i_1_n_0 ));
  FDRE \r_sig_reg[0] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[5]),
        .Q(r_sig[0]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \r_sig_reg[1] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[6]),
        .Q(r_sig[1]),
        .R(\r_sig[2]_i_1_n_0 ));
  FDRE \r_sig_reg[2] 
       (.C(masterclk),
        .CE(prom_2e_i_9_0[0]),
        .D(palette_out[7]),
        .Q(r_sig[2]),
        .R(\r_sig[2]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "program_rom_wrapper_banked" *) 
module dkong_dkong_system_wrapper_0_0_program_rom_wrapper_banked
   (douta,
    masterclk,
    debug_enables,
    Q,
    addra);
  output [7:0]douta;
  input masterclk;
  input [0:0]debug_enables;
  input [1:0]Q;
  input [14:0]addra;

  wire [1:0]Q;
  wire [14:0]addra;
  wire [0:0]debug_enables;
  wire [7:0]douta;
  wire masterclk;

  (* CHECK_LICENSE_TYPE = "cpu_program_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_cpu_program_banked_rom inst
       (.addra({Q,addra}),
        .clka(masterclk),
        .douta(douta),
        .ena(debug_enables));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram
   (outreg0_out,
    masterclk,
    mem_reg_0,
    outreg,
    ADDRBWRADDR,
    \master_out[dmaster] ,
    WEA);
  output [7:0]outreg0_out;
  input masterclk;
  input mem_reg_0;
  input outreg;
  input [11:0]ADDRBWRADDR;
  input [7:0]\master_out[dmaster] ;
  input [0:0]WEA;

  wire [11:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg_0;
  wire outreg;
  wire [7:0]outreg0_out;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/inst/cpu_ram/ram_imp/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg
       (.ADDRARDADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(masterclk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\master_out[dmaster] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[31:8],outreg0_out}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(outreg),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized0
   (mem_reg_0,
    addra,
    \htiming_reg[9] ,
    masterclk,
    mem_reg_1,
    \master_out[dmaster] ,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    A,
    mem_reg_9);
  output [7:0]mem_reg_0;
  output [7:0]addra;
  output \htiming_reg[9] ;
  input masterclk;
  input mem_reg_1;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg_2;
  input mem_reg_3;
  input [5:0]mem_reg_4;
  input mem_reg_5;
  input [6:0]mem_reg_6;
  input [2:0]mem_reg_7;
  input mem_reg_8;
  input [2:0]A;
  input [4:0]mem_reg_9;

  wire [2:0]A;
  wire [6:5]addr;
  wire [7:0]addra;
  wire \htiming_reg[9] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire [7:0]mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire mem_reg_3;
  wire [5:0]mem_reg_4;
  wire mem_reg_5;
  wire [6:0]mem_reg_6;
  wire [2:0]mem_reg_7;
  wire mem_reg_8;
  wire [4:0]mem_reg_9;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "tile/tileram/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    mem_reg
       (.ADDRARDADDR({addra[7:5],addr,addra[4:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\master_out[dmaster] }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],mem_reg_0}),
        .DOBDO(NLW_mem_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_reg_2,mem_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    mem_reg_i_2__1
       (.I0(mem_reg_3),
        .I1(mem_reg_9[1]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_7[2]),
        .I4(mem_reg_8),
        .I5(A[2]),
        .O(addr[6]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    mem_reg_i_3__0
       (.I0(mem_reg_3),
        .I1(mem_reg_9[0]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_7[1]),
        .I4(mem_reg_8),
        .I5(A[1]),
        .O(addr[5]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_1
       (.I0(mem_reg_3),
        .I1(mem_reg_9[4]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[6]),
        .O(addra[7]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_2
       (.I0(mem_reg_3),
        .I1(mem_reg_9[3]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[5]),
        .O(addra[6]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_3
       (.I0(mem_reg_3),
        .I1(mem_reg_9[2]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[4]),
        .O(addra[5]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    prom_2n_i_4
       (.I0(mem_reg_3),
        .I1(mem_reg_4[4]),
        .I2(\htiming_reg[9] ),
        .I3(mem_reg_7[0]),
        .I4(mem_reg_8),
        .I5(A[0]),
        .O(addra[4]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_5
       (.I0(mem_reg_3),
        .I1(mem_reg_4[3]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[3]),
        .O(addra[3]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_6
       (.I0(mem_reg_3),
        .I1(mem_reg_4[2]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[2]),
        .O(addra[2]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_7
       (.I0(mem_reg_3),
        .I1(mem_reg_4[1]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[1]),
        .O(addra[1]));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    prom_2n_i_8
       (.I0(mem_reg_3),
        .I1(mem_reg_4[0]),
        .I2(mem_reg_4[5]),
        .I3(mem_reg_5),
        .I4(mem_reg_6[0]),
        .O(addra[0]));
  LUT2 #(
    .INIT(4'h1)) 
    prom_2n_i_9
       (.I0(mem_reg_4[5]),
        .I1(mem_reg_5),
        .O(\htiming_reg[9] ));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized0_2
   (D,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    masterclk,
    ADDRARDADDR,
    \master_out[dmaster] ,
    mem_reg_8,
    addra,
    \di_reg_reg[0] ,
    douta,
    \di_reg_reg[0]_0 ,
    outreg0_out);
  output [7:0]D;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input masterclk;
  input [9:0]ADDRARDADDR;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg_8;
  input [7:0]addra;
  input \di_reg_reg[0] ;
  input [7:0]douta;
  input \di_reg_reg[0]_0 ;
  input [7:0]outreg0_out;

  wire [9:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]addra;
  wire \di_reg_reg[0] ;
  wire \di_reg_reg[0]_0 ;
  wire [7:0]douta;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [0:0]mem_reg_8;
  wire [7:0]outreg0_out;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[0]_INST_0_i_1 
       (.I0(D[0]),
        .I1(addra[0]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[0]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[0]),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[1]_INST_0_i_1 
       (.I0(D[1]),
        .I1(addra[1]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[1]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[1]),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[2]_INST_0_i_1 
       (.I0(D[2]),
        .I1(addra[2]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[2]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[2]),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[3]_INST_0_i_1 
       (.I0(D[3]),
        .I1(addra[3]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[3]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[3]),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[4]_INST_0_i_1 
       (.I0(D[4]),
        .I1(addra[4]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[4]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[4]),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[5]_INST_0_i_1 
       (.I0(D[5]),
        .I1(addra[5]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[5]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[5]),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \debug_dslave[6]_INST_0_i_1 
       (.I0(D[6]),
        .I1(addra[6]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[6]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[6]),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \debug_dslave[7]_INST_0_i_2 
       (.I0(D[7]),
        .I1(addra[7]),
        .I2(\di_reg_reg[0] ),
        .I3(douta[7]),
        .I4(\di_reg_reg[0]_0 ),
        .I5(outreg0_out[7]),
        .O(mem_reg_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "sprite/objram/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    mem_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\master_out[dmaster] }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO(NLW_mem_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_reg_8,mem_reg_8}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized1
   (outreg,
    DI,
    D,
    \outreg_reg[6]_0 ,
    S,
    stop_sprite_output_reg,
    scratch_wr,
    scratch_din_reg,
    \vtiming_fc_reg[3] ,
    Q,
    \sprite_vpos_reg[3] ,
    \linebuf_addr_reg[1] ,
    \linebuf_addr_reg[7] ,
    \linebuf_addr_reg[7]_0 ,
    \linebuf_addr_reg[5] ,
    \linebuf_addr_reg[4] ,
    \sprite_vpos_reg[7] ,
    stop_sprite_output_reg_0,
    E,
    rst_n,
    do_scratch_write,
    scratch_wr_d_reg,
    scratch_wr_d_reg_0,
    masterclk,
    \outreg_reg[7]_0 );
  output [7:0]outreg;
  output [0:0]DI;
  output [7:0]D;
  output [2:0]\outreg_reg[6]_0 ;
  output [3:0]S;
  output stop_sprite_output_reg;
  output scratch_wr;
  output [0:0]scratch_din_reg;
  output [3:0]\vtiming_fc_reg[3] ;
  input [7:0]Q;
  input \sprite_vpos_reg[3] ;
  input \linebuf_addr_reg[1] ;
  input [7:0]\linebuf_addr_reg[7] ;
  input \linebuf_addr_reg[7]_0 ;
  input \linebuf_addr_reg[5] ;
  input \linebuf_addr_reg[4] ;
  input [7:0]\sprite_vpos_reg[7] ;
  input stop_sprite_output_reg_0;
  input [0:0]E;
  input rst_n;
  input do_scratch_write;
  input [2:0]scratch_wr_d_reg;
  input [7:0]scratch_wr_d_reg_0;
  input masterclk;
  input [7:0]\outreg_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire do_scratch_write;
  wire \linebuf_addr[1]_i_2_n_0 ;
  wire \linebuf_addr[2]_i_2_n_0 ;
  wire \linebuf_addr[5]_i_2_n_0 ;
  wire \linebuf_addr[6]_i_2_n_0 ;
  wire \linebuf_addr[7]_i_3_n_0 ;
  wire \linebuf_addr_reg[1] ;
  wire \linebuf_addr_reg[4] ;
  wire \linebuf_addr_reg[5] ;
  wire [7:0]\linebuf_addr_reg[7] ;
  wire \linebuf_addr_reg[7]_0 ;
  wire masterclk;
  wire mem_reg_0_63_0_0_i_2_n_0;
  wire mem_reg_0_63_0_0_i_3__0_n_0;
  wire mem_reg_0_63_0_0_i_4__0_n_0;
  wire mem_reg_0_63_0_0_i_5__0_n_0;
  wire mem_reg_0_63_0_0_i_6__0_n_0;
  wire mem_reg_0_63_0_0_i_7_n_0;
  wire mem_reg_0_63_0_0_i_8_n_0;
  wire mem_reg_0_63_8_8_i_2_n_0;
  wire [7:0]outreg;
  wire [8:0]outreg0;
  wire [2:0]\outreg_reg[6]_0 ;
  wire [7:0]\outreg_reg[7]_0 ;
  wire rst_n;
  wire [0:0]scratch_din_reg;
  wire [8:8]scratch_dout;
  wire scratch_wr;
  wire [2:0]scratch_wr_d_reg;
  wire [7:0]scratch_wr_d_reg_0;
  wire \sprite_vpos_reg[3] ;
  wire [7:0]\sprite_vpos_reg[7] ;
  wire stop_sprite_output_reg;
  wire stop_sprite_output_reg_0;
  wire [3:0]\vtiming_fc_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \linebuf_addr[0]_i_1 
       (.I0(outreg[0]),
        .I1(\linebuf_addr_reg[1] ),
        .I2(\linebuf_addr_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \linebuf_addr[1]_i_1 
       (.I0(\linebuf_addr[1]_i_2_n_0 ),
        .I1(\linebuf_addr_reg[1] ),
        .I2(\linebuf_addr_reg[7] [0]),
        .I3(\linebuf_addr_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \linebuf_addr[1]_i_2 
       (.I0(outreg[1]),
        .I1(Q[1]),
        .I2(\sprite_vpos_reg[3] ),
        .I3(Q[0]),
        .O(\linebuf_addr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \linebuf_addr[2]_i_1 
       (.I0(\linebuf_addr[2]_i_2_n_0 ),
        .I1(\linebuf_addr_reg[1] ),
        .I2(\linebuf_addr_reg[7] [2]),
        .I3(\linebuf_addr_reg[7] [1]),
        .I4(\linebuf_addr_reg[7] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    \linebuf_addr[2]_i_2 
       (.I0(Q[0]),
        .I1(\sprite_vpos_reg[3] ),
        .I2(Q[1]),
        .I3(outreg[1]),
        .I4(outreg[2]),
        .O(\linebuf_addr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \linebuf_addr[3]_i_1 
       (.I0(DI),
        .I1(\linebuf_addr_reg[1] ),
        .I2(\linebuf_addr_reg[7] [3]),
        .I3(\linebuf_addr_reg[7] [0]),
        .I4(\linebuf_addr_reg[7] [1]),
        .I5(\linebuf_addr_reg[7] [2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \linebuf_addr[4]_i_1 
       (.I0(outreg[4]),
        .I1(\linebuf_addr[5]_i_2_n_0 ),
        .I2(\linebuf_addr_reg[1] ),
        .I3(\linebuf_addr_reg[7] [4]),
        .I4(\linebuf_addr_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h9A009AFF9AFF9A00)) 
    \linebuf_addr[5]_i_1 
       (.I0(outreg[5]),
        .I1(outreg[4]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(\linebuf_addr_reg[1] ),
        .I4(\linebuf_addr_reg[7] [5]),
        .I5(\linebuf_addr_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    \linebuf_addr[5]_i_2 
       (.I0(outreg[3]),
        .I1(outreg[1]),
        .I2(Q[1]),
        .I3(\sprite_vpos_reg[3] ),
        .I4(Q[0]),
        .I5(outreg[2]),
        .O(\linebuf_addr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \linebuf_addr[6]_i_1 
       (.I0(\linebuf_addr[6]_i_2_n_0 ),
        .I1(\linebuf_addr_reg[1] ),
        .I2(\linebuf_addr_reg[7] [6]),
        .I3(\linebuf_addr_reg[7]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \linebuf_addr[6]_i_2 
       (.I0(outreg[6]),
        .I1(outreg[5]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(outreg[4]),
        .O(\linebuf_addr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \linebuf_addr[7]_i_2 
       (.I0(\linebuf_addr[7]_i_3_n_0 ),
        .I1(\linebuf_addr_reg[1] ),
        .I2(\linebuf_addr_reg[7] [7]),
        .I3(\linebuf_addr_reg[7]_0 ),
        .I4(\linebuf_addr_reg[7] [6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \linebuf_addr[7]_i_3 
       (.I0(outreg[7]),
        .I1(outreg[6]),
        .I2(outreg[4]),
        .I3(\linebuf_addr[5]_i_2_n_0 ),
        .I4(outreg[5]),
        .O(\linebuf_addr[7]_i_3_n_0 ));
  RAM64X1S mem_reg_0_63_0_0
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [0]),
        .O(outreg0[0]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    mem_reg_0_63_0_0_i_1
       (.I0(Q[7]),
        .I1(do_scratch_write),
        .I2(scratch_wr_d_reg[0]),
        .I3(mem_reg_0_63_0_0_i_8_n_0),
        .I4(scratch_wr_d_reg_0[6]),
        .I5(scratch_wr_d_reg_0[7]),
        .O(scratch_wr));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_2
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[0]),
        .O(mem_reg_0_63_0_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_3__0
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[1]),
        .O(mem_reg_0_63_0_0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_4__0
       (.I0(Q[2]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[2]),
        .O(mem_reg_0_63_0_0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_5__0
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[3]),
        .O(mem_reg_0_63_0_0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_6__0
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[4]),
        .O(mem_reg_0_63_0_0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_7
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(scratch_wr_d_reg_0[5]),
        .O(mem_reg_0_63_0_0_i_7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_63_0_0_i_8
       (.I0(scratch_wr_d_reg[2]),
        .I1(scratch_wr_d_reg[1]),
        .O(mem_reg_0_63_0_0_i_8_n_0));
  RAM64X1S mem_reg_0_63_1_1
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [1]),
        .O(outreg0[1]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_2_2
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [2]),
        .O(outreg0[2]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_3_3
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [3]),
        .O(outreg0[3]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_4_4
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [4]),
        .O(outreg0[4]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_5_5
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [5]),
        .O(outreg0[5]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_6_6
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [6]),
        .O(outreg0[6]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_7_7
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(\outreg_reg[7]_0 [7]),
        .O(outreg0[7]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  RAM64X1S mem_reg_0_63_8_8
       (.A0(mem_reg_0_63_0_0_i_2_n_0),
        .A1(mem_reg_0_63_0_0_i_3__0_n_0),
        .A2(mem_reg_0_63_0_0_i_4__0_n_0),
        .A3(mem_reg_0_63_0_0_i_5__0_n_0),
        .A4(mem_reg_0_63_0_0_i_6__0_n_0),
        .A5(mem_reg_0_63_0_0_i_7_n_0),
        .D(scratch_din_reg),
        .O(outreg0[8]),
        .WCLK(masterclk),
        .WE(scratch_wr));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_0_63_8_8_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(mem_reg_0_63_8_8_i_2_n_0),
        .O(scratch_din_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    mem_reg_0_63_8_8_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(scratch_wr_d_reg_0[6]),
        .I5(scratch_wr_d_reg_0[7]),
        .O(mem_reg_0_63_8_8_i_2_n_0));
  FDRE \outreg_reg[0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[0]),
        .Q(outreg[0]),
        .R(1'b0));
  FDRE \outreg_reg[1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[1]),
        .Q(outreg[1]),
        .R(1'b0));
  FDRE \outreg_reg[2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[2]),
        .Q(outreg[2]),
        .R(1'b0));
  FDRE \outreg_reg[3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[3]),
        .Q(outreg[3]),
        .R(1'b0));
  FDRE \outreg_reg[4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[4]),
        .Q(outreg[4]),
        .R(1'b0));
  FDRE \outreg_reg[5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[5]),
        .Q(outreg[5]),
        .R(1'b0));
  FDRE \outreg_reg[6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[6]),
        .Q(outreg[6]),
        .R(1'b0));
  FDRE \outreg_reg[7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[7]),
        .Q(outreg[7]),
        .R(1'b0));
  FDRE \outreg_reg[8] 
       (.C(masterclk),
        .CE(1'b1),
        .D(outreg0[8]),
        .Q(scratch_dout),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    sprite_vpos0_carry__0_i_1
       (.I0(outreg[6]),
        .I1(outreg[5]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(outreg[4]),
        .O(\outreg_reg[6]_0 [2]));
  LUT3 #(
    .INIT(8'h9A)) 
    sprite_vpos0_carry__0_i_2
       (.I0(outreg[5]),
        .I1(outreg[4]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .O(\outreg_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sprite_vpos0_carry__0_i_3
       (.I0(outreg[4]),
        .I1(\linebuf_addr[5]_i_2_n_0 ),
        .O(\outreg_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h55555565AAAAAA9A)) 
    sprite_vpos0_carry__0_i_4
       (.I0(\sprite_vpos_reg[7] [7]),
        .I1(outreg[5]),
        .I2(\linebuf_addr[5]_i_2_n_0 ),
        .I3(outreg[4]),
        .I4(outreg[6]),
        .I5(outreg[7]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    sprite_vpos0_carry__0_i_5
       (.I0(outreg[4]),
        .I1(\linebuf_addr[5]_i_2_n_0 ),
        .I2(outreg[5]),
        .I3(outreg[6]),
        .I4(\sprite_vpos_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    sprite_vpos0_carry__0_i_6
       (.I0(\linebuf_addr[5]_i_2_n_0 ),
        .I1(outreg[4]),
        .I2(outreg[5]),
        .I3(\sprite_vpos_reg[7] [5]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h96)) 
    sprite_vpos0_carry__0_i_7
       (.I0(\linebuf_addr[5]_i_2_n_0 ),
        .I1(outreg[4]),
        .I2(\sprite_vpos_reg[7] [4]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h5555595555555555)) 
    sprite_vpos0_carry_i_1
       (.I0(outreg[3]),
        .I1(outreg[1]),
        .I2(Q[1]),
        .I3(\sprite_vpos_reg[3] ),
        .I4(Q[0]),
        .I5(outreg[2]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    sprite_vpos0_carry_i_2
       (.I0(DI),
        .I1(\sprite_vpos_reg[7] [3]),
        .O(\vtiming_fc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h55555955AAAAA6AA)) 
    sprite_vpos0_carry_i_3
       (.I0(outreg[2]),
        .I1(outreg[1]),
        .I2(Q[1]),
        .I3(\sprite_vpos_reg[3] ),
        .I4(Q[0]),
        .I5(\sprite_vpos_reg[7] [2]),
        .O(\vtiming_fc_reg[3] [2]));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    sprite_vpos0_carry_i_4
       (.I0(Q[0]),
        .I1(\sprite_vpos_reg[3] ),
        .I2(Q[1]),
        .I3(outreg[1]),
        .I4(\sprite_vpos_reg[7] [1]),
        .O(\vtiming_fc_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sprite_vpos0_carry_i_5
       (.I0(outreg[0]),
        .I1(\sprite_vpos_reg[7] [0]),
        .O(\vtiming_fc_reg[3] [0]));
  LUT5 #(
    .INIT(32'hEA000000)) 
    stop_sprite_output_i_1
       (.I0(stop_sprite_output_reg_0),
        .I1(scratch_dout),
        .I2(E),
        .I3(rst_n),
        .I4(Q[7]),
        .O(stop_sprite_output_reg));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized2
   (D,
    E,
    masterclk,
    linebuf_hblkn,
    Q,
    sprite_hflip_buf,
    mem_reg_0,
    mem_reg_1,
    linebuf_flip,
    mem_reg_2,
    \objrom_buf_reg[0]_4 ,
    \objrom_buf_reg[1]_5 );
  output [5:0]D;
  output [0:0]E;
  input masterclk;
  input linebuf_hblkn;
  input [3:0]Q;
  input sprite_hflip_buf;
  input [3:0]mem_reg_0;
  input [2:0]mem_reg_1;
  input linebuf_flip;
  input [7:0]mem_reg_2;
  input [15:0]\objrom_buf_reg[0]_4 ;
  input [15:0]\objrom_buf_reg[1]_5 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]linebuf_addr_f;
  wire [5:2]linebuf_din;
  wire linebuf_flip;
  wire linebuf_hblkn;
  wire masterclk;
  wire [3:0]mem_reg_0;
  wire [2:0]mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_13_n_0;
  wire mem_reg_i_14_n_0;
  wire mem_reg_i_16_n_0;
  wire mem_reg_i_17_n_0;
  wire mem_reg_i_18_n_0;
  wire mem_reg_i_19_n_0;
  wire mem_reg_i_20_n_0;
  wire mem_reg_i_21_n_0;
  wire mem_reg_i_22_n_0;
  wire mem_reg_i_23_n_0;
  wire mem_reg_i_24_n_0;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_29_n_0;
  wire [15:0]\objrom_buf_reg[0]_4 ;
  wire [15:0]\objrom_buf_reg[1]_5 ;
  wire sprite_hflip_buf;
  wire [15:6]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1536" *) 
  (* RTL_RAM_NAME = "inst/inst/vid/sprite/linebuffer/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,linebuf_addr_f,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(masterclk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_din,mem_reg_i_13_n_0,mem_reg_i_14_n_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:6],D}),
        .DOBDO(NLW_mem_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0000F1E0)) 
    mem_reg_i_10__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[2]),
        .I3(D[4]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[4]));
  LUT5 #(
    .INIT(32'h0000F1E0)) 
    mem_reg_i_11__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[1]),
        .I3(D[3]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[3]));
  LUT5 #(
    .INIT(32'h0000F1E0)) 
    mem_reg_i_12__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[0]),
        .I3(D[2]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[2]));
  LUT4 #(
    .INIT(16'h5504)) 
    mem_reg_i_13
       (.I0(linebuf_hblkn),
        .I1(D[1]),
        .I2(mem_reg_i_16_n_0),
        .I3(mem_reg_i_17_n_0),
        .O(mem_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h4544)) 
    mem_reg_i_14
       (.I0(linebuf_hblkn),
        .I1(mem_reg_i_16_n_0),
        .I2(mem_reg_i_17_n_0),
        .I3(D[0]),
        .O(mem_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'h40004040)) 
    mem_reg_i_15
       (.I0(mem_reg_1[2]),
        .I1(mem_reg_1[1]),
        .I2(mem_reg_1[0]),
        .I3(Q[0]),
        .I4(linebuf_hblkn),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_16
       (.I0(mem_reg_i_18_n_0),
        .I1(mem_reg_i_19_n_0),
        .I2(mem_reg_i_20_n_0),
        .I3(mem_reg_i_21_n_0),
        .I4(mem_reg_i_22_n_0),
        .I5(mem_reg_i_23_n_0),
        .O(mem_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_17
       (.I0(mem_reg_i_24_n_0),
        .I1(mem_reg_i_25_n_0),
        .I2(mem_reg_i_20_n_0),
        .I3(mem_reg_i_26_n_0),
        .I4(mem_reg_i_22_n_0),
        .I5(mem_reg_i_27_n_0),
        .O(mem_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_18
       (.I0(\objrom_buf_reg[0]_4 [8]),
        .I1(\objrom_buf_reg[0]_4 [9]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_4 [10]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_4 [11]),
        .O(mem_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_19
       (.I0(\objrom_buf_reg[0]_4 [12]),
        .I1(\objrom_buf_reg[0]_4 [13]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_4 [14]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_4 [15]),
        .O(mem_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_1__1
       (.I0(linebuf_flip),
        .I1(mem_reg_2[7]),
        .O(linebuf_addr_f[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_20
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_21
       (.I0(\objrom_buf_reg[0]_4 [0]),
        .I1(\objrom_buf_reg[0]_4 [1]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_4 [2]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_4 [3]),
        .O(mem_reg_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_22
       (.I0(Q[2]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_23
       (.I0(\objrom_buf_reg[0]_4 [4]),
        .I1(\objrom_buf_reg[0]_4 [5]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[0]_4 [6]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[0]_4 [7]),
        .O(mem_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_24
       (.I0(\objrom_buf_reg[1]_5 [8]),
        .I1(\objrom_buf_reg[1]_5 [9]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_5 [10]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_5 [11]),
        .O(mem_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_25
       (.I0(\objrom_buf_reg[1]_5 [12]),
        .I1(\objrom_buf_reg[1]_5 [13]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_5 [14]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_5 [15]),
        .O(mem_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_26
       (.I0(\objrom_buf_reg[1]_5 [0]),
        .I1(\objrom_buf_reg[1]_5 [1]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_5 [2]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_5 [3]),
        .O(mem_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_27
       (.I0(\objrom_buf_reg[1]_5 [4]),
        .I1(\objrom_buf_reg[1]_5 [5]),
        .I2(mem_reg_i_28_n_0),
        .I3(\objrom_buf_reg[1]_5 [6]),
        .I4(mem_reg_i_29_n_0),
        .I5(\objrom_buf_reg[1]_5 [7]),
        .O(mem_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_28
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_29
       (.I0(Q[0]),
        .I1(sprite_hflip_buf),
        .O(mem_reg_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_2__2
       (.I0(linebuf_flip),
        .I1(mem_reg_2[6]),
        .O(linebuf_addr_f[6]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_3__1
       (.I0(linebuf_flip),
        .I1(mem_reg_2[5]),
        .O(linebuf_addr_f[5]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_4__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[4]),
        .O(linebuf_addr_f[4]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_5__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[3]),
        .O(linebuf_addr_f[3]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_6__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[2]),
        .O(linebuf_addr_f[2]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_7__0
       (.I0(linebuf_flip),
        .I1(mem_reg_2[1]),
        .O(linebuf_addr_f[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(mem_reg_2[0]),
        .I1(linebuf_flip),
        .O(linebuf_addr_f[0]));
  LUT5 #(
    .INIT(32'h0000F1E0)) 
    mem_reg_i_9__0
       (.I0(mem_reg_i_16_n_0),
        .I1(mem_reg_i_17_n_0),
        .I2(mem_reg_0[3]),
        .I3(D[5]),
        .I4(linebuf_hblkn),
        .O(linebuf_din[5]));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module dkong_dkong_system_wrapper_0_0_ram__parameterized3
   (Q,
    soundclk,
    dmem_data_o,
    dmem_we,
    dmem_addr);
  output [7:0]Q;
  input soundclk;
  input [7:0]dmem_data_o;
  input dmem_we;
  input [5:0]dmem_addr;

  wire [7:0]Q;
  wire [5:0]dmem_addr;
  wire [7:0]dmem_data_o;
  wire dmem_we;
  wire [7:0]outreg0__0;
  wire soundclk;

  RAM64X1S mem_reg_0_63_0_0
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[0]),
        .O(outreg0__0[0]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_1_1
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[1]),
        .O(outreg0__0[1]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_2_2
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[2]),
        .O(outreg0__0[2]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_3_3
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[3]),
        .O(outreg0__0[3]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_4_4
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[4]),
        .O(outreg0__0[4]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_5_5
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[5]),
        .O(outreg0__0[5]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_6_6
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[6]),
        .O(outreg0__0[6]),
        .WCLK(soundclk),
        .WE(dmem_we));
  RAM64X1S mem_reg_0_63_7_7
       (.A0(dmem_addr[0]),
        .A1(dmem_addr[1]),
        .A2(dmem_addr[2]),
        .A3(dmem_addr[3]),
        .A4(dmem_addr[4]),
        .A5(dmem_addr[5]),
        .D(dmem_data_o[7]),
        .O(outreg0__0[7]),
        .WCLK(soundclk),
        .WE(dmem_we));
  FDRE \outreg_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \outreg_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \outreg_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \outreg_reg[3] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \outreg_reg[4] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \outreg_reg[5] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \outreg_reg[6] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \outreg_reg[7] 
       (.C(soundclk),
        .CE(1'b1),
        .D(outreg0__0[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "sou_3f_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "sou_3f_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_sou_3f_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "sou_3f_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "sou_3f_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "sou_3h_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "sou_3h_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_sou_3h_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "sou_3h_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "sou_3h_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "spritegen" *) 
module dkong_dkong_system_wrapper_0_0_spritegen
   (E,
    \htiming_reg[9] ,
    do_scratch_write,
    \htiming_reg[1] ,
    \phi_reg[0] ,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    do_scratch_write0,
    do_scratch_write_clk,
    \tile_col_reg[3] ,
    \linebuf_dout_buf_reg[1]_0 ,
    masterclk,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    ADDRARDADDR,
    \master_out[dmaster] ,
    mem_reg_7,
    SR,
    do_scratch_write_reg_0,
    rst_n,
    \vtiming_fc_reg[3]_0 ,
    mem_reg_8,
    addra,
    \di_reg_reg[0] ,
    douta,
    \di_reg_reg[0]_0 ,
    outreg0_out,
    \vtiming_fc_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram );
  output [0:0]E;
  output [0:0]\htiming_reg[9] ;
  output do_scratch_write;
  output \htiming_reg[1] ;
  output \phi_reg[0] ;
  output mem_reg;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output do_scratch_write0;
  output do_scratch_write_clk;
  output [3:0]\tile_col_reg[3] ;
  output [1:0]\linebuf_dout_buf_reg[1]_0 ;
  input masterclk;
  input [9:0]Q;
  input [1:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [9:0]ADDRARDADDR;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg_7;
  input [0:0]SR;
  input do_scratch_write_reg_0;
  input rst_n;
  input \vtiming_fc_reg[3]_0 ;
  input [2:0]mem_reg_8;
  input [10:0]addra;
  input \di_reg_reg[0] ;
  input [7:0]douta;
  input \di_reg_reg[0]_0 ;
  input [7:0]outreg0_out;
  input [7:0]\vtiming_fc_reg[7]_0 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;

  wire [9:0]ADDRARDADDR;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [10:0]addra;
  wire \di_reg_reg[0] ;
  wire \di_reg_reg[0]_0 ;
  wire do_scratch_write;
  wire do_scratch_write0;
  wire do_scratch_write2__0_carry__0_i_1_n_0;
  wire do_scratch_write2__0_carry__0_i_2_n_0;
  wire do_scratch_write2__0_carry__0_i_3_n_0;
  wire do_scratch_write2__0_carry__0_i_4_n_0;
  wire do_scratch_write2__0_carry__0_i_5_n_0;
  wire do_scratch_write2__0_carry__0_i_6_n_0;
  wire do_scratch_write2__0_carry__0_i_7_n_0;
  wire do_scratch_write2__0_carry__0_n_1;
  wire do_scratch_write2__0_carry__0_n_2;
  wire do_scratch_write2__0_carry__0_n_3;
  wire do_scratch_write2__0_carry_i_1_n_0;
  wire do_scratch_write2__0_carry_i_2_n_0;
  wire do_scratch_write2__0_carry_i_3_n_0;
  wire do_scratch_write2__0_carry_i_4_n_0;
  wire do_scratch_write2__0_carry_i_5_n_0;
  wire do_scratch_write2__0_carry_i_6_n_0;
  wire do_scratch_write2__0_carry_n_0;
  wire do_scratch_write2__0_carry_n_1;
  wire do_scratch_write2__0_carry_n_2;
  wire do_scratch_write2__0_carry_n_3;
  wire do_scratch_write_clk;
  wire do_scratch_write_reg_0;
  wire [7:0]douta;
  wire \htiming_reg[1] ;
  wire [0:0]\htiming_reg[9] ;
  wire \linebuf_addr[4]_i_2_n_0 ;
  wire \linebuf_addr[5]_i_3_n_0 ;
  wire \linebuf_addr[7]_i_1_n_0 ;
  wire \linebuf_addr[7]_i_4_n_0 ;
  wire \linebuf_addr[7]_i_5_n_0 ;
  wire \linebuf_addr_reg_n_0_[0] ;
  wire \linebuf_addr_reg_n_0_[1] ;
  wire \linebuf_addr_reg_n_0_[2] ;
  wire \linebuf_addr_reg_n_0_[3] ;
  wire \linebuf_addr_reg_n_0_[4] ;
  wire \linebuf_addr_reg_n_0_[5] ;
  wire \linebuf_addr_reg_n_0_[6] ;
  wire \linebuf_addr_reg_n_0_[7] ;
  wire [5:0]linebuf_dout;
  wire \linebuf_dout_buf[5]_i_1_n_0 ;
  wire [1:0]\linebuf_dout_buf_reg[1]_0 ;
  wire linebuf_flip;
  wire linebuf_flip0;
  wire linebuf_hblkn;
  wire [5:2]linebuf_newdata;
  wire linebuf_wr;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire [0:0]mem_reg_7;
  wire [2:0]mem_reg_8;
  wire [1:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire [7:0]\obj_bus[dslave] ;
  wire [3:0]obj_col;
  wire [3:0]obj_scanline;
  wire [7:0]objram_buf;
  wire \objrom_buf[0][0]_i_1_n_0 ;
  wire \objrom_buf[0][10]_i_1_n_0 ;
  wire \objrom_buf[0][11]_i_1_n_0 ;
  wire \objrom_buf[0][11]_i_2_n_0 ;
  wire \objrom_buf[0][12]_i_1_n_0 ;
  wire \objrom_buf[0][12]_i_2_n_0 ;
  wire \objrom_buf[0][13]_i_1_n_0 ;
  wire \objrom_buf[0][13]_i_2_n_0 ;
  wire \objrom_buf[0][14]_i_1_n_0 ;
  wire \objrom_buf[0][14]_i_2_n_0 ;
  wire \objrom_buf[0][15]_i_1_n_0 ;
  wire \objrom_buf[0][15]_i_2_n_0 ;
  wire \objrom_buf[0][15]_i_3_n_0 ;
  wire \objrom_buf[0][15]_i_4_n_0 ;
  wire \objrom_buf[0][1]_i_1_n_0 ;
  wire \objrom_buf[0][2]_i_1_n_0 ;
  wire \objrom_buf[0][3]_i_1_n_0 ;
  wire \objrom_buf[0][3]_i_2_n_0 ;
  wire \objrom_buf[0][4]_i_1_n_0 ;
  wire \objrom_buf[0][5]_i_1_n_0 ;
  wire \objrom_buf[0][6]_i_1_n_0 ;
  wire \objrom_buf[0][7]_i_1_n_0 ;
  wire \objrom_buf[0][7]_i_2_n_0 ;
  wire \objrom_buf[0][8]_i_1_n_0 ;
  wire \objrom_buf[0][9]_i_1_n_0 ;
  wire \objrom_buf[1][0]_i_1_n_0 ;
  wire \objrom_buf[1][10]_i_1_n_0 ;
  wire \objrom_buf[1][11]_i_1_n_0 ;
  wire \objrom_buf[1][12]_i_1_n_0 ;
  wire \objrom_buf[1][13]_i_1_n_0 ;
  wire \objrom_buf[1][14]_i_1_n_0 ;
  wire \objrom_buf[1][15]_i_1_n_0 ;
  wire \objrom_buf[1][1]_i_1_n_0 ;
  wire \objrom_buf[1][2]_i_1_n_0 ;
  wire \objrom_buf[1][3]_i_1_n_0 ;
  wire \objrom_buf[1][4]_i_1_n_0 ;
  wire \objrom_buf[1][5]_i_1_n_0 ;
  wire \objrom_buf[1][6]_i_1_n_0 ;
  wire \objrom_buf[1][7]_i_1_n_0 ;
  wire \objrom_buf[1][8]_i_1_n_0 ;
  wire \objrom_buf[1][9]_i_1_n_0 ;
  wire [15:0]\objrom_buf_reg[0]_4 ;
  wire [15:0]\objrom_buf_reg[1]_5 ;
  wire [15:0]\objrom_out[0]_2 ;
  wire [15:0]\objrom_out[1]_3 ;
  wire [7:0]outreg0_out;
  wire [7:0]p_0_in;
  wire p_2_in;
  wire \phi_reg[0] ;
  wire rst_n;
  wire [8:0]scratch_din;
  wire \scratch_din[7]_i_1_n_0 ;
  wire scratch_load_addr0;
  wire \scratch_load_addr[7]_i_1_n_0 ;
  wire \scratch_load_addr[7]_i_4_n_0 ;
  wire [7:0]scratch_load_addr_reg;
  wire scratch_wr;
  wire scratch_wr_d;
  wire scratchpad_n_1;
  wire scratchpad_n_10;
  wire scratchpad_n_11;
  wire scratchpad_n_12;
  wire scratchpad_n_13;
  wire scratchpad_n_14;
  wire scratchpad_n_15;
  wire scratchpad_n_16;
  wire scratchpad_n_17;
  wire scratchpad_n_18;
  wire scratchpad_n_19;
  wire scratchpad_n_2;
  wire scratchpad_n_20;
  wire scratchpad_n_21;
  wire scratchpad_n_22;
  wire scratchpad_n_23;
  wire scratchpad_n_24;
  wire scratchpad_n_27;
  wire scratchpad_n_28;
  wire scratchpad_n_29;
  wire scratchpad_n_3;
  wire scratchpad_n_30;
  wire scratchpad_n_4;
  wire scratchpad_n_5;
  wire scratchpad_n_6;
  wire scratchpad_n_7;
  wire scratchpad_n_8;
  wire scratchpad_n_9;
  wire sprite_hflip;
  wire sprite_hflip_buf;
  wire sprite_hflip_i_1_n_0;
  wire [6:0]sprite_index;
  wire [3:0]sprite_palette;
  wire sprite_vflip;
  wire sprite_vflip_i_1_n_0;
  wire [7:0]sprite_vpos0;
  wire sprite_vpos0_carry__0_n_1;
  wire sprite_vpos0_carry__0_n_2;
  wire sprite_vpos0_carry__0_n_3;
  wire sprite_vpos0_carry_n_0;
  wire sprite_vpos0_carry_n_1;
  wire sprite_vpos0_carry_n_2;
  wire sprite_vpos0_carry_n_3;
  wire \sprite_vpos[7]_i_1_n_0 ;
  wire \sprite_vpos_reg_n_0_[0] ;
  wire \sprite_vpos_reg_n_0_[1] ;
  wire \sprite_vpos_reg_n_0_[2] ;
  wire \sprite_vpos_reg_n_0_[3] ;
  wire \sprite_vpos_reg_n_0_[4] ;
  wire \sprite_vpos_reg_n_0_[5] ;
  wire \sprite_vpos_reg_n_0_[6] ;
  wire \sprite_vpos_reg_n_0_[7] ;
  wire stop_sprite_output_reg_n_0;
  wire [3:0]\tile_col_reg[3] ;
  wire [7:4]vf_added;
  wire [7:3]vtiming_f;
  wire [7:0]vtiming_fc;
  wire \vtiming_fc_reg[3]_0 ;
  wire [7:0]\vtiming_fc_reg[7]_0 ;
  wire [3:0]NLW_do_scratch_write2__0_carry_O_UNCONNECTED;
  wire [3:3]NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_sprite_vpos0_carry__0_CO_UNCONNECTED;

  CARRY4 do_scratch_write2__0_carry
       (.CI(1'b0),
        .CO({do_scratch_write2__0_carry_n_0,do_scratch_write2__0_carry_n_1,do_scratch_write2__0_carry_n_2,do_scratch_write2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({do_scratch_write2__0_carry_i_1_n_0,do_scratch_write2__0_carry_i_2_n_0,objram_buf[1:0]}),
        .O(NLW_do_scratch_write2__0_carry_O_UNCONNECTED[3:0]),
        .S({do_scratch_write2__0_carry_i_3_n_0,do_scratch_write2__0_carry_i_4_n_0,do_scratch_write2__0_carry_i_5_n_0,do_scratch_write2__0_carry_i_6_n_0}));
  CARRY4 do_scratch_write2__0_carry__0
       (.CI(do_scratch_write2__0_carry_n_0),
        .CO({NLW_do_scratch_write2__0_carry__0_CO_UNCONNECTED[3],do_scratch_write2__0_carry__0_n_1,do_scratch_write2__0_carry__0_n_2,do_scratch_write2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,do_scratch_write2__0_carry__0_i_1_n_0,do_scratch_write2__0_carry__0_i_2_n_0,do_scratch_write2__0_carry__0_i_3_n_0}),
        .O(vf_added),
        .S({do_scratch_write2__0_carry__0_i_4_n_0,do_scratch_write2__0_carry__0_i_5_n_0,do_scratch_write2__0_carry__0_i_6_n_0,do_scratch_write2__0_carry__0_i_7_n_0}));
  LUT3 #(
    .INIT(8'hBE)) 
    do_scratch_write2__0_carry__0_i_1
       (.I0(objram_buf[5]),
        .I1(\vtiming_fc_reg[7]_0 [5]),
        .I2(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    do_scratch_write2__0_carry__0_i_2
       (.I0(objram_buf[4]),
        .I1(\vtiming_fc_reg[7]_0 [4]),
        .I2(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    do_scratch_write2__0_carry__0_i_3
       (.I0(objram_buf[3]),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .I2(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hD12E2ED1)) 
    do_scratch_write2__0_carry__0_i_4
       (.I0(\vtiming_fc_reg[7]_0 [6]),
        .I1(objram_buf[6]),
        .I2(\vtiming_fc_reg[3]_0 ),
        .I3(\vtiming_fc_reg[7]_0 [7]),
        .I4(objram_buf[7]),
        .O(do_scratch_write2__0_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hD22D1EE1)) 
    do_scratch_write2__0_carry__0_i_5
       (.I0(\vtiming_fc_reg[7]_0 [5]),
        .I1(objram_buf[5]),
        .I2(objram_buf[6]),
        .I3(\vtiming_fc_reg[7]_0 [6]),
        .I4(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hD22D1EE1)) 
    do_scratch_write2__0_carry__0_i_6
       (.I0(\vtiming_fc_reg[7]_0 [4]),
        .I1(objram_buf[4]),
        .I2(objram_buf[5]),
        .I3(\vtiming_fc_reg[7]_0 [5]),
        .I4(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hD22D1EE1)) 
    do_scratch_write2__0_carry__0_i_7
       (.I0(\vtiming_fc_reg[7]_0 [3]),
        .I1(objram_buf[3]),
        .I2(objram_buf[4]),
        .I3(\vtiming_fc_reg[7]_0 [4]),
        .I4(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    do_scratch_write2__0_carry_i_1
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .I2(objram_buf[3]),
        .O(do_scratch_write2__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    do_scratch_write2__0_carry_i_2
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [1]),
        .O(do_scratch_write2__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h66996969)) 
    do_scratch_write2__0_carry_i_3
       (.I0(objram_buf[3]),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .I2(\vtiming_fc_reg[3]_0 ),
        .I3(\vtiming_fc_reg[7]_0 [2]),
        .I4(objram_buf[2]),
        .O(do_scratch_write2__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    do_scratch_write2__0_carry_i_4
       (.I0(do_scratch_write2__0_carry_i_2_n_0),
        .I1(\vtiming_fc_reg[3]_0 ),
        .I2(\vtiming_fc_reg[7]_0 [2]),
        .I3(objram_buf[2]),
        .O(do_scratch_write2__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    do_scratch_write2__0_carry_i_5
       (.I0(\vtiming_fc_reg[7]_0 [1]),
        .I1(objram_buf[1]),
        .O(do_scratch_write2__0_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    do_scratch_write2__0_carry_i_6
       (.I0(objram_buf[0]),
        .I1(\vtiming_fc_reg[7]_0 [0]),
        .I2(\vtiming_fc_reg[3]_0 ),
        .O(do_scratch_write2__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000040)) 
    do_scratch_write_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mem_reg_8[2]),
        .I3(mem_reg_8[1]),
        .I4(mem_reg_8[0]),
        .O(do_scratch_write_clk));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    do_scratch_write_i_3
       (.I0(scratch_din[8]),
        .I1(vf_added[7]),
        .I2(vf_added[4]),
        .I3(vf_added[6]),
        .I4(vf_added[5]),
        .O(do_scratch_write0));
  FDRE do_scratch_write_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(do_scratch_write_reg_0),
        .Q(do_scratch_write),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \htiming[0]_i_2 
       (.I0(mem_reg_8[0]),
        .I1(mem_reg_8[1]),
        .I2(mem_reg_8[2]),
        .O(\phi_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \htiming[9]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\htiming_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \linebuf_addr[4]_i_2 
       (.I0(\linebuf_addr_reg_n_0_[3] ),
        .I1(\linebuf_addr_reg_n_0_[0] ),
        .I2(\linebuf_addr_reg_n_0_[1] ),
        .I3(\linebuf_addr_reg_n_0_[2] ),
        .O(\linebuf_addr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \linebuf_addr[5]_i_3 
       (.I0(\linebuf_addr_reg_n_0_[4] ),
        .I1(\linebuf_addr_reg_n_0_[2] ),
        .I2(\linebuf_addr_reg_n_0_[1] ),
        .I3(\linebuf_addr_reg_n_0_[0] ),
        .I4(\linebuf_addr_reg_n_0_[3] ),
        .O(\linebuf_addr[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h10FF)) 
    \linebuf_addr[7]_i_1 
       (.I0(Q[9]),
        .I1(linebuf_hblkn),
        .I2(E),
        .I3(rst_n),
        .O(\linebuf_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \linebuf_addr[7]_i_4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[9]),
        .O(\linebuf_addr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \linebuf_addr[7]_i_5 
       (.I0(\linebuf_addr_reg_n_0_[5] ),
        .I1(\linebuf_addr_reg_n_0_[3] ),
        .I2(\linebuf_addr_reg_n_0_[0] ),
        .I3(\linebuf_addr_reg_n_0_[1] ),
        .I4(\linebuf_addr_reg_n_0_[2] ),
        .I5(\linebuf_addr_reg_n_0_[4] ),
        .O(\linebuf_addr[7]_i_5_n_0 ));
  FDRE \linebuf_addr_reg[0] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_16),
        .Q(\linebuf_addr_reg_n_0_[0] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[1] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_15),
        .Q(\linebuf_addr_reg_n_0_[1] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[2] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_14),
        .Q(\linebuf_addr_reg_n_0_[2] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[3] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_13),
        .Q(\linebuf_addr_reg_n_0_[3] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[4] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_12),
        .Q(\linebuf_addr_reg_n_0_[4] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[5] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_11),
        .Q(\linebuf_addr_reg_n_0_[5] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[6] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_10),
        .Q(\linebuf_addr_reg_n_0_[6] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_addr_reg[7] 
       (.C(masterclk),
        .CE(linebuf_wr),
        .D(scratchpad_n_9),
        .Q(\linebuf_addr_reg_n_0_[7] ),
        .R(\linebuf_addr[7]_i_1_n_0 ));
  FDRE \linebuf_col_reg[0] 
       (.C(masterclk),
        .CE(E),
        .D(sprite_palette[0]),
        .Q(linebuf_newdata[2]),
        .R(SR));
  FDRE \linebuf_col_reg[1] 
       (.C(masterclk),
        .CE(E),
        .D(sprite_palette[1]),
        .Q(linebuf_newdata[3]),
        .R(SR));
  FDRE \linebuf_col_reg[2] 
       (.C(masterclk),
        .CE(E),
        .D(sprite_palette[2]),
        .Q(linebuf_newdata[4]),
        .R(SR));
  FDRE \linebuf_col_reg[3] 
       (.C(masterclk),
        .CE(E),
        .D(sprite_palette[3]),
        .Q(linebuf_newdata[5]),
        .R(SR));
  LUT3 #(
    .INIT(8'h01)) 
    \linebuf_dout_buf[5]_i_1 
       (.I0(mem_reg_8[2]),
        .I1(mem_reg_8[0]),
        .I2(mem_reg_8[1]),
        .O(\linebuf_dout_buf[5]_i_1_n_0 ));
  FDRE \linebuf_dout_buf_reg[0] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[0]),
        .Q(\linebuf_dout_buf_reg[1]_0 [0]),
        .R(SR));
  FDRE \linebuf_dout_buf_reg[1] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[1]),
        .Q(\linebuf_dout_buf_reg[1]_0 [1]),
        .R(SR));
  FDRE \linebuf_dout_buf_reg[2] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[2]),
        .Q(obj_col[0]),
        .R(SR));
  FDRE \linebuf_dout_buf_reg[3] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[3]),
        .Q(obj_col[1]),
        .R(SR));
  FDRE \linebuf_dout_buf_reg[4] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[4]),
        .Q(obj_col[2]),
        .R(SR));
  FDRE \linebuf_dout_buf_reg[5] 
       (.C(masterclk),
        .CE(\linebuf_dout_buf[5]_i_1_n_0 ),
        .D(linebuf_dout[5]),
        .Q(obj_col[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    linebuf_flip_i_1
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(Q[9]),
        .O(linebuf_flip0));
  FDRE linebuf_flip_reg
       (.C(masterclk),
        .CE(E),
        .D(linebuf_flip0),
        .Q(linebuf_flip),
        .R(SR));
  LUT5 #(
    .INIT(32'h80000000)) 
    linebuf_hblkn_i_1
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\phi_reg[0] ),
        .O(E));
  FDRE linebuf_hblkn_reg
       (.C(masterclk),
        .CE(E),
        .D(\htiming_reg[9] ),
        .Q(linebuf_hblkn),
        .R(SR));
  dkong_dkong_system_wrapper_0_0_ram__parameterized2 linebuffer
       (.D(linebuf_dout),
        .E(linebuf_wr),
        .Q(Q[3:0]),
        .linebuf_flip(linebuf_flip),
        .linebuf_hblkn(linebuf_hblkn),
        .masterclk(masterclk),
        .mem_reg_0(linebuf_newdata),
        .mem_reg_1(mem_reg_8),
        .mem_reg_2({\linebuf_addr_reg_n_0_[7] ,\linebuf_addr_reg_n_0_[6] ,\linebuf_addr_reg_n_0_[5] ,\linebuf_addr_reg_n_0_[4] ,\linebuf_addr_reg_n_0_[3] ,\linebuf_addr_reg_n_0_[2] ,\linebuf_addr_reg_n_0_[1] ,\linebuf_addr_reg_n_0_[0] }),
        .\objrom_buf_reg[0]_4 (\objrom_buf_reg[0]_4 ),
        .\objrom_buf_reg[1]_5 (\objrom_buf_reg[1]_5 ),
        .sprite_hflip_buf(sprite_hflip_buf));
  dkong_dkong_system_wrapper_0_0_ram__parameterized0_2 objram
       (.ADDRARDADDR(ADDRARDADDR),
        .D(\obj_bus[dslave] ),
        .addra(addra[10:3]),
        .\di_reg_reg[0] (\di_reg_reg[0] ),
        .\di_reg_reg[0]_0 (\di_reg_reg[0]_0 ),
        .douta(douta),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_3),
        .mem_reg_5(mem_reg_4),
        .mem_reg_6(mem_reg_5),
        .mem_reg_7(mem_reg_6),
        .mem_reg_8(mem_reg_7),
        .outreg0_out(outreg0_out));
  FDRE \objram_buf_reg[0] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [0]),
        .Q(objram_buf[0]),
        .R(1'b0));
  FDRE \objram_buf_reg[1] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [1]),
        .Q(objram_buf[1]),
        .R(1'b0));
  FDRE \objram_buf_reg[2] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [2]),
        .Q(objram_buf[2]),
        .R(1'b0));
  FDRE \objram_buf_reg[3] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [3]),
        .Q(objram_buf[3]),
        .R(1'b0));
  FDRE \objram_buf_reg[4] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [4]),
        .Q(objram_buf[4]),
        .R(1'b0));
  FDRE \objram_buf_reg[5] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [5]),
        .Q(objram_buf[5]),
        .R(1'b0));
  FDRE \objram_buf_reg[6] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [6]),
        .Q(objram_buf[6]),
        .R(1'b0));
  FDRE \objram_buf_reg[7] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(\obj_bus[dslave] [7]),
        .Q(objram_buf[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[0][0]_i_1 
       (.I0(\objrom_out[0]_2 [0]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [0]),
        .O(\objrom_buf[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][10]_i_1 
       (.I0(\objrom_out[0]_2 [10]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [10]),
        .O(\objrom_buf[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[0][11]_i_1 
       (.I0(\objrom_out[0]_2 [11]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][11]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [11]),
        .O(\objrom_buf[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \objrom_buf[0][11]_i_2 
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .I2(Q[2]),
        .O(\objrom_buf[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][12]_i_1 
       (.I0(\objrom_out[0]_2 [12]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][12]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [12]),
        .O(\objrom_buf[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hDB)) 
    \objrom_buf[0][12]_i_2 
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .I2(Q[0]),
        .O(\objrom_buf[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][13]_i_1 
       (.I0(\objrom_out[0]_2 [13]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][13]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [13]),
        .O(\objrom_buf[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \objrom_buf[0][13]_i_2 
       (.I0(Q[0]),
        .I1(sprite_hflip_buf),
        .I2(Q[1]),
        .O(\objrom_buf[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB3BFBFBF80808080)) 
    \objrom_buf[0][14]_i_1 
       (.I0(\objrom_out[0]_2 [14]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][14]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [14]),
        .O(\objrom_buf[0][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \objrom_buf[0][14]_i_2 
       (.I0(Q[0]),
        .I1(sprite_hflip_buf),
        .I2(Q[1]),
        .O(\objrom_buf[0][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][15]_i_1 
       (.I0(\objrom_out[0]_2 [15]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [15]),
        .O(\objrom_buf[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \objrom_buf[0][15]_i_2 
       (.I0(\htiming_reg[1] ),
        .I1(\sprite_vpos_reg_n_0_[6] ),
        .I2(\sprite_vpos_reg_n_0_[4] ),
        .I3(\sprite_vpos_reg_n_0_[7] ),
        .I4(\sprite_vpos_reg_n_0_[5] ),
        .I5(stop_sprite_output_reg_n_0),
        .O(\objrom_buf[0][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \objrom_buf[0][15]_i_3 
       (.I0(Q[1]),
        .I1(sprite_hflip_buf),
        .I2(Q[0]),
        .O(\objrom_buf[0][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \objrom_buf[0][15]_i_4 
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .I2(Q[2]),
        .O(\objrom_buf[0][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[0][1]_i_1 
       (.I0(\objrom_out[0]_2 [1]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [1]),
        .O(\objrom_buf[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][2]_i_1 
       (.I0(\objrom_out[0]_2 [2]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [2]),
        .O(\objrom_buf[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[0][3]_i_1 
       (.I0(\objrom_out[0]_2 [3]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][3]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [3]),
        .O(\objrom_buf[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hDB)) 
    \objrom_buf[0][3]_i_2 
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .I2(Q[2]),
        .O(\objrom_buf[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][4]_i_1 
       (.I0(\objrom_out[0]_2 [4]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][12]_i_2_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [4]),
        .O(\objrom_buf[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][5]_i_1 
       (.I0(\objrom_out[0]_2 [5]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][13]_i_2_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [5]),
        .O(\objrom_buf[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB3BFBFBF80808080)) 
    \objrom_buf[0][6]_i_1 
       (.I0(\objrom_out[0]_2 [6]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][14]_i_2_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [6]),
        .O(\objrom_buf[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[0][7]_i_1 
       (.I0(\objrom_out[0]_2 [7]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [7]),
        .O(\objrom_buf[0][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \objrom_buf[0][7]_i_2 
       (.I0(Q[3]),
        .I1(sprite_hflip_buf),
        .I2(Q[2]),
        .O(\objrom_buf[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[0][8]_i_1 
       (.I0(\objrom_out[0]_2 [8]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][12]_i_2_n_0 ),
        .I4(\objrom_buf[0][11]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [8]),
        .O(\objrom_buf[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[0][9]_i_1 
       (.I0(\objrom_out[0]_2 [9]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[0]_4 [9]),
        .O(\objrom_buf[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[1][0]_i_1 
       (.I0(\objrom_out[1]_3 [0]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][12]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [0]),
        .O(\objrom_buf[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][10]_i_1 
       (.I0(\objrom_out[1]_3 [10]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [10]),
        .O(\objrom_buf[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[1][11]_i_1 
       (.I0(\objrom_out[1]_3 [11]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][11]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [11]),
        .O(\objrom_buf[1][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][12]_i_1 
       (.I0(\objrom_out[1]_3 [12]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][12]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [12]),
        .O(\objrom_buf[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][13]_i_1 
       (.I0(\objrom_out[1]_3 [13]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][13]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [13]),
        .O(\objrom_buf[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB3BFBFBF80808080)) 
    \objrom_buf[1][14]_i_1 
       (.I0(\objrom_out[1]_3 [14]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][14]_i_2_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [14]),
        .O(\objrom_buf[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][15]_i_1 
       (.I0(\objrom_out[1]_3 [15]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][15]_i_4_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [15]),
        .O(\objrom_buf[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[1][1]_i_1 
       (.I0(\objrom_out[1]_3 [1]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [1]),
        .O(\objrom_buf[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][2]_i_1 
       (.I0(\objrom_out[1]_3 [2]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][3]_i_2_n_0 ),
        .I4(\objrom_buf[0][14]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [2]),
        .O(\objrom_buf[1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[1][3]_i_1 
       (.I0(\objrom_out[1]_3 [3]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][3]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [3]),
        .O(\objrom_buf[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][4]_i_1 
       (.I0(\objrom_out[1]_3 [4]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][12]_i_2_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [4]),
        .O(\objrom_buf[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][5]_i_1 
       (.I0(\objrom_out[1]_3 [5]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][13]_i_2_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [5]),
        .O(\objrom_buf[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB3BFBFBF80808080)) 
    \objrom_buf[1][6]_i_1 
       (.I0(\objrom_out[1]_3 [6]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][14]_i_2_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [6]),
        .O(\objrom_buf[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFB3BFBF80808080)) 
    \objrom_buf[1][7]_i_1 
       (.I0(\objrom_out[1]_3 [7]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][15]_i_3_n_0 ),
        .I4(\objrom_buf[0][7]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [7]),
        .O(\objrom_buf[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[1][8]_i_1 
       (.I0(\objrom_out[1]_3 [8]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][12]_i_2_n_0 ),
        .I4(\objrom_buf[0][11]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [8]),
        .O(\objrom_buf[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB380808080)) 
    \objrom_buf[1][9]_i_1 
       (.I0(\objrom_out[1]_3 [9]),
        .I1(\phi_reg[0] ),
        .I2(\objrom_buf[0][15]_i_2_n_0 ),
        .I3(\objrom_buf[0][11]_i_2_n_0 ),
        .I4(\objrom_buf[0][13]_i_2_n_0 ),
        .I5(\objrom_buf_reg[1]_5 [9]),
        .O(\objrom_buf[1][9]_i_1_n_0 ));
  FDRE \objrom_buf_reg[0][0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][0]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][10] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][10]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][11] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][11]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][12] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][12]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][13] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][13]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][14] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][14]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][15] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][15]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][1]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][2]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][3]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][4]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][5]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][6]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][7]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][8] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][8]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \objrom_buf_reg[0][9] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[0][9]_i_1_n_0 ),
        .Q(\objrom_buf_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][0] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][0]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][10] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][10]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][11] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][11]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][12] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][12]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][13] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][13]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][14] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][14]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][15] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][15]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][1] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][1]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][2] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][2]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][3] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][3]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][4] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][4]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][5] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][5]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][6] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][6]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][7] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][7]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][8] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][8]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \objrom_buf_reg[1][9] 
       (.C(masterclk),
        .CE(1'b1),
        .D(\objrom_buf[1][9]_i_1_n_0 ),
        .Q(\objrom_buf_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [3]),
        .I1(\linebuf_dout_buf_reg[1]_0 [1]),
        .I2(\linebuf_dout_buf_reg[1]_0 [0]),
        .I3(obj_col[3]),
        .O(\tile_col_reg[3] [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_2
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [2]),
        .I1(\linebuf_dout_buf_reg[1]_0 [1]),
        .I2(\linebuf_dout_buf_reg[1]_0 [0]),
        .I3(obj_col[2]),
        .O(\tile_col_reg[3] [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_3
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [1]),
        .I1(\linebuf_dout_buf_reg[1]_0 [1]),
        .I2(\linebuf_dout_buf_reg[1]_0 [0]),
        .I3(obj_col[1]),
        .O(\tile_col_reg[3] [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    prom_2e_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [0]),
        .I1(\linebuf_dout_buf_reg[1]_0 [1]),
        .I2(\linebuf_dout_buf_reg[1]_0 [0]),
        .I3(obj_col[0]),
        .O(\tile_col_reg[3] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    rom_3p_i_1
       (.I0(Q[9]),
        .O(\htiming_reg[9] ));
  (* CHECK_LICENSE_TYPE = "obj_7c_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7c_banked_rom rom_7c
       (.addra({\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,sprite_index,obj_scanline}),
        .clka(masterclk),
        .douta(\objrom_out[0]_2 [15:8]),
        .ena(Q[9]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_1
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[3] ),
        .O(obj_scanline[3]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_2
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[2] ),
        .O(obj_scanline[2]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_3
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[1] ),
        .O(obj_scanline[1]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_7c_i_4
       (.I0(sprite_vflip),
        .I1(\sprite_vpos_reg_n_0_[0] ),
        .O(obj_scanline[0]));
  (* CHECK_LICENSE_TYPE = "obj_7d_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7d_banked_rom rom_7d
       (.addra({\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,sprite_index,obj_scanline}),
        .clka(masterclk),
        .douta(\objrom_out[0]_2 [7:0]),
        .ena(Q[9]));
  (* CHECK_LICENSE_TYPE = "obj_7e_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7e_banked_rom rom_7e
       (.addra({\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,sprite_index,obj_scanline}),
        .clka(masterclk),
        .douta(\objrom_out[1]_3 [15:8]),
        .ena(Q[9]));
  (* CHECK_LICENSE_TYPE = "obj_7f_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_obj_7f_banked_rom rom_7f
       (.addra({\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,sprite_index,obj_scanline}),
        .clka(masterclk),
        .douta(\objrom_out[1]_3 [7:0]),
        .ena(Q[9]));
  LUT3 #(
    .INIT(8'h04)) 
    \scratch_din[7]_i_1 
       (.I0(mem_reg_8[2]),
        .I1(mem_reg_8[0]),
        .I2(mem_reg_8[1]),
        .O(\scratch_din[7]_i_1_n_0 ));
  FDRE \scratch_din_reg[0] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[0]),
        .Q(scratch_din[0]),
        .R(1'b0));
  FDRE \scratch_din_reg[1] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[1]),
        .Q(scratch_din[1]),
        .R(1'b0));
  FDRE \scratch_din_reg[2] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[2]),
        .Q(scratch_din[2]),
        .R(1'b0));
  FDRE \scratch_din_reg[3] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[3]),
        .Q(scratch_din[3]),
        .R(1'b0));
  FDRE \scratch_din_reg[4] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[4]),
        .Q(scratch_din[4]),
        .R(1'b0));
  FDRE \scratch_din_reg[5] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[5]),
        .Q(scratch_din[5]),
        .R(1'b0));
  FDRE \scratch_din_reg[6] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[6]),
        .Q(scratch_din[6]),
        .R(1'b0));
  FDRE \scratch_din_reg[7] 
       (.C(masterclk),
        .CE(\scratch_din[7]_i_1_n_0 ),
        .D(objram_buf[7]),
        .Q(scratch_din[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \scratch_load_addr[0]_i_1 
       (.I0(scratch_load_addr_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \scratch_load_addr[1]_i_1 
       (.I0(scratch_load_addr_reg[0]),
        .I1(scratch_load_addr_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \scratch_load_addr[2]_i_1 
       (.I0(scratch_load_addr_reg[2]),
        .I1(scratch_load_addr_reg[1]),
        .I2(scratch_load_addr_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \scratch_load_addr[3]_i_1 
       (.I0(scratch_load_addr_reg[3]),
        .I1(scratch_load_addr_reg[0]),
        .I2(scratch_load_addr_reg[1]),
        .I3(scratch_load_addr_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \scratch_load_addr[4]_i_1 
       (.I0(scratch_load_addr_reg[4]),
        .I1(scratch_load_addr_reg[2]),
        .I2(scratch_load_addr_reg[1]),
        .I3(scratch_load_addr_reg[0]),
        .I4(scratch_load_addr_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \scratch_load_addr[5]_i_1 
       (.I0(scratch_load_addr_reg[5]),
        .I1(scratch_load_addr_reg[3]),
        .I2(scratch_load_addr_reg[0]),
        .I3(scratch_load_addr_reg[1]),
        .I4(scratch_load_addr_reg[2]),
        .I5(scratch_load_addr_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \scratch_load_addr[6]_i_1 
       (.I0(scratch_load_addr_reg[6]),
        .I1(\scratch_load_addr[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \scratch_load_addr[7]_i_1 
       (.I0(Q[9]),
        .I1(rst_n),
        .O(\scratch_load_addr[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \scratch_load_addr[7]_i_2 
       (.I0(scratch_wr),
        .I1(scratch_wr_d),
        .O(scratch_load_addr0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \scratch_load_addr[7]_i_3 
       (.I0(scratch_load_addr_reg[7]),
        .I1(\scratch_load_addr[7]_i_4_n_0 ),
        .I2(scratch_load_addr_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \scratch_load_addr[7]_i_4 
       (.I0(scratch_load_addr_reg[5]),
        .I1(scratch_load_addr_reg[3]),
        .I2(scratch_load_addr_reg[0]),
        .I3(scratch_load_addr_reg[1]),
        .I4(scratch_load_addr_reg[2]),
        .I5(scratch_load_addr_reg[4]),
        .O(\scratch_load_addr[7]_i_4_n_0 ));
  FDRE \scratch_load_addr_reg[0] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[0]),
        .Q(scratch_load_addr_reg[0]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[1] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[1]),
        .Q(scratch_load_addr_reg[1]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[2] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[2]),
        .Q(scratch_load_addr_reg[2]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[3] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[3]),
        .Q(scratch_load_addr_reg[3]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[4] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[4]),
        .Q(scratch_load_addr_reg[4]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[5] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[5]),
        .Q(scratch_load_addr_reg[5]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[6] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[6]),
        .Q(scratch_load_addr_reg[6]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE \scratch_load_addr_reg[7] 
       (.C(masterclk),
        .CE(scratch_load_addr0),
        .D(p_0_in[7]),
        .Q(scratch_load_addr_reg[7]),
        .R(\scratch_load_addr[7]_i_1_n_0 ));
  FDRE scratch_wr_d_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(scratch_wr),
        .Q(scratch_wr_d),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_ram__parameterized1 scratchpad
       (.D({scratchpad_n_9,scratchpad_n_10,scratchpad_n_11,scratchpad_n_12,scratchpad_n_13,scratchpad_n_14,scratchpad_n_15,scratchpad_n_16}),
        .DI(scratchpad_n_8),
        .E(\sprite_vpos[7]_i_1_n_0 ),
        .Q(Q[9:2]),
        .S({scratchpad_n_20,scratchpad_n_21,scratchpad_n_22,scratchpad_n_23}),
        .do_scratch_write(do_scratch_write),
        .\linebuf_addr_reg[1] (\linebuf_addr[7]_i_4_n_0 ),
        .\linebuf_addr_reg[4] (\linebuf_addr[4]_i_2_n_0 ),
        .\linebuf_addr_reg[5] (\linebuf_addr[5]_i_3_n_0 ),
        .\linebuf_addr_reg[7] ({\linebuf_addr_reg_n_0_[7] ,\linebuf_addr_reg_n_0_[6] ,\linebuf_addr_reg_n_0_[5] ,\linebuf_addr_reg_n_0_[4] ,\linebuf_addr_reg_n_0_[3] ,\linebuf_addr_reg_n_0_[2] ,\linebuf_addr_reg_n_0_[1] ,\linebuf_addr_reg_n_0_[0] }),
        .\linebuf_addr_reg[7]_0 (\linebuf_addr[7]_i_5_n_0 ),
        .masterclk(masterclk),
        .outreg({p_2_in,scratchpad_n_1,scratchpad_n_2,scratchpad_n_3,scratchpad_n_4,scratchpad_n_5,scratchpad_n_6,scratchpad_n_7}),
        .\outreg_reg[6]_0 ({scratchpad_n_17,scratchpad_n_18,scratchpad_n_19}),
        .\outreg_reg[7]_0 (scratch_din[7:0]),
        .rst_n(rst_n),
        .scratch_din_reg(scratch_din[8]),
        .scratch_wr(scratch_wr),
        .scratch_wr_d_reg(mem_reg_8),
        .scratch_wr_d_reg_0(scratch_load_addr_reg),
        .\sprite_vpos_reg[3] (\vtiming_fc_reg[3]_0 ),
        .\sprite_vpos_reg[7] (vtiming_fc),
        .stop_sprite_output_reg(scratchpad_n_24),
        .stop_sprite_output_reg_0(stop_sprite_output_reg_n_0),
        .\vtiming_fc_reg[3] ({scratchpad_n_27,scratchpad_n_28,scratchpad_n_29,scratchpad_n_30}));
  FDRE sprite_hflip_buf_reg
       (.C(masterclk),
        .CE(E),
        .D(sprite_hflip),
        .Q(sprite_hflip_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00800000)) 
    sprite_hflip_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\phi_reg[0] ),
        .O(sprite_hflip_i_1_n_0));
  FDRE sprite_hflip_reg
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(p_2_in),
        .Q(sprite_hflip),
        .R(SR));
  FDRE \sprite_index_reg[0] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_7),
        .Q(sprite_index[0]),
        .R(SR));
  FDRE \sprite_index_reg[1] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_6),
        .Q(sprite_index[1]),
        .R(SR));
  FDRE \sprite_index_reg[2] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_5),
        .Q(sprite_index[2]),
        .R(SR));
  FDRE \sprite_index_reg[3] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_4),
        .Q(sprite_index[3]),
        .R(SR));
  FDRE \sprite_index_reg[4] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_3),
        .Q(sprite_index[4]),
        .R(SR));
  FDRE \sprite_index_reg[5] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_2),
        .Q(sprite_index[5]),
        .R(SR));
  FDRE \sprite_index_reg[6] 
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(scratchpad_n_1),
        .Q(sprite_index[6]),
        .R(SR));
  FDRE \sprite_palette_reg[0] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_7),
        .Q(sprite_palette[0]),
        .R(SR));
  FDRE \sprite_palette_reg[1] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_6),
        .Q(sprite_palette[1]),
        .R(SR));
  FDRE \sprite_palette_reg[2] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_5),
        .Q(sprite_palette[2]),
        .R(SR));
  FDRE \sprite_palette_reg[3] 
       (.C(masterclk),
        .CE(sprite_hflip_i_1_n_0),
        .D(scratchpad_n_4),
        .Q(sprite_palette[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    sprite_vflip_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(sprite_vflip_i_1_n_0));
  FDRE sprite_vflip_reg
       (.C(masterclk),
        .CE(sprite_vflip_i_1_n_0),
        .D(p_2_in),
        .Q(sprite_vflip),
        .R(SR));
  CARRY4 sprite_vpos0_carry
       (.CI(1'b0),
        .CO({sprite_vpos0_carry_n_0,sprite_vpos0_carry_n_1,sprite_vpos0_carry_n_2,sprite_vpos0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({scratchpad_n_8,vtiming_fc[2:1],scratchpad_n_7}),
        .O(sprite_vpos0[3:0]),
        .S({scratchpad_n_27,scratchpad_n_28,scratchpad_n_29,scratchpad_n_30}));
  CARRY4 sprite_vpos0_carry__0
       (.CI(sprite_vpos0_carry_n_0),
        .CO({NLW_sprite_vpos0_carry__0_CO_UNCONNECTED[3],sprite_vpos0_carry__0_n_1,sprite_vpos0_carry__0_n_2,sprite_vpos0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,scratchpad_n_17,scratchpad_n_18,scratchpad_n_19}),
        .O(sprite_vpos0[7:4]),
        .S({scratchpad_n_20,scratchpad_n_21,scratchpad_n_22,scratchpad_n_23}));
  LUT5 #(
    .INIT(32'h00400000)) 
    \sprite_vpos[7]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\phi_reg[0] ),
        .O(\sprite_vpos[7]_i_1_n_0 ));
  FDRE \sprite_vpos_reg[0] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[0]),
        .Q(\sprite_vpos_reg_n_0_[0] ),
        .R(SR));
  FDRE \sprite_vpos_reg[1] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[1]),
        .Q(\sprite_vpos_reg_n_0_[1] ),
        .R(SR));
  FDRE \sprite_vpos_reg[2] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[2]),
        .Q(\sprite_vpos_reg_n_0_[2] ),
        .R(SR));
  FDRE \sprite_vpos_reg[3] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[3]),
        .Q(\sprite_vpos_reg_n_0_[3] ),
        .R(SR));
  FDRE \sprite_vpos_reg[4] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[4]),
        .Q(\sprite_vpos_reg_n_0_[4] ),
        .R(SR));
  FDRE \sprite_vpos_reg[5] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[5]),
        .Q(\sprite_vpos_reg_n_0_[5] ),
        .R(SR));
  FDRE \sprite_vpos_reg[6] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[6]),
        .Q(\sprite_vpos_reg_n_0_[6] ),
        .R(SR));
  FDRE \sprite_vpos_reg[7] 
       (.C(masterclk),
        .CE(\sprite_vpos[7]_i_1_n_0 ),
        .D(sprite_vpos0[7]),
        .Q(\sprite_vpos_reg_n_0_[7] ),
        .R(SR));
  FDRE stop_sprite_output_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(scratchpad_n_24),
        .Q(stop_sprite_output_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[3]_i_1 
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [3]),
        .O(vtiming_f[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[4]_i_1 
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [4]),
        .O(vtiming_f[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[5]_i_1 
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [5]),
        .O(vtiming_f[5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[6]_i_1 
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [6]),
        .O(vtiming_f[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtiming_fc[7]_i_1 
       (.I0(\vtiming_fc_reg[3]_0 ),
        .I1(\vtiming_fc_reg[7]_0 [7]),
        .O(vtiming_f[7]));
  FDRE \vtiming_fc_reg[0] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(addra[0]),
        .Q(vtiming_fc[0]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[1] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(addra[1]),
        .Q(vtiming_fc[1]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[2] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(addra[2]),
        .Q(vtiming_fc[2]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[3] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(vtiming_f[3]),
        .Q(vtiming_fc[3]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[4] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(vtiming_f[4]),
        .Q(vtiming_fc[4]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[5] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(vtiming_f[5]),
        .Q(vtiming_fc[5]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[6] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(vtiming_f[6]),
        .Q(vtiming_fc[6]),
        .R(1'b0));
  FDRE \vtiming_fc_reg[7] 
       (.C(masterclk),
        .CE(\htiming_reg[9] ),
        .D(vtiming_f[7]),
        .Q(vtiming_fc[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "t48_alu" *) 
module dkong_dkong_system_wrapper_0_0_t48_alu
   (Q,
    \psw_q_reg[2] ,
    \accu_shadow_q_reg[6]_0 ,
    \accu_shadow_q_reg[0]_0 ,
    \accu_shadow_q_reg[2]_0 ,
    \accu_shadow_q_reg[3]_0 ,
    \accu_shadow_q_reg[4]_0 ,
    \accu_shadow_q_reg[5]_0 ,
    \accu_shadow_q_reg[1]_0 ,
    \accu_shadow_q_reg[7]_0 ,
    \rom_bank_sel_reg[0] ,
    \temp_req_q_reg[4]_0 ,
    O,
    \temp_req_q_reg[7]_0 ,
    \accu_shadow_q_reg[3]_1 ,
    \accu_shadow_q_reg[7]_1 ,
    \accumulator_q_reg[7]_0 ,
    psw_carry_s,
    \p1_q_reg[3]_i_15_0 ,
    \p1_q[7]_i_25 ,
    psw_aux_carry_s,
    \p1_q[6]_i_14 ,
    \p1_q[2]_i_4 ,
    \p1_q[2]_i_4_0 ,
    \p1_q[7]_i_6 ,
    \p1_q[7]_i_38 ,
    \p1_q[0]_i_5 ,
    S,
    take_branch_q_i_37,
    \psw_q[3]_i_20 ,
    E,
    D,
    soundclk,
    \accu_shadow_q_reg[3]_2 ,
    \accumulator_q_reg[7]_1 ,
    \accumulator_q_reg[7]_2 ,
    \accu_shadow_q_reg[7]_2 ,
    \accu_shadow_q_reg[7]_3 );
  output [7:0]Q;
  output \psw_q_reg[2] ;
  output \accu_shadow_q_reg[6]_0 ;
  output \accu_shadow_q_reg[0]_0 ;
  output \accu_shadow_q_reg[2]_0 ;
  output \accu_shadow_q_reg[3]_0 ;
  output \accu_shadow_q_reg[4]_0 ;
  output \accu_shadow_q_reg[5]_0 ;
  output \accu_shadow_q_reg[1]_0 ;
  output \accu_shadow_q_reg[7]_0 ;
  output \rom_bank_sel_reg[0] ;
  output \temp_req_q_reg[4]_0 ;
  output [3:0]O;
  output [7:0]\temp_req_q_reg[7]_0 ;
  output [3:0]\accu_shadow_q_reg[3]_1 ;
  output [0:0]\accu_shadow_q_reg[7]_1 ;
  output [7:0]\accumulator_q_reg[7]_0 ;
  input psw_carry_s;
  input \p1_q_reg[3]_i_15_0 ;
  input \p1_q[7]_i_25 ;
  input psw_aux_carry_s;
  input \p1_q[6]_i_14 ;
  input \p1_q[2]_i_4 ;
  input \p1_q[2]_i_4_0 ;
  input \p1_q[7]_i_6 ;
  input [1:0]\p1_q[7]_i_38 ;
  input \p1_q[0]_i_5 ;
  input [2:0]S;
  input [3:0]take_branch_q_i_37;
  input [0:0]\psw_q[3]_i_20 ;
  input [0:0]E;
  input [7:0]D;
  input soundclk;
  input \accu_shadow_q_reg[3]_2 ;
  input [1:0]\accumulator_q_reg[7]_1 ;
  input [7:0]\accumulator_q_reg[7]_2 ;
  input \accu_shadow_q_reg[7]_2 ;
  input [7:0]\accu_shadow_q_reg[7]_3 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [2:0]S;
  wire \accu_shadow_q_reg[0]_0 ;
  wire \accu_shadow_q_reg[1]_0 ;
  wire \accu_shadow_q_reg[2]_0 ;
  wire \accu_shadow_q_reg[3]_0 ;
  wire [3:0]\accu_shadow_q_reg[3]_1 ;
  wire \accu_shadow_q_reg[3]_2 ;
  wire \accu_shadow_q_reg[4]_0 ;
  wire \accu_shadow_q_reg[5]_0 ;
  wire \accu_shadow_q_reg[6]_0 ;
  wire \accu_shadow_q_reg[7]_0 ;
  wire [0:0]\accu_shadow_q_reg[7]_1 ;
  wire \accu_shadow_q_reg[7]_2 ;
  wire [7:0]\accu_shadow_q_reg[7]_3 ;
  wire [7:0]\accumulator_q_reg[7]_0 ;
  wire [1:0]\accumulator_q_reg[7]_1 ;
  wire [7:0]\accumulator_q_reg[7]_2 ;
  wire \data_s0_inferred__2/i__n_0 ;
  wire \p1_q[0]_i_5 ;
  wire \p1_q[2]_i_4 ;
  wire \p1_q[2]_i_4_0 ;
  wire \p1_q[6]_i_14 ;
  wire \p1_q[6]_i_42_n_0 ;
  wire \p1_q[7]_i_25 ;
  wire [1:0]\p1_q[7]_i_38 ;
  wire \p1_q[7]_i_6 ;
  wire \p1_q[7]_i_61_n_0 ;
  wire \p1_q_reg[3]_i_15_0 ;
  wire \p1_q_reg[3]_i_15_n_0 ;
  wire \p1_q_reg[3]_i_15_n_1 ;
  wire \p1_q_reg[3]_i_15_n_2 ;
  wire \p1_q_reg[3]_i_15_n_3 ;
  wire psw_aux_carry_s;
  wire psw_carry_s;
  wire [0:0]\psw_q[3]_i_20 ;
  wire \psw_q_reg[2] ;
  wire \psw_q_reg[2]_i_4_n_0 ;
  wire \psw_q_reg[2]_i_4_n_1 ;
  wire \psw_q_reg[2]_i_4_n_2 ;
  wire \psw_q_reg[2]_i_4_n_3 ;
  wire \rom_bank_sel_reg[0] ;
  wire soundclk;
  wire [3:0]take_branch_q_i_37;
  wire \temp_req_q_reg[4]_0 ;
  wire [7:0]\temp_req_q_reg[7]_0 ;
  wire [3:0]\NLW_psw_q_reg[3]_i_28_CO_UNCONNECTED ;
  wire [3:1]\NLW_psw_q_reg[3]_i_28_O_UNCONNECTED ;

  FDCE \accu_shadow_q_reg[0] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [0]),
        .Q(Q[0]));
  FDCE \accu_shadow_q_reg[1] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [1]),
        .Q(Q[1]));
  FDCE \accu_shadow_q_reg[2] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [2]),
        .Q(Q[2]));
  FDCE \accu_shadow_q_reg[3] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [3]),
        .Q(Q[3]));
  FDCE \accu_shadow_q_reg[4] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [4]),
        .Q(Q[4]));
  FDCE \accu_shadow_q_reg[5] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [5]),
        .Q(Q[5]));
  FDCE \accu_shadow_q_reg[6] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [6]),
        .Q(Q[6]));
  FDCE \accu_shadow_q_reg[7] 
       (.C(soundclk),
        .CE(\accu_shadow_q_reg[7]_2 ),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accu_shadow_q_reg[7]_3 [7]),
        .Q(Q[7]));
  FDCE \accumulator_q_reg[0] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [0]),
        .Q(\accumulator_q_reg[7]_0 [0]));
  FDCE \accumulator_q_reg[1] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [1]),
        .Q(\accumulator_q_reg[7]_0 [1]));
  FDCE \accumulator_q_reg[2] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [2]),
        .Q(\accumulator_q_reg[7]_0 [2]));
  FDCE \accumulator_q_reg[3] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [0]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [3]),
        .Q(\accumulator_q_reg[7]_0 [3]));
  FDCE \accumulator_q_reg[4] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [4]),
        .Q(\accumulator_q_reg[7]_0 [4]));
  FDCE \accumulator_q_reg[5] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [5]),
        .Q(\accumulator_q_reg[7]_0 [5]));
  FDCE \accumulator_q_reg[6] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [6]),
        .Q(\accumulator_q_reg[7]_0 [6]));
  FDCE \accumulator_q_reg[7] 
       (.C(soundclk),
        .CE(\accumulator_q_reg[7]_1 [1]),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(\accumulator_q_reg[7]_2 [7]),
        .Q(\accumulator_q_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h6A)) 
    \data_s0_inferred__2/i_ 
       (.I0(Q[0]),
        .I1(psw_carry_s),
        .I2(\p1_q_reg[3]_i_15_0 ),
        .O(\data_s0_inferred__2/i__n_0 ));
  LUT5 #(
    .INIT(32'hB8B83300)) 
    \p1_q[1]_i_11 
       (.I0(Q[0]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\p1_q[2]_i_4_0 ),
        .O(\accu_shadow_q_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8B83300)) 
    \p1_q[2]_i_11 
       (.I0(Q[1]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(\p1_q[2]_i_4_0 ),
        .O(\accu_shadow_q_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[3]_i_8 
       (.I0(Q[2]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[7]),
        .I3(\p1_q[2]_i_4_0 ),
        .I4(Q[4]),
        .O(\accu_shadow_q_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hBB883030)) 
    \p1_q[4]_i_5 
       (.I0(Q[3]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(\p1_q[2]_i_4_0 ),
        .O(\accu_shadow_q_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p1_q[5]_i_13 
       (.I0(\p1_q[7]_i_38 [0]),
        .I1(\p1_q[7]_i_38 [1]),
        .O(\rom_bank_sel_reg[0] ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[5]_i_5 
       (.I0(Q[4]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[1]),
        .I3(\p1_q[2]_i_4_0 ),
        .I4(Q[6]),
        .O(\accu_shadow_q_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0047FFFF)) 
    \p1_q[6]_i_29 
       (.I0(\p1_q[6]_i_42_n_0 ),
        .I1(\p1_q[7]_i_25 ),
        .I2(\p1_q[7]_i_61_n_0 ),
        .I3(psw_aux_carry_s),
        .I4(\p1_q[6]_i_14 ),
        .O(\psw_q_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \p1_q[6]_i_42 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\p1_q[6]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[6]_i_7 
       (.I0(Q[5]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[2]),
        .I3(\p1_q[2]_i_4_0 ),
        .I4(Q[7]),
        .O(\accu_shadow_q_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p1_q[7]_i_13 
       (.I0(Q[6]),
        .I1(\p1_q[2]_i_4 ),
        .I2(Q[3]),
        .I3(\p1_q[2]_i_4_0 ),
        .I4(\p1_q[7]_i_6 ),
        .O(\accu_shadow_q_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \p1_q[7]_i_36 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\p1_q[7]_i_25 ),
        .I4(\p1_q[7]_i_61_n_0 ),
        .O(\accu_shadow_q_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \p1_q[7]_i_61 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\p1_q[7]_i_61_n_0 ));
  CARRY4 \p1_q_reg[3]_i_15 
       (.CI(1'b0),
        .CO({\p1_q_reg[3]_i_15_n_0 ,\p1_q_reg[3]_i_15_n_1 ,\p1_q_reg[3]_i_15_n_2 ,\p1_q_reg[3]_i_15_n_3 }),
        .CYINIT(\p1_q[0]_i_5 ),
        .DI(Q[3:0]),
        .O(\accu_shadow_q_reg[3]_1 ),
        .S({S,\data_s0_inferred__2/i__n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \psw_q[2]_i_2 
       (.I0(O[0]),
        .I1(\temp_req_q_reg[7]_0 [4]),
        .I2(Q[4]),
        .O(\temp_req_q_reg[4]_0 ));
  CARRY4 \psw_q_reg[2]_i_4 
       (.CI(\p1_q_reg[3]_i_15_n_0 ),
        .CO({\psw_q_reg[2]_i_4_n_0 ,\psw_q_reg[2]_i_4_n_1 ,\psw_q_reg[2]_i_4_n_2 ,\psw_q_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(O),
        .S(take_branch_q_i_37));
  CARRY4 \psw_q_reg[3]_i_28 
       (.CI(\psw_q_reg[2]_i_4_n_0 ),
        .CO(\NLW_psw_q_reg[3]_i_28_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_psw_q_reg[3]_i_28_O_UNCONNECTED [3:1],\accu_shadow_q_reg[7]_1 }),
        .S({1'b0,1'b0,1'b0,\psw_q[3]_i_20 }));
  FDCE \temp_req_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[0]),
        .Q(\temp_req_q_reg[7]_0 [0]));
  FDCE \temp_req_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[1]),
        .Q(\temp_req_q_reg[7]_0 [1]));
  FDCE \temp_req_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[2]),
        .Q(\temp_req_q_reg[7]_0 [2]));
  FDCE \temp_req_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[3]),
        .Q(\temp_req_q_reg[7]_0 [3]));
  FDCE \temp_req_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[4]),
        .Q(\temp_req_q_reg[7]_0 [4]));
  FDCE \temp_req_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[5]),
        .Q(\temp_req_q_reg[7]_0 [5]));
  FDCE \temp_req_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[6]),
        .Q(\temp_req_q_reg[7]_0 [6]));
  FDCE \temp_req_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .CLR(\accu_shadow_q_reg[3]_2 ),
        .D(D[7]),
        .Q(\temp_req_q_reg[7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "t48_clock_ctrl" *) 
module dkong_dkong_system_wrapper_0_0_t48_clock_ctrl
   (second_cycle_q_reg_0,
    multi_cycle_q_reg_0,
    ale_q_reg_0,
    psen_q_reg_0,
    rd_q_reg_0,
    E,
    Q,
    \use_xtal_div.xtal_q_reg[1]_0 ,
    \FSM_onehot_mstate_q_reg[4]_0 ,
    second_cycle_q_reg_1,
    \FSM_onehot_mstate_q_reg[4]_1 ,
    \FSM_onehot_mstate_q_reg[4]_2 ,
    \FSM_onehot_mstate_q_reg[0]_0 ,
    \opc_opcode_q_reg[3] ,
    \FSM_onehot_mstate_q_reg[0]_1 ,
    \FSM_onehot_mstate_q_reg[4]_3 ,
    \FSM_onehot_mstate_q_reg[2]_0 ,
    \FSM_onehot_mstate_q_reg[4]_4 ,
    \FSM_onehot_mstate_q_reg[0]_2 ,
    second_cycle_q_reg_2,
    second_cycle_q_reg_3,
    \FSM_onehot_mstate_q_reg[2]_1 ,
    second_cycle_q_reg_4,
    \FSM_onehot_mstate_q_reg[4]_5 ,
    \use_xtal_div.xtal_q_reg[0]_0 ,
    \use_xtal_div.xtal_q_reg[0]_1 ,
    \use_xtal_div.xtal_q_reg[1]_1 ,
    dmem_addr_q,
    \use_xtal_div.xtal_q_reg[0]_2 ,
    \use_xtal_div.xtal_q_reg[0]_3 ,
    \FSM_onehot_mstate_q_reg[0]_3 ,
    p_0_in,
    D,
    \FSM_onehot_mstate_q_reg[2]_2 ,
    \opc_opcode_q_reg[5] ,
    second_cycle_q_reg_5,
    second_cycle_q_reg_6,
    \FSM_onehot_mstate_q_reg[4]_6 ,
    \mnemonic_q_reg[4] ,
    \FSM_onehot_mstate_q_reg[0]_4 ,
    \opc_opcode_q_reg[6] ,
    \FSM_onehot_mstate_q_reg[0]_5 ,
    \FSM_onehot_mstate_q_reg[0]_6 ,
    \FSM_onehot_mstate_q_reg[0]_7 ,
    second_cycle_q_reg_7,
    psen_q_reg_1,
    second_cycle_q_reg_8,
    second_cycle_q_reg_9,
    \FSM_onehot_mstate_q_reg[0]_8 ,
    \FSM_onehot_mstate_q_reg[2]_3 ,
    \opc_opcode_q_reg[4] ,
    \FSM_onehot_mstate_q_reg[0]_9 ,
    \mnemonic_q_reg[4]_0 ,
    \opc_opcode_q_reg[5]_0 ,
    \mnemonic_q_reg[4]_1 ,
    second_cycle_q_reg_10,
    \FSM_onehot_mstate_q_reg[4]_7 ,
    \FSM_onehot_mstate_q_reg[2]_4 ,
    \mnemonic_q_reg[5] ,
    second_cycle_q_reg_11,
    \FSM_onehot_mstate_q_reg[4]_8 ,
    \FSM_onehot_mstate_q_reg[2]_5 ,
    \FSM_onehot_mstate_q_reg[0]_10 ,
    \FSM_onehot_mstate_q_reg[0]_11 ,
    second_cycle_q_reg_12,
    second_cycle_q_reg_13,
    \mnemonic_q_reg[5]_0 ,
    psen_q_reg_2,
    psen_q_reg_3,
    psen_q_reg_4,
    psen_q_reg_5,
    rd_q_reg_1,
    rd_q_reg_2,
    psen_q_reg_6,
    second_cycle_q_reg_14,
    soundclk,
    second_cycle_q_reg_15,
    multi_cycle_q_reg_1,
    ale_q_reg_1,
    psen_q_reg_7,
    rd_q_reg_3,
    take_branch_q_i_8,
    \p1_q_reg[7] ,
    \p2_o_reg[0] ,
    \pmem_addr_q_reg[11] ,
    clk_multi_cycle_s,
    \p2_q_reg[3] ,
    \p2_q_reg[3]_0 ,
    \pmem_addr_q_reg[11]_0 ,
    \dmem_addr_q_reg[5] ,
    \counter_q_reg[7] ,
    \counter_q_reg[7]_0 ,
    \accumulator_q_reg[3] ,
    \accumulator_q_reg[3]_0 ,
    \accumulator_q_reg[3]_1 ,
    \program_counter_q_reg[7] ,
    \program_counter_q_reg[7]_0 ,
    \opc_opcode_q_reg_rep[7] ,
    \p2_q_reg[6] ,
    \p2_q_reg[6]_0 ,
    \p2_q_reg[6]_1 ,
    \p1_q[6]_i_3_0 ,
    \program_counter_q_reg[7]_1 ,
    int_pending_s,
    \program_counter_q_reg[7]_2 ,
    \p1_q[2]_i_3 ,
    \p1_q[1]_i_9 ,
    \p1_q[7]_i_8 ,
    \p1_q[7]_i_8_0 ,
    \p1_q[6]_i_3_1 ,
    \p1_q[6]_i_3_2 ,
    \p1_q[6]_i_5 ,
    \p1_q[2]_i_2 ,
    douta,
    \p1_q[7]_i_16 ,
    \accumulator_q_reg[3]_2 ,
    \accumulator_q_reg[3]_3 ,
    \accumulator_q_reg[3]_4 ,
    \p1_q[6]_i_31 ,
    \p1_q[0]_i_3 ,
    \p1_q[1]_i_2 ,
    \p1_q[3]_i_10 ,
    \p1_q[4]_i_3 ,
    pb_out,
    \p1_q[7]_i_16_0 ,
    \p1_q[2]_i_2_0 );
  output second_cycle_q_reg_0;
  output multi_cycle_q_reg_0;
  output [0:0]ale_q_reg_0;
  output psen_q_reg_0;
  output rd_q_reg_0;
  output [0:0]E;
  output [4:0]Q;
  output \use_xtal_div.xtal_q_reg[1]_0 ;
  output \FSM_onehot_mstate_q_reg[4]_0 ;
  output second_cycle_q_reg_1;
  output \FSM_onehot_mstate_q_reg[4]_1 ;
  output \FSM_onehot_mstate_q_reg[4]_2 ;
  output \FSM_onehot_mstate_q_reg[0]_0 ;
  output \opc_opcode_q_reg[3] ;
  output \FSM_onehot_mstate_q_reg[0]_1 ;
  output \FSM_onehot_mstate_q_reg[4]_3 ;
  output \FSM_onehot_mstate_q_reg[2]_0 ;
  output \FSM_onehot_mstate_q_reg[4]_4 ;
  output \FSM_onehot_mstate_q_reg[0]_2 ;
  output second_cycle_q_reg_2;
  output second_cycle_q_reg_3;
  output [0:0]\FSM_onehot_mstate_q_reg[2]_1 ;
  output [0:0]second_cycle_q_reg_4;
  output \FSM_onehot_mstate_q_reg[4]_5 ;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_0 ;
  output \use_xtal_div.xtal_q_reg[0]_1 ;
  output \use_xtal_div.xtal_q_reg[1]_1 ;
  output dmem_addr_q;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_2 ;
  output [0:0]\use_xtal_div.xtal_q_reg[0]_3 ;
  output [0:0]\FSM_onehot_mstate_q_reg[0]_3 ;
  output [1:0]p_0_in;
  output [5:0]D;
  output \FSM_onehot_mstate_q_reg[2]_2 ;
  output \opc_opcode_q_reg[5] ;
  output second_cycle_q_reg_5;
  output second_cycle_q_reg_6;
  output \FSM_onehot_mstate_q_reg[4]_6 ;
  output \mnemonic_q_reg[4] ;
  output \FSM_onehot_mstate_q_reg[0]_4 ;
  output \opc_opcode_q_reg[6] ;
  output \FSM_onehot_mstate_q_reg[0]_5 ;
  output \FSM_onehot_mstate_q_reg[0]_6 ;
  output \FSM_onehot_mstate_q_reg[0]_7 ;
  output second_cycle_q_reg_7;
  output psen_q_reg_1;
  output second_cycle_q_reg_8;
  output second_cycle_q_reg_9;
  output \FSM_onehot_mstate_q_reg[0]_8 ;
  output \FSM_onehot_mstate_q_reg[2]_3 ;
  output \opc_opcode_q_reg[4] ;
  output \FSM_onehot_mstate_q_reg[0]_9 ;
  output \mnemonic_q_reg[4]_0 ;
  output \opc_opcode_q_reg[5]_0 ;
  output \mnemonic_q_reg[4]_1 ;
  output second_cycle_q_reg_10;
  output \FSM_onehot_mstate_q_reg[4]_7 ;
  output \FSM_onehot_mstate_q_reg[2]_4 ;
  output \mnemonic_q_reg[5] ;
  output second_cycle_q_reg_11;
  output \FSM_onehot_mstate_q_reg[4]_8 ;
  output \FSM_onehot_mstate_q_reg[2]_5 ;
  output \FSM_onehot_mstate_q_reg[0]_10 ;
  output \FSM_onehot_mstate_q_reg[0]_11 ;
  output second_cycle_q_reg_12;
  output second_cycle_q_reg_13;
  output \mnemonic_q_reg[5]_0 ;
  output psen_q_reg_2;
  output psen_q_reg_3;
  output psen_q_reg_4;
  output psen_q_reg_5;
  output rd_q_reg_1;
  output rd_q_reg_2;
  output psen_q_reg_6;
  input second_cycle_q_reg_14;
  input soundclk;
  input second_cycle_q_reg_15;
  input multi_cycle_q_reg_1;
  input ale_q_reg_1;
  input psen_q_reg_7;
  input rd_q_reg_3;
  input [6:0]take_branch_q_i_8;
  input [4:0]\p1_q_reg[7] ;
  input \p2_o_reg[0] ;
  input \pmem_addr_q_reg[11] ;
  input clk_multi_cycle_s;
  input [0:0]\p2_q_reg[3] ;
  input \p2_q_reg[3]_0 ;
  input \pmem_addr_q_reg[11]_0 ;
  input \dmem_addr_q_reg[5] ;
  input \counter_q_reg[7] ;
  input \counter_q_reg[7]_0 ;
  input \accumulator_q_reg[3] ;
  input \accumulator_q_reg[3]_0 ;
  input \accumulator_q_reg[3]_1 ;
  input \program_counter_q_reg[7] ;
  input \program_counter_q_reg[7]_0 ;
  input [5:0]\opc_opcode_q_reg_rep[7] ;
  input \p2_q_reg[6] ;
  input \p2_q_reg[6]_0 ;
  input \p2_q_reg[6]_1 ;
  input \p1_q[6]_i_3_0 ;
  input \program_counter_q_reg[7]_1 ;
  input int_pending_s;
  input \program_counter_q_reg[7]_2 ;
  input \p1_q[2]_i_3 ;
  input \p1_q[1]_i_9 ;
  input \p1_q[7]_i_8 ;
  input \p1_q[7]_i_8_0 ;
  input \p1_q[6]_i_3_1 ;
  input \p1_q[6]_i_3_2 ;
  input \p1_q[6]_i_5 ;
  input \p1_q[2]_i_2 ;
  input [7:0]douta;
  input [7:0]\p1_q[7]_i_16 ;
  input \accumulator_q_reg[3]_2 ;
  input \accumulator_q_reg[3]_3 ;
  input \accumulator_q_reg[3]_4 ;
  input \p1_q[6]_i_31 ;
  input \p1_q[0]_i_3 ;
  input \p1_q[1]_i_2 ;
  input \p1_q[3]_i_10 ;
  input \p1_q[4]_i_3 ;
  input [0:0]pb_out;
  input \p1_q[7]_i_16_0 ;
  input \p1_q[2]_i_2_0 ;

  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_mstate_q_reg[0]_0 ;
  wire \FSM_onehot_mstate_q_reg[0]_1 ;
  wire \FSM_onehot_mstate_q_reg[0]_10 ;
  wire \FSM_onehot_mstate_q_reg[0]_11 ;
  wire \FSM_onehot_mstate_q_reg[0]_2 ;
  wire [0:0]\FSM_onehot_mstate_q_reg[0]_3 ;
  wire \FSM_onehot_mstate_q_reg[0]_4 ;
  wire \FSM_onehot_mstate_q_reg[0]_5 ;
  wire \FSM_onehot_mstate_q_reg[0]_6 ;
  wire \FSM_onehot_mstate_q_reg[0]_7 ;
  wire \FSM_onehot_mstate_q_reg[0]_8 ;
  wire \FSM_onehot_mstate_q_reg[0]_9 ;
  wire \FSM_onehot_mstate_q_reg[2]_0 ;
  wire [0:0]\FSM_onehot_mstate_q_reg[2]_1 ;
  wire \FSM_onehot_mstate_q_reg[2]_2 ;
  wire \FSM_onehot_mstate_q_reg[2]_3 ;
  wire \FSM_onehot_mstate_q_reg[2]_4 ;
  wire \FSM_onehot_mstate_q_reg[2]_5 ;
  wire \FSM_onehot_mstate_q_reg[4]_0 ;
  wire \FSM_onehot_mstate_q_reg[4]_1 ;
  wire \FSM_onehot_mstate_q_reg[4]_2 ;
  wire \FSM_onehot_mstate_q_reg[4]_3 ;
  wire \FSM_onehot_mstate_q_reg[4]_4 ;
  wire \FSM_onehot_mstate_q_reg[4]_5 ;
  wire \FSM_onehot_mstate_q_reg[4]_6 ;
  wire \FSM_onehot_mstate_q_reg[4]_7 ;
  wire \FSM_onehot_mstate_q_reg[4]_8 ;
  wire [4:0]Q;
  wire \accumulator_q[3]_i_10_n_0 ;
  wire \accumulator_q[3]_i_3_n_0 ;
  wire \accumulator_q_reg[3] ;
  wire \accumulator_q_reg[3]_0 ;
  wire \accumulator_q_reg[3]_1 ;
  wire \accumulator_q_reg[3]_2 ;
  wire \accumulator_q_reg[3]_3 ;
  wire \accumulator_q_reg[3]_4 ;
  wire [0:0]ale_q_reg_0;
  wire ale_q_reg_1;
  wire clk_multi_cycle_s;
  wire \counter_q_reg[7] ;
  wire \counter_q_reg[7]_0 ;
  wire dmem_addr_q;
  wire \dmem_addr_q[5]_i_4_n_0 ;
  wire \dmem_addr_q_reg[5] ;
  wire [7:0]douta;
  wire int_pending_s;
  wire \mnemonic_q_reg[4] ;
  wire \mnemonic_q_reg[4]_0 ;
  wire \mnemonic_q_reg[4]_1 ;
  wire \mnemonic_q_reg[5] ;
  wire \mnemonic_q_reg[5]_0 ;
  wire multi_cycle_q_reg_0;
  wire multi_cycle_q_reg_1;
  wire \opc_opcode_q_reg[3] ;
  wire \opc_opcode_q_reg[4] ;
  wire \opc_opcode_q_reg[5] ;
  wire \opc_opcode_q_reg[5]_0 ;
  wire \opc_opcode_q_reg[6] ;
  wire [5:0]\opc_opcode_q_reg_rep[7] ;
  wire \p1_q[0]_i_3 ;
  wire \p1_q[1]_i_2 ;
  wire \p1_q[1]_i_9 ;
  wire \p1_q[2]_i_15_n_0 ;
  wire \p1_q[2]_i_2 ;
  wire \p1_q[2]_i_2_0 ;
  wire \p1_q[2]_i_3 ;
  wire \p1_q[3]_i_10 ;
  wire \p1_q[4]_i_3 ;
  wire \p1_q[6]_i_10_n_0 ;
  wire \p1_q[6]_i_11_n_0 ;
  wire \p1_q[6]_i_12_n_0 ;
  wire \p1_q[6]_i_25_n_0 ;
  wire \p1_q[6]_i_26_n_0 ;
  wire \p1_q[6]_i_31 ;
  wire \p1_q[6]_i_3_0 ;
  wire \p1_q[6]_i_3_1 ;
  wire \p1_q[6]_i_3_2 ;
  wire \p1_q[6]_i_5 ;
  wire [7:0]\p1_q[7]_i_16 ;
  wire \p1_q[7]_i_16_0 ;
  wire \p1_q[7]_i_44_n_0 ;
  wire \p1_q[7]_i_8 ;
  wire \p1_q[7]_i_8_0 ;
  wire [4:0]\p1_q_reg[7] ;
  wire \p2_o[3]_i_4_n_0 ;
  wire \p2_o[3]_i_5_n_0 ;
  wire \p2_o_reg[0] ;
  wire [0:0]\p2_q_reg[3] ;
  wire \p2_q_reg[3]_0 ;
  wire \p2_q_reg[6] ;
  wire \p2_q_reg[6]_0 ;
  wire \p2_q_reg[6]_1 ;
  wire [1:0]p_0_in;
  wire [0:0]pb_out;
  wire \pmem_addr_q_reg[11] ;
  wire \pmem_addr_q_reg[11]_0 ;
  wire \program_counter_q[7]_i_4_n_0 ;
  wire \program_counter_q[7]_i_8_n_0 ;
  wire \program_counter_q_reg[7] ;
  wire \program_counter_q_reg[7]_0 ;
  wire \program_counter_q_reg[7]_1 ;
  wire \program_counter_q_reg[7]_2 ;
  wire psen_q_reg_0;
  wire psen_q_reg_1;
  wire psen_q_reg_2;
  wire psen_q_reg_3;
  wire psen_q_reg_4;
  wire psen_q_reg_5;
  wire psen_q_reg_6;
  wire psen_q_reg_7;
  wire rd_q_reg_0;
  wire rd_q_reg_1;
  wire rd_q_reg_2;
  wire rd_q_reg_3;
  wire second_cycle_q_reg_0;
  wire second_cycle_q_reg_1;
  wire second_cycle_q_reg_10;
  wire second_cycle_q_reg_11;
  wire second_cycle_q_reg_12;
  wire second_cycle_q_reg_13;
  wire second_cycle_q_reg_14;
  wire second_cycle_q_reg_15;
  wire second_cycle_q_reg_2;
  wire second_cycle_q_reg_3;
  wire [0:0]second_cycle_q_reg_4;
  wire second_cycle_q_reg_5;
  wire second_cycle_q_reg_6;
  wire second_cycle_q_reg_7;
  wire second_cycle_q_reg_8;
  wire second_cycle_q_reg_9;
  wire soundclk;
  wire [6:0]take_branch_q_i_8;
  wire \use_xtal_div.xtal_q[0]_i_1_n_0 ;
  wire \use_xtal_div.xtal_q[1]_i_1_n_0 ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_0 ;
  wire \use_xtal_div.xtal_q_reg[0]_1 ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_2 ;
  wire [0:0]\use_xtal_div.xtal_q_reg[0]_3 ;
  wire \use_xtal_div.xtal_q_reg[1]_0 ;
  wire \use_xtal_div.xtal_q_reg[1]_1 ;

  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_mstate_q_reg[0] 
       (.C(soundclk),
        .CE(\use_xtal_div.xtal_q_reg[1]_0 ),
        .D(Q[4]),
        .PRE(second_cycle_q_reg_15),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[1] 
       (.C(soundclk),
        .CE(\use_xtal_div.xtal_q_reg[1]_0 ),
        .CLR(second_cycle_q_reg_15),
        .D(Q[0]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[2] 
       (.C(soundclk),
        .CE(\use_xtal_div.xtal_q_reg[1]_0 ),
        .CLR(second_cycle_q_reg_15),
        .D(Q[1]),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[3] 
       (.C(soundclk),
        .CE(\use_xtal_div.xtal_q_reg[1]_0 ),
        .CLR(second_cycle_q_reg_15),
        .D(Q[2]),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "mstate5:00100,mstate1:01000,mstate2:10000,mstate3:00001,mstate4:00010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_mstate_q_reg[4] 
       (.C(soundclk),
        .CE(\use_xtal_div.xtal_q_reg[1]_0 ),
        .CLR(second_cycle_q_reg_15),
        .D(Q[3]),
        .Q(Q[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_shadow_q[7]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[1]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[0]_1 ),
        .O(\use_xtal_div.xtal_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000404444444044)) 
    \accumulator_q[3]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .I2(\accumulator_q_reg[3] ),
        .I3(\accumulator_q[3]_i_3_n_0 ),
        .I4(\accumulator_q_reg[3]_0 ),
        .I5(\accumulator_q_reg[3]_1 ),
        .O(\use_xtal_div.xtal_q_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \accumulator_q[3]_i_10 
       (.I0(take_branch_q_i_8[4]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\accumulator_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFE7)) 
    \accumulator_q[3]_i_12 
       (.I0(\accumulator_q_reg[3]_2 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(take_branch_q_i_8[5]),
        .O(\FSM_onehot_mstate_q_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h47FF47FF00FFFFFF)) 
    \accumulator_q[3]_i_3 
       (.I0(\accumulator_q[3]_i_10_n_0 ),
        .I1(\accumulator_q_reg[3]_2 ),
        .I2(\FSM_onehot_mstate_q_reg[4]_5 ),
        .I3(\accumulator_q_reg[3]_3 ),
        .I4(\FSM_onehot_mstate_q_reg[4]_3 ),
        .I5(\accumulator_q_reg[3]_4 ),
        .O(\accumulator_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \accumulator_q[3]_i_7 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(take_branch_q_i_8[3]),
        .O(second_cycle_q_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \addr[7]_i_2 
       (.I0(\FSM_onehot_mstate_q_reg[4]_3 ),
        .I1(\pmem_addr_q_reg[11] ),
        .I2(clk_multi_cycle_s),
        .I3(second_cycle_q_reg_0),
        .O(second_cycle_q_reg_3));
  FDCE ale_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(ale_q_reg_1),
        .Q(ale_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    branch_taken_q_i_3
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \bus_q[7]_i_3 
       (.I0(Q[0]),
        .I1(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I2(Q[2]),
        .I3(second_cycle_q_reg_0),
        .I4(take_branch_q_i_8[0]),
        .I5(take_branch_q_i_8[1]),
        .O(\FSM_onehot_mstate_q_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFAFF7F)) 
    \bus_q[7]_i_7 
       (.I0(second_cycle_q_reg_0),
        .I1(take_branch_q_i_8[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(second_cycle_q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \counter_q[7]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .I2(\counter_q_reg[7] ),
        .I3(\counter_q_reg[7]_0 ),
        .O(\use_xtal_div.xtal_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h888A888888888888)) 
    \dmem_addr_q[5]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[1]_0 ),
        .I1(\dmem_addr_q_reg[5] ),
        .I2(second_cycle_q_reg_0),
        .I3(Q[2]),
        .I4(\dmem_addr_q[5]_i_4_n_0 ),
        .I5(Q[4]),
        .O(dmem_addr_q));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \dmem_addr_q[5]_i_10 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(take_branch_q_i_8[2]),
        .I5(\p1_q_reg[7] [0]),
        .O(\FSM_onehot_mstate_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDFFCCFFCDFFFCFFC)) 
    \dmem_addr_q[5]_i_17 
       (.I0(\FSM_onehot_mstate_q_reg[4]_1 ),
        .I1(\p1_q_reg[7] [3]),
        .I2(\p1_q_reg[7] [2]),
        .I3(\p1_q_reg[7] [4]),
        .I4(\FSM_onehot_mstate_q_reg[0]_4 ),
        .I5(second_cycle_q_reg_5),
        .O(\mnemonic_q_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF9)) 
    \dmem_addr_q[5]_i_21 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(second_cycle_q_reg_0),
        .O(\FSM_onehot_mstate_q_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \dmem_addr_q[5]_i_24 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(take_branch_q_i_8[2]),
        .O(second_cycle_q_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFF1FEF3)) 
    \dmem_addr_q[5]_i_25 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(second_cycle_q_reg_0),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\FSM_onehot_mstate_q_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmem_addr_q[5]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\dmem_addr_q[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    f1_q_i_4
       (.I0(take_branch_q_i_8[4]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\opc_opcode_q_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \inc_sel_q[0]_i_4 
       (.I0(take_branch_q_i_8[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\opc_opcode_q_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    mb_q_i_5
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(\p1_q_reg[7] [3]),
        .I5(take_branch_q_i_8[3]),
        .O(\FSM_onehot_mstate_q_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_63_0_0_i_15
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .O(\FSM_onehot_mstate_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hBF00BF00BFFFBF00)) 
    mem_reg_0_63_0_0_i_9
       (.I0(\FSM_onehot_mstate_q_reg[0]_2 ),
        .I1(take_branch_q_i_8[5]),
        .I2(Q[2]),
        .I3(\p1_q_reg[7] [2]),
        .I4(\FSM_onehot_mstate_q_reg[0]_4 ),
        .I5(\FSM_onehot_mstate_q_reg[4]_1 ),
        .O(\opc_opcode_q_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \mnemonic_q[5]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[1]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(second_cycle_q_reg_0),
        .O(\FSM_onehot_mstate_q_reg[0]_3 ));
  FDCE multi_cycle_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(multi_cycle_q_reg_1),
        .Q(multi_cycle_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[0]_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[2]_2 ),
        .I1(\opc_opcode_q_reg_rep[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[1]_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[2]_2 ),
        .I1(\opc_opcode_q_reg_rep[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[3]_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[2]_2 ),
        .I1(\opc_opcode_q_reg_rep[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[5]_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[2]_2 ),
        .I1(\opc_opcode_q_reg_rep[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[6]_i_1 
       (.I0(\FSM_onehot_mstate_q_reg[2]_2 ),
        .I1(\opc_opcode_q_reg_rep[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \opc_opcode_q_rep[7]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(second_cycle_q_reg_0),
        .I5(\use_xtal_div.xtal_q_reg[1]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \opc_opcode_q_rep[7]_i_2 
       (.I0(\FSM_onehot_mstate_q_reg[2]_2 ),
        .I1(\opc_opcode_q_reg_rep[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \opc_opcode_q_rep[7]_i_3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(second_cycle_q_reg_0),
        .I3(int_pending_s),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_onehot_mstate_q_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \p1_q[0]_i_9 
       (.I0(\p1_q[7]_i_16 [0]),
        .I1(psen_q_reg_0),
        .I2(rd_q_reg_0),
        .I3(\p1_q[0]_i_3 ),
        .I4(\p1_q[2]_i_2 ),
        .I5(douta[0]),
        .O(psen_q_reg_2));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFFFAAEA)) 
    \p1_q[1]_i_14 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[0]),
        .I2(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I3(take_branch_q_i_8[1]),
        .I4(\FSM_onehot_mstate_q_reg[2]_4 ),
        .I5(\p1_q[1]_i_9 ),
        .O(second_cycle_q_reg_10));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \p1_q[1]_i_6 
       (.I0(\p1_q[7]_i_16 [1]),
        .I1(psen_q_reg_0),
        .I2(rd_q_reg_0),
        .I3(\p1_q[1]_i_2 ),
        .I4(\p1_q[2]_i_2 ),
        .I5(douta[1]),
        .O(psen_q_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \p1_q[1]_i_8 
       (.I0(\p1_q[1]_i_9 ),
        .I1(second_cycle_q_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\p2_q_reg[3]_0 ),
        .O(second_cycle_q_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \p1_q[2]_i_15 
       (.I0(int_pending_s),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(second_cycle_q_reg_0),
        .O(\p1_q[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \p1_q[2]_i_19 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(second_cycle_q_reg_0),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \p1_q[2]_i_6 
       (.I0(\p1_q[7]_i_16 [2]),
        .I1(psen_q_reg_0),
        .I2(rd_q_reg_0),
        .I3(\p1_q[2]_i_2_0 ),
        .I4(\p1_q[2]_i_2 ),
        .I5(douta[2]),
        .O(psen_q_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF030301FF)) 
    \p1_q[2]_i_8 
       (.I0(second_cycle_q_reg_0),
        .I1(\FSM_onehot_mstate_q_reg[4]_5 ),
        .I2(\p1_q[2]_i_15_n_0 ),
        .I3(\FSM_onehot_mstate_q_reg[4]_0 ),
        .I4(\p1_q[2]_i_3 ),
        .I5(\p1_q[1]_i_9 ),
        .O(second_cycle_q_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h03020300)) 
    \p1_q[3]_i_14 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(second_cycle_q_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\FSM_onehot_mstate_q_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \p1_q[3]_i_16 
       (.I0(\p1_q[7]_i_16 [3]),
        .I1(psen_q_reg_0),
        .I2(rd_q_reg_0),
        .I3(\p1_q[3]_i_10 ),
        .I4(\p1_q[2]_i_2 ),
        .I5(douta[3]),
        .O(psen_q_reg_4));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \p1_q[4]_i_9 
       (.I0(\p1_q[7]_i_16 [4]),
        .I1(psen_q_reg_0),
        .I2(rd_q_reg_0),
        .I3(\p1_q[4]_i_3 ),
        .I4(\p1_q[2]_i_2 ),
        .I5(douta[4]),
        .O(psen_q_reg_5));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0ACA0)) 
    \p1_q[5]_i_10 
       (.I0(\p1_q[7]_i_16 [5]),
        .I1(rd_q_reg_0),
        .I2(psen_q_reg_0),
        .I3(douta[5]),
        .I4(pb_out),
        .I5(\p1_q[7]_i_16_0 ),
        .O(rd_q_reg_1));
  LUT6 #(
    .INIT(64'h00000004000A0000)) 
    \p1_q[6]_i_10 
       (.I0(\p1_q[6]_i_3_0 ),
        .I1(take_branch_q_i_8[4]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\p1_q[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000E2E2F0F0)) 
    \p1_q[6]_i_11 
       (.I0(\p1_q[6]_i_25_n_0 ),
        .I1(\p1_q[6]_i_3_0 ),
        .I2(\FSM_onehot_mstate_q_reg[4]_1 ),
        .I3(\p1_q[6]_i_26_n_0 ),
        .I4(\p1_q[6]_i_3_1 ),
        .I5(\p1_q[6]_i_3_2 ),
        .O(\p1_q[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000020020)) 
    \p1_q[6]_i_12 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\p1_q[6]_i_3_0 ),
        .O(\p1_q[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h002A00AAAA2AAAAA)) 
    \p1_q[6]_i_23 
       (.I0(\p1_q[6]_i_5 ),
        .I1(\p1_q[2]_i_2 ),
        .I2(douta[6]),
        .I3(psen_q_reg_0),
        .I4(rd_q_reg_0),
        .I5(\p1_q[7]_i_16 [6]),
        .O(psen_q_reg_1));
  LUT6 #(
    .INIT(64'h0100000000020000)) 
    \p1_q[6]_i_25 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(take_branch_q_i_8[3]),
        .I5(second_cycle_q_reg_0),
        .O(\p1_q[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE7)) 
    \p1_q[6]_i_26 
       (.I0(\p1_q[6]_i_3_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(second_cycle_q_reg_0),
        .O(\p1_q[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hCCEECCEEFFFF00F0)) 
    \p1_q[6]_i_3 
       (.I0(\p1_q[6]_i_10_n_0 ),
        .I1(\p1_q[6]_i_11_n_0 ),
        .I2(\p1_q[6]_i_12_n_0 ),
        .I3(\p2_q_reg[6] ),
        .I4(\p2_q_reg[6]_0 ),
        .I5(\p2_q_reg[6]_1 ),
        .O(\opc_opcode_q_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \p1_q[6]_i_32 
       (.I0(take_branch_q_i_8[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\opc_opcode_q_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hCCDFCCCF)) 
    \p1_q[6]_i_33 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(take_branch_q_i_8[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFFFF5F)) 
    \p1_q[6]_i_38 
       (.I0(\program_counter_q_reg[7]_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(second_cycle_q_reg_0),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\FSM_onehot_mstate_q_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \p1_q[6]_i_43 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\FSM_onehot_mstate_q_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hFFFFCCFCAAAAFFFF)) 
    \p1_q[6]_i_44 
       (.I0(second_cycle_q_reg_11),
        .I1(\FSM_onehot_mstate_q_reg[4]_8 ),
        .I2(\p1_q[6]_i_31 ),
        .I3(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I4(\p1_q_reg[7] [4]),
        .I5(\p1_q_reg[7] [3]),
        .O(\mnemonic_q_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \p1_q[7]_i_21 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(second_cycle_q_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p1_q[7]_i_22 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAA80208AAA80000)) 
    \p1_q[7]_i_23 
       (.I0(\p1_q[7]_i_44_n_0 ),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\p1_q[7]_i_8 ),
        .I5(\p1_q[7]_i_8_0 ),
        .O(\FSM_onehot_mstate_q_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0000080008000000)) 
    \p1_q[7]_i_3 
       (.I0(Q[0]),
        .I1(\FSM_onehot_mstate_q_reg[4]_7 ),
        .I2(Q[2]),
        .I3(second_cycle_q_reg_0),
        .I4(\p1_q_reg[7] [1]),
        .I5(\p1_q_reg[7] [4]),
        .O(\FSM_onehot_mstate_q_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0ACA0)) 
    \p1_q[7]_i_38 
       (.I0(\p1_q[7]_i_16 [7]),
        .I1(rd_q_reg_0),
        .I2(psen_q_reg_0),
        .I3(douta[7]),
        .I4(pb_out),
        .I5(\p1_q[7]_i_16_0 ),
        .O(rd_q_reg_2));
  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[7]_i_44 
       (.I0(Q[2]),
        .I1(second_cycle_q_reg_0),
        .O(\p1_q[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \p1_q[7]_i_48 
       (.I0(\p1_q_reg[7] [4]),
        .I1(\p1_q_reg[7] [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000001C00000010)) 
    \p1_q[7]_i_66 
       (.I0(\p1_q_reg[7] [3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(\p1_q_reg[7] [4]),
        .O(\mnemonic_q_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[7]_i_9 
       (.I0(Q[4]),
        .I1(Q[1]),
        .O(\FSM_onehot_mstate_q_reg[4]_7 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \p2_o[3]_i_2 
       (.I0(\FSM_onehot_mstate_q_reg[4]_4 ),
        .I1(second_cycle_q_reg_0),
        .I2(\p2_o_reg[0] ),
        .I3(\p2_o[3]_i_4_n_0 ),
        .I4(\p2_o[3]_i_5_n_0 ),
        .I5(second_cycle_q_reg_3),
        .O(second_cycle_q_reg_2));
  LUT6 #(
    .INIT(64'h000002A8000202A0)) 
    \p2_o[3]_i_4 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(second_cycle_q_reg_0),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\p2_o[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    \p2_o[3]_i_5 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(second_cycle_q_reg_0),
        .I4(\pmem_addr_q_reg[11] ),
        .I5(Q[2]),
        .O(\p2_o[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \p2_q[3]_i_1 
       (.I0(\p2_q_reg[3] ),
        .I1(Q[2]),
        .I2(second_cycle_q_reg_0),
        .I3(\dmem_addr_q[5]_i_4_n_0 ),
        .I4(\use_xtal_div.xtal_q_reg[1]_0 ),
        .I5(\p2_q_reg[3]_0 ),
        .O(\FSM_onehot_mstate_q_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \p2_q[7]_i_2 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(second_cycle_q_reg_12));
  LUT6 #(
    .INIT(64'h00D0FFFF00D000D0)) 
    \pmem_addr_q[11]_i_1 
       (.I0(second_cycle_q_reg_0),
        .I1(\pmem_addr_q_reg[11] ),
        .I2(\use_xtal_div.xtal_q_reg[1]_0 ),
        .I3(\FSM_onehot_mstate_q_reg[0]_1 ),
        .I4(\pmem_addr_q_reg[11]_0 ),
        .I5(\FSM_onehot_mstate_q_reg[4]_5 ),
        .O(second_cycle_q_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \pmem_addr_q[11]_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(\FSM_onehot_mstate_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \pmem_addr_q[11]_i_5 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(second_cycle_q_reg_0),
        .O(\FSM_onehot_mstate_q_reg[4]_5 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \prescaler_q[4]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\use_xtal_div.xtal_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \program_counter_q[10]_i_3 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .I2(\program_counter_q_reg[7] ),
        .I3(\program_counter_q[7]_i_4_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00044444)) 
    \program_counter_q[7]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .I2(\program_counter_q_reg[7] ),
        .I3(\program_counter_q[7]_i_4_n_0 ),
        .I4(\program_counter_q_reg[7]_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hFF00FFEFFFEFFFEF)) 
    \program_counter_q[7]_i_4 
       (.I0(\program_counter_q[7]_i_8_n_0 ),
        .I1(\program_counter_q_reg[7]_1 ),
        .I2(\FSM_onehot_mstate_q_reg[4]_0 ),
        .I3(int_pending_s),
        .I4(second_cycle_q_reg_5),
        .I5(\program_counter_q_reg[7]_2 ),
        .O(\program_counter_q[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \program_counter_q[7]_i_8 
       (.I0(second_cycle_q_reg_0),
        .I1(\pmem_addr_q_reg[11] ),
        .O(\program_counter_q[7]_i_8_n_0 ));
  FDCE psen_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(psen_q_reg_7),
        .Q(psen_q_reg_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \psw_q[3]_i_10 
       (.I0(Q[2]),
        .I1(second_cycle_q_reg_0),
        .I2(take_branch_q_i_8[3]),
        .I3(\p1_q_reg[7] [2]),
        .I4(Q[0]),
        .I5(\FSM_onehot_mstate_q_reg[4]_7 ),
        .O(\FSM_onehot_mstate_q_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \psw_q[3]_i_24 
       (.I0(\p1_q_reg[7] [3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\mnemonic_q_reg[4]_0 ));
  FDCE rd_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(rd_q_reg_3),
        .Q(rd_q_reg_0));
  FDCE second_cycle_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(second_cycle_q_reg_14),
        .Q(second_cycle_q_reg_0));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    take_branch_q_i_18
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(second_cycle_q_reg_0),
        .I5(take_branch_q_i_8[6]),
        .O(\FSM_onehot_mstate_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \temp_req_q[6]_i_3 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\p1_q_reg[7] [1]),
        .O(\FSM_onehot_mstate_q_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \temp_req_q[7]_i_10 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(second_cycle_q_reg_0),
        .I3(Q[4]),
        .I4(Q[1]),
        .O(\FSM_onehot_mstate_q_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \temp_req_q[7]_i_12 
       (.I0(second_cycle_q_reg_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(second_cycle_q_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    \temp_req_q[7]_i_5 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_mstate_q_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    timer_flag_q_i_2
       (.I0(second_cycle_q_reg_0),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(second_cycle_q_reg_5));
  LUT2 #(
    .INIT(4'h1)) 
    \use_xtal_div.xtal_q[0]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .O(\use_xtal_div.xtal_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \use_xtal_div.xtal_q[1]_i_1 
       (.I0(\use_xtal_div.xtal_q_reg[0]_1 ),
        .I1(\use_xtal_div.xtal_q_reg[1]_1 ),
        .O(\use_xtal_div.xtal_q[1]_i_1_n_0 ));
  FDCE \use_xtal_div.xtal_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(\use_xtal_div.xtal_q[0]_i_1_n_0 ),
        .Q(\use_xtal_div.xtal_q_reg[0]_1 ));
  FDCE \use_xtal_div.xtal_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(second_cycle_q_reg_15),
        .D(\use_xtal_div.xtal_q[1]_i_1_n_0 ),
        .Q(\use_xtal_div.xtal_q_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "t48_cond_branch" *) 
module dkong_dkong_system_wrapper_0_0_t48_cond_branch
   (cnd_take_branch_s,
    take_branch_q_reg_0,
    soundclk,
    take_branch_q_reg_1);
  output cnd_take_branch_s;
  input take_branch_q_reg_0;
  input soundclk;
  input take_branch_q_reg_1;

  wire cnd_take_branch_s;
  wire soundclk;
  wire take_branch_q_reg_0;
  wire take_branch_q_reg_1;

  FDCE take_branch_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(take_branch_q_reg_1),
        .D(take_branch_q_reg_0),
        .Q(cnd_take_branch_s));
endmodule

(* ORIG_REF_NAME = "t48_core" *) 
module dkong_dkong_system_wrapper_0_0_t48_core
   (tim_of_s,
    E,
    second_cycle_q_reg,
    multi_cycle_q_reg,
    ale_q_reg,
    psen_q_reg,
    rd_q_reg,
    cnd_take_branch_s,
    cnd_tf_s,
    timer_int_enable_q_reg,
    int_type_q,
    timer_overflow_q_reg,
    ale_q,
    int_q_reg,
    int_enable_q_reg,
    int_in_progress_q_reg,
    mb_q,
    cnd_f1_s,
    branch_taken_q_reg,
    t1_q_reg,
    Q,
    dmem_dout,
    \opc_opcode_q_reg[4] ,
    \FSM_onehot_mstate_q_reg[4] ,
    \FSM_onehot_mstate_q_reg[0] ,
    \FSM_onehot_mstate_q_reg[4]_0 ,
    \mnemonic_q_reg[2] ,
    dmem_addr,
    \use_xtal_div.xtal_q_reg[0] ,
    \use_xtal_div.xtal_q_reg[1] ,
    \mnemonic_q_reg[1] ,
    clk_multi_cycle_s,
    second_cycle_q_reg_0,
    D,
    take_branch_q,
    dmem_we,
    \mnemonic_q_reg[0] ,
    second_cycle_q_reg_1,
    dac_out,
    timer_int_enable_q_reg_0,
    \mnemonic_q_reg[5] ,
    \psw_q_reg[1] ,
    \mnemonic_q_reg[4] ,
    \mnemonic_q_reg[3] ,
    mb_q56_out,
    \FSM_onehot_mstate_q_reg[0]_0 ,
    \opc_opcode_q_reg[5] ,
    \mnemonic_q_reg[5]_0 ,
    \mnemonic_q_reg[0]_0 ,
    \mnemonic_q_reg[2]_0 ,
    branch_taken_s,
    \mnemonic_q_reg[2]_1 ,
    \mnemonic_q_reg[1]_0 ,
    int_in_progress_q,
    timer_flag_q_reg,
    \mnemonic_q_reg[1]_1 ,
    \mnemonic_q_reg[3]_0 ,
    \rom_bank_sel_reg[1] ,
    addra,
    dac_mute,
    soundclk,
    \inc_sel_q_reg[0] ,
    second_cycle_q_reg_2,
    multi_cycle_q_reg_0,
    ale_q_reg_0,
    psen_q_reg_0,
    rd_q_reg_0,
    take_branch_q_reg,
    timer_flag_q_reg_0,
    timer_int_enable_q_reg_1,
    int_type_q_reg,
    timer_overflow_q_reg_0,
    int_q_reg_0,
    int_enable_q_reg_0,
    int_in_progress_q_reg_0,
    mb_q_reg,
    f1_q_reg,
    branch_taken_q_reg_0,
    t1_q_reg_0,
    sfx_port,
    outreg,
    douta,
    \p1_q[7]_i_16 ,
    \in2_reg[6] ,
    \p1_q[6]_i_5 ,
    take_branch_q_i_2,
    \p1_q[0]_i_3 ,
    \p1_q[1]_i_2 ,
    \p1_q[3]_i_10 ,
    \p1_q[4]_i_3 ,
    \p1_q[2]_i_2 );
  output tim_of_s;
  output [0:0]E;
  output second_cycle_q_reg;
  output multi_cycle_q_reg;
  output [0:0]ale_q_reg;
  output psen_q_reg;
  output rd_q_reg;
  output cnd_take_branch_s;
  output cnd_tf_s;
  output timer_int_enable_q_reg;
  output int_type_q;
  output timer_overflow_q_reg;
  output ale_q;
  output int_q_reg;
  output int_enable_q_reg;
  output int_in_progress_q_reg;
  output mb_q;
  output cnd_f1_s;
  output branch_taken_q_reg;
  output t1_q_reg;
  output [4:0]Q;
  output [7:0]dmem_dout;
  output [0:0]\opc_opcode_q_reg[4] ;
  output \FSM_onehot_mstate_q_reg[4] ;
  output \FSM_onehot_mstate_q_reg[0] ;
  output \FSM_onehot_mstate_q_reg[4]_0 ;
  output \mnemonic_q_reg[2] ;
  output [5:0]dmem_addr;
  output \use_xtal_div.xtal_q_reg[0] ;
  output \use_xtal_div.xtal_q_reg[1] ;
  output \mnemonic_q_reg[1] ;
  output clk_multi_cycle_s;
  output second_cycle_q_reg_0;
  output [7:0]D;
  output take_branch_q;
  output dmem_we;
  output \mnemonic_q_reg[0] ;
  output second_cycle_q_reg_1;
  output [7:0]dac_out;
  output timer_int_enable_q_reg_0;
  output \mnemonic_q_reg[5] ;
  output \psw_q_reg[1] ;
  output \mnemonic_q_reg[4] ;
  output \mnemonic_q_reg[3] ;
  output mb_q56_out;
  output \FSM_onehot_mstate_q_reg[0]_0 ;
  output \opc_opcode_q_reg[5] ;
  output \mnemonic_q_reg[5]_0 ;
  output \mnemonic_q_reg[0]_0 ;
  output \mnemonic_q_reg[2]_0 ;
  output branch_taken_s;
  output \mnemonic_q_reg[2]_1 ;
  output \mnemonic_q_reg[1]_0 ;
  output int_in_progress_q;
  output timer_flag_q_reg;
  output \mnemonic_q_reg[1]_1 ;
  output \mnemonic_q_reg[3]_0 ;
  output [0:0]\rom_bank_sel_reg[1] ;
  output [3:0]addra;
  output dac_mute;
  input soundclk;
  input \inc_sel_q_reg[0] ;
  input second_cycle_q_reg_2;
  input multi_cycle_q_reg_0;
  input ale_q_reg_0;
  input psen_q_reg_0;
  input rd_q_reg_0;
  input take_branch_q_reg;
  input timer_flag_q_reg_0;
  input timer_int_enable_q_reg_1;
  input int_type_q_reg;
  input timer_overflow_q_reg_0;
  input int_q_reg_0;
  input int_enable_q_reg_0;
  input int_in_progress_q_reg_0;
  input mb_q_reg;
  input f1_q_reg;
  input branch_taken_q_reg_0;
  input t1_q_reg_0;
  input [3:0]sfx_port;
  input [7:0]outreg;
  input [7:0]douta;
  input [7:0]\p1_q[7]_i_16 ;
  input [1:0]\in2_reg[6] ;
  input \p1_q[6]_i_5 ;
  input take_branch_q_i_2;
  input \p1_q[0]_i_3 ;
  input \p1_q[1]_i_2 ;
  input \p1_q[3]_i_10 ;
  input \p1_q[4]_i_3 ;
  input \p1_q[2]_i_2 ;

  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_onehot_mstate_q_reg[0] ;
  wire \FSM_onehot_mstate_q_reg[0]_0 ;
  wire \FSM_onehot_mstate_q_reg[4] ;
  wire \FSM_onehot_mstate_q_reg[4]_0 ;
  wire [4:0]Q;
  wire [7:3]accumulator_q;
  wire [3:0]addra;
  wire ale_q;
  wire [0:0]ale_q_reg;
  wire ale_q_reg_0;
  wire alu_b_n_1;
  wire alu_b_n_10;
  wire alu_b_n_11;
  wire alu_b_n_12;
  wire alu_b_n_13;
  wire alu_b_n_14;
  wire alu_b_n_15;
  wire alu_b_n_16;
  wire alu_b_n_17;
  wire alu_b_n_18;
  wire alu_b_n_19;
  wire alu_b_n_2;
  wire alu_b_n_20;
  wire alu_b_n_21;
  wire alu_b_n_23;
  wire alu_b_n_24;
  wire alu_b_n_25;
  wire alu_b_n_26;
  wire alu_b_n_27;
  wire alu_b_n_28;
  wire alu_b_n_29;
  wire alu_b_n_3;
  wire alu_b_n_30;
  wire alu_b_n_31;
  wire alu_b_n_32;
  wire alu_b_n_33;
  wire alu_b_n_34;
  wire alu_b_n_36;
  wire alu_b_n_37;
  wire alu_b_n_38;
  wire alu_b_n_39;
  wire alu_b_n_4;
  wire alu_b_n_40;
  wire alu_b_n_41;
  wire alu_b_n_42;
  wire alu_b_n_43;
  wire alu_b_n_5;
  wire alu_b_n_6;
  wire alu_b_n_7;
  wire alu_b_n_8;
  wire alu_b_n_9;
  wire branch_taken_q_reg;
  wire branch_taken_q_reg_0;
  wire branch_taken_s;
  wire bus_q;
  wire clk_multi_cycle_s;
  wire clock_ctrl_b_n_12;
  wire clock_ctrl_b_n_13;
  wire clock_ctrl_b_n_14;
  wire clock_ctrl_b_n_15;
  wire clock_ctrl_b_n_16;
  wire clock_ctrl_b_n_17;
  wire clock_ctrl_b_n_20;
  wire clock_ctrl_b_n_22;
  wire clock_ctrl_b_n_23;
  wire clock_ctrl_b_n_27;
  wire clock_ctrl_b_n_37;
  wire clock_ctrl_b_n_38;
  wire clock_ctrl_b_n_39;
  wire clock_ctrl_b_n_40;
  wire clock_ctrl_b_n_41;
  wire clock_ctrl_b_n_42;
  wire clock_ctrl_b_n_43;
  wire clock_ctrl_b_n_44;
  wire clock_ctrl_b_n_46;
  wire clock_ctrl_b_n_47;
  wire clock_ctrl_b_n_48;
  wire clock_ctrl_b_n_49;
  wire clock_ctrl_b_n_5;
  wire clock_ctrl_b_n_50;
  wire clock_ctrl_b_n_51;
  wire clock_ctrl_b_n_52;
  wire clock_ctrl_b_n_53;
  wire clock_ctrl_b_n_54;
  wire clock_ctrl_b_n_55;
  wire clock_ctrl_b_n_56;
  wire clock_ctrl_b_n_57;
  wire clock_ctrl_b_n_58;
  wire clock_ctrl_b_n_59;
  wire clock_ctrl_b_n_60;
  wire clock_ctrl_b_n_62;
  wire clock_ctrl_b_n_64;
  wire clock_ctrl_b_n_65;
  wire clock_ctrl_b_n_66;
  wire clock_ctrl_b_n_67;
  wire clock_ctrl_b_n_68;
  wire clock_ctrl_b_n_69;
  wire clock_ctrl_b_n_70;
  wire clock_ctrl_b_n_71;
  wire clock_ctrl_b_n_72;
  wire clock_ctrl_b_n_73;
  wire clock_ctrl_b_n_74;
  wire clock_ctrl_b_n_75;
  wire clock_ctrl_b_n_76;
  wire clock_ctrl_b_n_77;
  wire clock_ctrl_b_n_78;
  wire clock_ctrl_b_n_79;
  wire clock_ctrl_b_n_80;
  wire clock_ctrl_b_n_81;
  wire clock_ctrl_b_n_82;
  wire clock_ctrl_b_n_83;
  wire [2:1]cnd_comp_value_s;
  wire cnd_f1_s;
  wire cnd_take_branch_s;
  wire cnd_tf_s;
  wire counter_q;
  wire [7:0]counter_q_reg;
  wire dac_mute;
  wire [7:0]dac_out;
  wire data0;
  wire decoder_b_n_104;
  wire decoder_b_n_105;
  wire decoder_b_n_107;
  wire decoder_b_n_108;
  wire decoder_b_n_109;
  wire decoder_b_n_11;
  wire decoder_b_n_110;
  wire decoder_b_n_111;
  wire decoder_b_n_112;
  wire decoder_b_n_113;
  wire decoder_b_n_115;
  wire decoder_b_n_117;
  wire decoder_b_n_118;
  wire decoder_b_n_119;
  wire decoder_b_n_12;
  wire decoder_b_n_120;
  wire decoder_b_n_121;
  wire decoder_b_n_125;
  wire decoder_b_n_129;
  wire decoder_b_n_13;
  wire decoder_b_n_130;
  wire decoder_b_n_131;
  wire decoder_b_n_132;
  wire decoder_b_n_135;
  wire decoder_b_n_139;
  wire decoder_b_n_14;
  wire decoder_b_n_141;
  wire decoder_b_n_144;
  wire decoder_b_n_146;
  wire decoder_b_n_147;
  wire decoder_b_n_148;
  wire decoder_b_n_149;
  wire decoder_b_n_15;
  wire decoder_b_n_150;
  wire decoder_b_n_151;
  wire decoder_b_n_152;
  wire decoder_b_n_153;
  wire decoder_b_n_154;
  wire decoder_b_n_155;
  wire decoder_b_n_156;
  wire decoder_b_n_157;
  wire decoder_b_n_16;
  wire decoder_b_n_17;
  wire decoder_b_n_18;
  wire decoder_b_n_27;
  wire decoder_b_n_29;
  wire decoder_b_n_30;
  wire decoder_b_n_31;
  wire decoder_b_n_32;
  wire decoder_b_n_33;
  wire decoder_b_n_34;
  wire decoder_b_n_35;
  wire decoder_b_n_36;
  wire decoder_b_n_38;
  wire decoder_b_n_45;
  wire decoder_b_n_46;
  wire decoder_b_n_47;
  wire decoder_b_n_48;
  wire decoder_b_n_49;
  wire decoder_b_n_50;
  wire decoder_b_n_51;
  wire decoder_b_n_52;
  wire decoder_b_n_53;
  wire decoder_b_n_54;
  wire decoder_b_n_55;
  wire decoder_b_n_58;
  wire decoder_b_n_62;
  wire decoder_b_n_63;
  wire decoder_b_n_64;
  wire decoder_b_n_65;
  wire decoder_b_n_71;
  wire decoder_b_n_83;
  wire decoder_b_n_84;
  wire decoder_b_n_85;
  wire decoder_b_n_86;
  wire decoder_b_n_87;
  wire decoder_b_n_88;
  wire decoder_b_n_89;
  wire decoder_b_n_90;
  wire [5:0]dmem_addr;
  wire dmem_addr_q;
  wire [5:0]dmem_addr_s;
  wire dmem_ctrl_b_n_0;
  wire dmem_ctrl_b_n_1;
  wire dmem_ctrl_b_n_2;
  wire dmem_ctrl_b_n_3;
  wire dmem_ctrl_b_n_4;
  wire dmem_ctrl_b_n_5;
  wire dmem_ctrl_b_n_6;
  wire [7:0]dmem_dout;
  wire dmem_we;
  wire [7:0]douta;
  wire f1_q_reg;
  wire [1:0]\in2_reg[6] ;
  wire \inc_sel_q_reg[0] ;
  wire int_enable_q_reg;
  wire int_enable_q_reg_0;
  wire int_in_progress_q;
  wire int_in_progress_q_reg;
  wire int_in_progress_q_reg_0;
  wire int_pending_s;
  wire int_q_reg;
  wire int_q_reg_0;
  wire int_type_q;
  wire int_type_q_reg;
  wire mb_q;
  wire mb_q56_out;
  wire mb_q_reg;
  wire mnemonic_q;
  wire \mnemonic_q_reg[0] ;
  wire \mnemonic_q_reg[0]_0 ;
  wire \mnemonic_q_reg[1] ;
  wire \mnemonic_q_reg[1]_0 ;
  wire \mnemonic_q_reg[1]_1 ;
  wire \mnemonic_q_reg[2] ;
  wire \mnemonic_q_reg[2]_0 ;
  wire \mnemonic_q_reg[2]_1 ;
  wire \mnemonic_q_reg[3] ;
  wire \mnemonic_q_reg[3]_0 ;
  wire \mnemonic_q_reg[4] ;
  wire \mnemonic_q_reg[5] ;
  wire \mnemonic_q_reg[5]_0 ;
  wire multi_cycle_q_reg;
  wire multi_cycle_q_reg_0;
  wire [0:0]\opc_opcode_q_reg[4] ;
  wire \opc_opcode_q_reg[5] ;
  wire [7:0]outreg;
  wire p1_q;
  wire \p1_q[0]_i_3 ;
  wire \p1_q[1]_i_2 ;
  wire \p1_q[2]_i_2 ;
  wire \p1_q[3]_i_10 ;
  wire \p1_q[4]_i_3 ;
  wire \p1_q[6]_i_5 ;
  wire [7:0]\p1_q[7]_i_16 ;
  wire [7:0]p2_q;
  wire p_0_in;
  wire [10:7]p_0_in_0;
  wire [7:3]p_0_in_1;
  wire p_0_in_3;
  wire [6:0]p_0_in__1;
  wire p_1_in;
  wire p_1_in17_in;
  wire [0:0]p_1_in_2;
  wire [6:6]pb_out;
  wire pmem_addr_q;
  wire [7:0]pmem_addr_s;
  wire pmem_ctrl_b_n_11;
  wire pmem_ctrl_b_n_20;
  wire pmem_ctrl_b_n_21;
  wire pmem_ctrl_b_n_22;
  wire pmem_ctrl_b_n_23;
  wire pmem_ctrl_b_n_24;
  wire pmem_ctrl_b_n_25;
  wire pmem_ctrl_b_n_26;
  wire pmem_ctrl_b_n_27;
  wire prescaler_q;
  wire [11:0]program_counter_q;
  wire psen_q_reg;
  wire psen_q_reg_0;
  wire psw_aux_carry_s;
  wire psw_b_n_4;
  wire psw_b_n_5;
  wire psw_b_n_6;
  wire psw_b_n_7;
  wire psw_b_n_8;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q_reg[1] ;
  wire rd_q_reg;
  wire rd_q_reg_0;
  wire [0:0]\rom_bank_sel_reg[1] ;
  wire second_cycle_q_reg;
  wire second_cycle_q_reg_0;
  wire second_cycle_q_reg_1;
  wire second_cycle_q_reg_2;
  wire [3:0]sfx_port;
  wire soundclk;
  wire t1_q_reg;
  wire t1_q_reg_0;
  wire take_branch_q;
  wire take_branch_q_i_2;
  wire take_branch_q_reg;
  wire temp_req_q;
  wire tim_of_s;
  wire tim_start_t_s;
  wire timer_flag_q_reg;
  wire timer_flag_q_reg_0;
  wire timer_int_enable_q_reg;
  wire timer_int_enable_q_reg_0;
  wire timer_int_enable_q_reg_1;
  wire timer_overflow_q_reg;
  wire timer_overflow_q_reg_0;
  wire \use_db_bus.db_bus_b_n_0 ;
  wire \use_db_bus.db_bus_b_n_1 ;
  wire \use_db_bus.db_bus_b_n_2 ;
  wire \use_db_bus.db_bus_b_n_3 ;
  wire \use_db_bus.db_bus_b_n_4 ;
  wire \use_db_bus.db_bus_b_n_5 ;
  wire \use_db_bus.db_bus_b_n_6 ;
  wire \use_db_bus.db_bus_b_n_7 ;
  wire \use_p2.p2_b_n_10 ;
  wire \use_timer.timer_b_n_13 ;
  wire \use_timer.timer_b_n_14 ;
  wire \use_timer.timer_b_n_15 ;
  wire \use_timer.timer_b_n_2 ;
  wire \use_timer.timer_b_n_3 ;
  wire \use_timer.timer_b_n_4 ;
  wire \use_xtal_div.xtal_q_reg[0] ;
  wire \use_xtal_div.xtal_q_reg[1] ;

  dkong_dkong_system_wrapper_0_0_t48_alu alu_b
       (.D({decoder_b_n_11,decoder_b_n_12,decoder_b_n_13,decoder_b_n_14,decoder_b_n_15,decoder_b_n_16,decoder_b_n_17,decoder_b_n_18}),
        .E(temp_req_q),
        .O({alu_b_n_19,alu_b_n_20,alu_b_n_21,p_0_in}),
        .Q({p_1_in,alu_b_n_1,alu_b_n_2,alu_b_n_3,alu_b_n_4,alu_b_n_5,alu_b_n_6,alu_b_n_7}),
        .S({decoder_b_n_53,decoder_b_n_54,decoder_b_n_55}),
        .\accu_shadow_q_reg[0]_0 (alu_b_n_10),
        .\accu_shadow_q_reg[1]_0 (alu_b_n_15),
        .\accu_shadow_q_reg[2]_0 (alu_b_n_11),
        .\accu_shadow_q_reg[3]_0 (alu_b_n_12),
        .\accu_shadow_q_reg[3]_1 ({alu_b_n_31,alu_b_n_32,alu_b_n_33,alu_b_n_34}),
        .\accu_shadow_q_reg[3]_2 (\inc_sel_q_reg[0] ),
        .\accu_shadow_q_reg[4]_0 (alu_b_n_13),
        .\accu_shadow_q_reg[5]_0 (alu_b_n_14),
        .\accu_shadow_q_reg[6]_0 (alu_b_n_9),
        .\accu_shadow_q_reg[7]_0 (alu_b_n_16),
        .\accu_shadow_q_reg[7]_1 (data0),
        .\accu_shadow_q_reg[7]_2 (E),
        .\accu_shadow_q_reg[7]_3 ({decoder_b_n_83,decoder_b_n_84,decoder_b_n_85,decoder_b_n_86,decoder_b_n_87,decoder_b_n_88,decoder_b_n_89,decoder_b_n_90}),
        .\accumulator_q_reg[7]_0 ({alu_b_n_36,alu_b_n_37,alu_b_n_38,alu_b_n_39,alu_b_n_40,alu_b_n_41,alu_b_n_42,alu_b_n_43}),
        .\accumulator_q_reg[7]_1 ({accumulator_q[7],accumulator_q[3]}),
        .\accumulator_q_reg[7]_2 (dmem_dout),
        .\p1_q[0]_i_5 (decoder_b_n_48),
        .\p1_q[2]_i_4 (decoder_b_n_46),
        .\p1_q[2]_i_4_0 (decoder_b_n_47),
        .\p1_q[6]_i_14 (\FSM_onehot_mstate_q_reg[4]_0 ),
        .\p1_q[7]_i_25 (decoder_b_n_139),
        .\p1_q[7]_i_38 (\in2_reg[6] ),
        .\p1_q[7]_i_6 (psw_b_n_8),
        .\p1_q_reg[3]_i_15_0 (decoder_b_n_125),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_carry_s(psw_carry_s),
        .\psw_q[3]_i_20 (decoder_b_n_45),
        .\psw_q_reg[2] (alu_b_n_8),
        .\rom_bank_sel_reg[0] (alu_b_n_17),
        .soundclk(soundclk),
        .take_branch_q_i_37({decoder_b_n_49,decoder_b_n_50,decoder_b_n_51,decoder_b_n_52}),
        .\temp_req_q_reg[4]_0 (alu_b_n_18),
        .\temp_req_q_reg[7]_0 ({alu_b_n_23,alu_b_n_24,alu_b_n_25,alu_b_n_26,alu_b_n_27,alu_b_n_28,alu_b_n_29,alu_b_n_30}));
  dkong_dkong_system_wrapper_0_0_t48_clock_ctrl clock_ctrl_b
       (.D({clock_ctrl_b_n_37,clock_ctrl_b_n_38,clock_ctrl_b_n_39,clock_ctrl_b_n_40,clock_ctrl_b_n_41,clock_ctrl_b_n_42}),
        .E(clock_ctrl_b_n_5),
        .\FSM_onehot_mstate_q_reg[0]_0 (clock_ctrl_b_n_16),
        .\FSM_onehot_mstate_q_reg[0]_1 (\FSM_onehot_mstate_q_reg[0] ),
        .\FSM_onehot_mstate_q_reg[0]_10 (clock_ctrl_b_n_72),
        .\FSM_onehot_mstate_q_reg[0]_11 (clock_ctrl_b_n_73),
        .\FSM_onehot_mstate_q_reg[0]_2 (clock_ctrl_b_n_22),
        .\FSM_onehot_mstate_q_reg[0]_3 (mnemonic_q),
        .\FSM_onehot_mstate_q_reg[0]_4 (clock_ctrl_b_n_49),
        .\FSM_onehot_mstate_q_reg[0]_5 (clock_ctrl_b_n_51),
        .\FSM_onehot_mstate_q_reg[0]_6 (clock_ctrl_b_n_52),
        .\FSM_onehot_mstate_q_reg[0]_7 (clock_ctrl_b_n_53),
        .\FSM_onehot_mstate_q_reg[0]_8 (clock_ctrl_b_n_58),
        .\FSM_onehot_mstate_q_reg[0]_9 (\FSM_onehot_mstate_q_reg[0]_0 ),
        .\FSM_onehot_mstate_q_reg[2]_0 (clock_ctrl_b_n_20),
        .\FSM_onehot_mstate_q_reg[2]_1 (p_0_in_1[3]),
        .\FSM_onehot_mstate_q_reg[2]_2 (clock_ctrl_b_n_43),
        .\FSM_onehot_mstate_q_reg[2]_3 (clock_ctrl_b_n_59),
        .\FSM_onehot_mstate_q_reg[2]_4 (clock_ctrl_b_n_67),
        .\FSM_onehot_mstate_q_reg[2]_5 (clock_ctrl_b_n_71),
        .\FSM_onehot_mstate_q_reg[4]_0 (clock_ctrl_b_n_12),
        .\FSM_onehot_mstate_q_reg[4]_1 (clock_ctrl_b_n_14),
        .\FSM_onehot_mstate_q_reg[4]_2 (clock_ctrl_b_n_15),
        .\FSM_onehot_mstate_q_reg[4]_3 (\FSM_onehot_mstate_q_reg[4]_0 ),
        .\FSM_onehot_mstate_q_reg[4]_4 (\FSM_onehot_mstate_q_reg[4] ),
        .\FSM_onehot_mstate_q_reg[4]_5 (clock_ctrl_b_n_27),
        .\FSM_onehot_mstate_q_reg[4]_6 (clock_ctrl_b_n_47),
        .\FSM_onehot_mstate_q_reg[4]_7 (clock_ctrl_b_n_66),
        .\FSM_onehot_mstate_q_reg[4]_8 (clock_ctrl_b_n_70),
        .Q(Q),
        .\accumulator_q_reg[3] (decoder_b_n_117),
        .\accumulator_q_reg[3]_0 (decoder_b_n_141),
        .\accumulator_q_reg[3]_1 (decoder_b_n_121),
        .\accumulator_q_reg[3]_2 (decoder_b_n_119),
        .\accumulator_q_reg[3]_3 (decoder_b_n_120),
        .\accumulator_q_reg[3]_4 (decoder_b_n_118),
        .ale_q_reg_0(ale_q_reg),
        .ale_q_reg_1(ale_q_reg_0),
        .clk_multi_cycle_s(clk_multi_cycle_s),
        .\counter_q_reg[7] (decoder_b_n_104),
        .\counter_q_reg[7]_0 (\use_timer.timer_b_n_13 ),
        .dmem_addr_q(dmem_addr_q),
        .\dmem_addr_q_reg[5] (decoder_b_n_108),
        .douta(douta),
        .int_pending_s(int_pending_s),
        .\mnemonic_q_reg[4] (clock_ctrl_b_n_48),
        .\mnemonic_q_reg[4]_0 (clock_ctrl_b_n_62),
        .\mnemonic_q_reg[4]_1 (clock_ctrl_b_n_64),
        .\mnemonic_q_reg[5] (clock_ctrl_b_n_68),
        .\mnemonic_q_reg[5]_0 (clock_ctrl_b_n_76),
        .multi_cycle_q_reg_0(multi_cycle_q_reg),
        .multi_cycle_q_reg_1(multi_cycle_q_reg_0),
        .\opc_opcode_q_reg[3] (clock_ctrl_b_n_17),
        .\opc_opcode_q_reg[4] (clock_ctrl_b_n_60),
        .\opc_opcode_q_reg[5] (clock_ctrl_b_n_44),
        .\opc_opcode_q_reg[5]_0 (\opc_opcode_q_reg[5] ),
        .\opc_opcode_q_reg[6] (clock_ctrl_b_n_50),
        .\opc_opcode_q_reg_rep[7] ({dmem_dout[7:5],dmem_dout[3],dmem_dout[1:0]}),
        .\p1_q[0]_i_3 (\p1_q[0]_i_3 ),
        .\p1_q[1]_i_2 (\p1_q[1]_i_2 ),
        .\p1_q[1]_i_9 (decoder_b_n_63),
        .\p1_q[2]_i_2 (\use_p2.p2_b_n_10 ),
        .\p1_q[2]_i_2_0 (\p1_q[2]_i_2 ),
        .\p1_q[2]_i_3 (decoder_b_n_112),
        .\p1_q[3]_i_10 (\p1_q[3]_i_10 ),
        .\p1_q[4]_i_3 (\p1_q[4]_i_3 ),
        .\p1_q[6]_i_31 (decoder_b_n_111),
        .\p1_q[6]_i_3_0 (decoder_b_n_132),
        .\p1_q[6]_i_3_1 (decoder_b_n_131),
        .\p1_q[6]_i_3_2 (decoder_b_n_130),
        .\p1_q[6]_i_5 (decoder_b_n_109),
        .\p1_q[7]_i_16 (\p1_q[7]_i_16 ),
        .\p1_q[7]_i_16_0 (alu_b_n_17),
        .\p1_q[7]_i_8 (decoder_b_n_38),
        .\p1_q[7]_i_8_0 (decoder_b_n_36),
        .\p1_q_reg[7] ({decoder_b_n_30,decoder_b_n_31,decoder_b_n_32,decoder_b_n_33,decoder_b_n_34}),
        .\p2_o_reg[0] (decoder_b_n_35),
        .\p2_q_reg[3] (p_0_in_1[7]),
        .\p2_q_reg[3]_0 (decoder_b_n_64),
        .\p2_q_reg[6] (decoder_b_n_135),
        .\p2_q_reg[6]_0 (decoder_b_n_129),
        .\p2_q_reg[6]_1 (decoder_b_n_144),
        .p_0_in({p_0_in_0[10],p_0_in_0[7]}),
        .pb_out(pb_out),
        .\pmem_addr_q_reg[11] (decoder_b_n_65),
        .\pmem_addr_q_reg[11]_0 (decoder_b_n_71),
        .\program_counter_q_reg[7] (decoder_b_n_115),
        .\program_counter_q_reg[7]_0 (decoder_b_n_107),
        .\program_counter_q_reg[7]_1 (branch_taken_q_reg),
        .\program_counter_q_reg[7]_2 (decoder_b_n_27),
        .psen_q_reg_0(psen_q_reg),
        .psen_q_reg_1(clock_ctrl_b_n_55),
        .psen_q_reg_2(clock_ctrl_b_n_77),
        .psen_q_reg_3(clock_ctrl_b_n_78),
        .psen_q_reg_4(clock_ctrl_b_n_79),
        .psen_q_reg_5(clock_ctrl_b_n_80),
        .psen_q_reg_6(clock_ctrl_b_n_83),
        .psen_q_reg_7(psen_q_reg_0),
        .rd_q_reg_0(rd_q_reg),
        .rd_q_reg_1(clock_ctrl_b_n_81),
        .rd_q_reg_2(clock_ctrl_b_n_82),
        .rd_q_reg_3(rd_q_reg_0),
        .second_cycle_q_reg_0(second_cycle_q_reg),
        .second_cycle_q_reg_1(clock_ctrl_b_n_13),
        .second_cycle_q_reg_10(clock_ctrl_b_n_65),
        .second_cycle_q_reg_11(clock_ctrl_b_n_69),
        .second_cycle_q_reg_12(clock_ctrl_b_n_74),
        .second_cycle_q_reg_13(clock_ctrl_b_n_75),
        .second_cycle_q_reg_14(second_cycle_q_reg_2),
        .second_cycle_q_reg_15(\inc_sel_q_reg[0] ),
        .second_cycle_q_reg_2(clock_ctrl_b_n_23),
        .second_cycle_q_reg_3(second_cycle_q_reg_0),
        .second_cycle_q_reg_4(pmem_addr_q),
        .second_cycle_q_reg_5(second_cycle_q_reg_1),
        .second_cycle_q_reg_6(clock_ctrl_b_n_46),
        .second_cycle_q_reg_7(clock_ctrl_b_n_54),
        .second_cycle_q_reg_8(clock_ctrl_b_n_56),
        .second_cycle_q_reg_9(clock_ctrl_b_n_57),
        .soundclk(soundclk),
        .take_branch_q_i_8({cnd_comp_value_s,decoder_b_n_58,\opc_opcode_q_reg[4] ,p_0_in_3,p_1_in17_in,decoder_b_n_62}),
        .\use_xtal_div.xtal_q_reg[0]_0 (prescaler_q),
        .\use_xtal_div.xtal_q_reg[0]_1 (\use_xtal_div.xtal_q_reg[0] ),
        .\use_xtal_div.xtal_q_reg[0]_2 (counter_q),
        .\use_xtal_div.xtal_q_reg[0]_3 (accumulator_q[3]),
        .\use_xtal_div.xtal_q_reg[1]_0 (E),
        .\use_xtal_div.xtal_q_reg[1]_1 (\use_xtal_div.xtal_q_reg[1] ));
  dkong_dkong_system_wrapper_0_0_t48_cond_branch cond_branch_b
       (.cnd_take_branch_s(cnd_take_branch_s),
        .soundclk(soundclk),
        .take_branch_q_reg_0(take_branch_q_reg),
        .take_branch_q_reg_1(\inc_sel_q_reg[0] ));
  dkong_dkong_system_wrapper_0_0_t48_decoder decoder_b
       (.D({decoder_b_n_11,decoder_b_n_12,decoder_b_n_13,decoder_b_n_14,decoder_b_n_15,decoder_b_n_16,decoder_b_n_17,decoder_b_n_18}),
        .E(p_0_in_1[7]),
        .\FSM_onehot_int_state_q_reg[1] (decoder_b_n_109),
        .\FSM_onehot_mstate_q_reg[0] (decoder_b_n_129),
        .\FSM_onehot_mstate_q_reg[4] (decoder_b_n_121),
        .O({alu_b_n_19,alu_b_n_20,alu_b_n_21,p_0_in}),
        .Q({decoder_b_n_30,decoder_b_n_31,decoder_b_n_32,decoder_b_n_33,decoder_b_n_34}),
        .S({decoder_b_n_53,decoder_b_n_54,decoder_b_n_55}),
        .\accu_shadow_q_reg[7] ({decoder_b_n_49,decoder_b_n_50,decoder_b_n_51,decoder_b_n_52}),
        .\accu_shadow_q_reg[7]_0 ({alu_b_n_36,alu_b_n_37,alu_b_n_38,alu_b_n_39,alu_b_n_40,alu_b_n_41,alu_b_n_42,alu_b_n_43}),
        .\accumulator_q[3]_i_5_0 (clock_ctrl_b_n_58),
        .\accumulator_q_reg[3] (\FSM_onehot_mstate_q_reg[4] ),
        .\accumulator_q_reg[3]_0 (clock_ctrl_b_n_56),
        .\accumulator_q_reg[7] ({decoder_b_n_83,decoder_b_n_84,decoder_b_n_85,decoder_b_n_86,decoder_b_n_87,decoder_b_n_88,decoder_b_n_89,decoder_b_n_90}),
        .\accumulator_q_reg[7]_0 (accumulator_q[3]),
        .ale_q(ale_q),
        .ale_q_reg(\inc_sel_q_reg[0] ),
        .ale_q_reg_0(ale_q_reg),
        .branch_taken_q_reg_0(branch_taken_q_reg),
        .branch_taken_q_reg_1(branch_taken_q_reg_0),
        .branch_taken_s(branch_taken_s),
        .\bus_q[7]_i_5_0 (clock_ctrl_b_n_13),
        .\bus_q_reg[7] (clock_ctrl_b_n_73),
        .\bus_q_reg[7]_0 (clock_ctrl_b_n_14),
        .clk_multi_cycle_s(clk_multi_cycle_s),
        .cnd_f1_s(cnd_f1_s),
        .cnd_take_branch_s(cnd_take_branch_s),
        .cnd_tf_s(cnd_tf_s),
        .\counter_q_reg[4] (\use_timer.timer_b_n_15 ),
        .\counter_q_reg[5] (\use_timer.timer_b_n_14 ),
        .\counter_q_reg[6] ({p_0_in__1[6:4],p_0_in__1[1:0]}),
        .\counter_q_reg[6]_0 (\use_timer.timer_b_n_4 ),
        .dac_out(dac_out),
        .dmem_addr(dmem_addr),
        .dmem_addr_q(dmem_addr_q),
        .\dmem_addr_q[5]_i_3_0 (clock_ctrl_b_n_59),
        .\dmem_addr_q[5]_i_5_0 (clock_ctrl_b_n_17),
        .\dmem_addr_q[5]_i_5_1 (clock_ctrl_b_n_69),
        .\dmem_addr_q[5]_i_8_0 (clock_ctrl_b_n_51),
        .\dmem_addr_q_reg[2] (clock_ctrl_b_n_48),
        .\dmem_addr_q_reg[3] (dmem_ctrl_b_n_0),
        .\dmem_addr_q_reg[5] (dmem_addr_s),
        .\dmem_addr_q_reg[5]_0 ({dmem_ctrl_b_n_1,dmem_ctrl_b_n_2,dmem_ctrl_b_n_3,dmem_ctrl_b_n_4,dmem_ctrl_b_n_5,dmem_ctrl_b_n_6}),
        .\dmem_addr_q_reg[5]_1 (clock_ctrl_b_n_16),
        .dmem_we(dmem_we),
        .f1_q_reg_0(f1_q_reg),
        .\inc_sel_q_reg[0] (decoder_b_n_157),
        .\inc_sel_q_reg[0]_0 (clock_ctrl_b_n_60),
        .\inc_sel_q_reg[0]_1 (\use_timer.timer_b_n_3 ),
        .\inc_sel_q_reg[1] (\use_timer.timer_b_n_2 ),
        .int_enable_q_reg(int_enable_q_reg),
        .int_enable_q_reg_0(int_enable_q_reg_0),
        .int_in_progress_q(int_in_progress_q),
        .int_in_progress_q_reg(int_in_progress_q_reg),
        .int_in_progress_q_reg_0(int_in_progress_q_reg_0),
        .int_in_progress_q_reg_1(clock_ctrl_b_n_71),
        .int_pending_s(int_pending_s),
        .int_q_reg(int_q_reg),
        .int_q_reg_0(int_q_reg_0),
        .int_type_q(int_type_q),
        .int_type_q_reg(int_type_q_reg),
        .mb_q(mb_q),
        .mb_q56_out(mb_q56_out),
        .mb_q_reg_0(mb_q_reg),
        .\mnemonic_q_reg[0]_0 (decoder_b_n_35),
        .\mnemonic_q_reg[0]_1 (decoder_b_n_63),
        .\mnemonic_q_reg[0]_2 (decoder_b_n_64),
        .\mnemonic_q_reg[0]_3 (decoder_b_n_65),
        .\mnemonic_q_reg[0]_4 (decoder_b_n_71),
        .\mnemonic_q_reg[0]_5 (\mnemonic_q_reg[0] ),
        .\mnemonic_q_reg[0]_6 (decoder_b_n_112),
        .\mnemonic_q_reg[0]_7 (decoder_b_n_119),
        .\mnemonic_q_reg[0]_8 (\mnemonic_q_reg[0]_0 ),
        .\mnemonic_q_reg[0]_9 (decoder_b_n_141),
        .\mnemonic_q_reg[1]_0 (decoder_b_n_29),
        .\mnemonic_q_reg[1]_1 (decoder_b_n_36),
        .\mnemonic_q_reg[1]_2 (decoder_b_n_46),
        .\mnemonic_q_reg[1]_3 (\mnemonic_q_reg[1] ),
        .\mnemonic_q_reg[1]_4 (decoder_b_n_110),
        .\mnemonic_q_reg[1]_5 (\mnemonic_q_reg[1]_0 ),
        .\mnemonic_q_reg[1]_6 (\mnemonic_q_reg[1]_1 ),
        .\mnemonic_q_reg[2]_0 (\mnemonic_q_reg[2] ),
        .\mnemonic_q_reg[2]_1 (decoder_b_n_45),
        .\mnemonic_q_reg[2]_2 (decoder_b_n_105),
        .\mnemonic_q_reg[2]_3 (decoder_b_n_131),
        .\mnemonic_q_reg[2]_4 (\mnemonic_q_reg[2]_0 ),
        .\mnemonic_q_reg[2]_5 (\mnemonic_q_reg[2]_1 ),
        .\mnemonic_q_reg[2]_6 (decoder_b_n_139),
        .\mnemonic_q_reg[3]_0 (decoder_b_n_113),
        .\mnemonic_q_reg[3]_1 (decoder_b_n_117),
        .\mnemonic_q_reg[3]_2 (decoder_b_n_118),
        .\mnemonic_q_reg[3]_3 (\mnemonic_q_reg[3] ),
        .\mnemonic_q_reg[3]_4 (decoder_b_n_132),
        .\mnemonic_q_reg[3]_5 (decoder_b_n_135),
        .\mnemonic_q_reg[3]_6 (\mnemonic_q_reg[3]_0 ),
        .\mnemonic_q_reg[4]_0 (decoder_b_n_27),
        .\mnemonic_q_reg[4]_1 (decoder_b_n_38),
        .\mnemonic_q_reg[4]_2 (bus_q),
        .\mnemonic_q_reg[4]_3 (\mnemonic_q_reg[4] ),
        .\mnemonic_q_reg[4]_4 (decoder_b_n_144),
        .\mnemonic_q_reg[5]_0 (decoder_b_n_47),
        .\mnemonic_q_reg[5]_1 (decoder_b_n_108),
        .\mnemonic_q_reg[5]_2 (decoder_b_n_115),
        .\mnemonic_q_reg[5]_3 (\mnemonic_q_reg[5] ),
        .\mnemonic_q_reg[5]_4 (decoder_b_n_120),
        .\mnemonic_q_reg[5]_5 (\mnemonic_q_reg[5]_0 ),
        .\mnemonic_q_reg[5]_6 (decoder_b_n_130),
        .\mnemonic_q_reg[5]_7 (mnemonic_q),
        .\opc_opcode_q_reg[0]_0 (p1_q),
        .\opc_opcode_q_reg[0]_1 (clock_ctrl_b_n_5),
        .\opc_opcode_q_reg[2]_0 (decoder_b_n_111),
        .\opc_opcode_q_reg[2]_1 (clock_ctrl_b_n_43),
        .\opc_opcode_q_reg[4]_0 (accumulator_q[7]),
        .\opc_opcode_q_reg[4]_1 (decoder_b_n_125),
        .\opc_opcode_q_reg[4]_2 (decoder_b_n_156),
        .\opc_opcode_q_reg[5]_0 (decoder_b_n_104),
        .\opc_opcode_q_reg[7]_0 ({cnd_comp_value_s,decoder_b_n_58,\opc_opcode_q_reg[4] ,p_0_in_3,p_1_in17_in,decoder_b_n_62}),
        .\opc_opcode_q_reg_rep[7]_0 ({clock_ctrl_b_n_37,clock_ctrl_b_n_38,clock_ctrl_b_n_39,clock_ctrl_b_n_40,clock_ctrl_b_n_41,clock_ctrl_b_n_42}),
        .outreg(outreg),
        .\outreg_reg[7] (dmem_dout),
        .\outreg_reg[7]_0 (clock_ctrl_b_n_50),
        .\p1_q[0]_i_2_0 (psw_b_n_7),
        .\p1_q[0]_i_3 (pmem_ctrl_b_n_20),
        .\p1_q[1]_i_2 (pmem_ctrl_b_n_22),
        .\p1_q[1]_i_3 (clock_ctrl_b_n_65),
        .\p1_q[2]_i_2 (pmem_ctrl_b_n_21),
        .\p1_q[2]_i_3 (clock_ctrl_b_n_53),
        .\p1_q[3]_i_2_0 ({alu_b_n_31,alu_b_n_32,alu_b_n_33,alu_b_n_34}),
        .\p1_q[3]_i_3 (clock_ctrl_b_n_79),
        .\p1_q[4]_i_3 (alu_b_n_17),
        .\p1_q[6]_i_17_0 (clock_ctrl_b_n_70),
        .\p1_q[6]_i_17_1 (clock_ctrl_b_n_68),
        .\p1_q[6]_i_17_2 (clock_ctrl_b_n_67),
        .\p1_q[6]_i_23 (clock_ctrl_b_n_22),
        .\p1_q[6]_i_3 (alu_b_n_8),
        .\p1_q[6]_i_5_0 (\in2_reg[6] ),
        .\p1_q[6]_i_5_1 (\p1_q[6]_i_5 ),
        .\p1_q[7]_i_11_0 (alu_b_n_16),
        .\p1_q[7]_i_11_1 (clock_ctrl_b_n_76),
        .\p1_q[7]_i_16 ({counter_q_reg[7:3],counter_q_reg[1:0]}),
        .\p1_q[7]_i_16_0 (clock_ctrl_b_n_52),
        .\p1_q[7]_i_27_0 (clock_ctrl_b_n_64),
        .\p1_q[7]_i_7 (clock_ctrl_b_n_82),
        .\p1_q_reg[7] (second_cycle_q_reg),
        .\p1_q_reg[7]_0 (clock_ctrl_b_n_72),
        .\p2_q_reg[0] (clock_ctrl_b_n_77),
        .\p2_q_reg[0]_0 ({Q[4],Q[2:1]}),
        .\p2_q_reg[1] (alu_b_n_10),
        .\p2_q_reg[1]_0 (clock_ctrl_b_n_78),
        .\p2_q_reg[1]_1 (clock_ctrl_b_n_54),
        .\p2_q_reg[1]_2 (clock_ctrl_b_n_66),
        .\p2_q_reg[2] (alu_b_n_15),
        .\p2_q_reg[2]_0 (clock_ctrl_b_n_57),
        .\p2_q_reg[2]_1 (clock_ctrl_b_n_12),
        .\p2_q_reg[2]_2 (clock_ctrl_b_n_47),
        .\p2_q_reg[2]_3 (clock_ctrl_b_n_46),
        .\p2_q_reg[2]_4 (clock_ctrl_b_n_83),
        .\p2_q_reg[3] (alu_b_n_11),
        .\p2_q_reg[3]_0 (clock_ctrl_b_n_27),
        .\p2_q_reg[3]_1 (second_cycle_q_reg_1),
        .\p2_q_reg[4] (alu_b_n_12),
        .\p2_q_reg[4]_0 (clock_ctrl_b_n_80),
        .\p2_q_reg[5] (alu_b_n_13),
        .\p2_q_reg[5]_0 (clock_ctrl_b_n_81),
        .\p2_q_reg[6] (clock_ctrl_b_n_44),
        .\p2_q_reg[6]_0 (alu_b_n_14),
        .\p2_q_reg[6]_1 (clock_ctrl_b_n_55),
        .\p2_q_reg[7] (alu_b_n_9),
        .\p2_q_reg[7]_0 (clock_ctrl_b_n_74),
        .\p2_q_reg[7]_1 (p2_q),
        .p_0_in(p_0_in_0[10]),
        .p_1_in(p_1_in_2),
        .program_counter_q({program_counter_q[11],program_counter_q[9:0]}),
        .\program_counter_q_reg[0] (clock_ctrl_b_n_49),
        .\program_counter_q_reg[11] (\use_xtal_div.xtal_q_reg[0] ),
        .\program_counter_q_reg[11]_0 (\use_xtal_div.xtal_q_reg[1] ),
        .\program_counter_q_reg[7] (pmem_addr_s),
        .\program_counter_q_reg[8] (decoder_b_n_148),
        .\program_counter_q_reg[8]_0 (clock_ctrl_b_n_75),
        .\program_counter_q_reg[8]_1 (pmem_ctrl_b_n_11),
        .\program_counter_q_reg[9] (decoder_b_n_147),
        .\program_counter_q_reg[9]_0 (pmem_ctrl_b_n_23),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_bs_s(psw_bs_s),
        .psw_carry_s(psw_carry_s),
        .psw_f0_s(psw_f0_s),
        .\psw_q[3]_i_8_0 (data0),
        .\psw_q_reg[0] (decoder_b_n_152),
        .\psw_q_reg[1] (\psw_q_reg[1] ),
        .\psw_q_reg[1]_0 (decoder_b_n_151),
        .\psw_q_reg[2] (decoder_b_n_150),
        .\psw_q_reg[2]_0 (alu_b_n_18),
        .\psw_q_reg[2]_i_4 ({alu_b_n_23,alu_b_n_24,alu_b_n_25,alu_b_n_26,alu_b_n_27,alu_b_n_28,alu_b_n_29,alu_b_n_30}),
        .\psw_q_reg[2]_i_4_0 ({p_1_in,alu_b_n_1,alu_b_n_2,alu_b_n_3,alu_b_n_4,alu_b_n_5,alu_b_n_6,alu_b_n_7}),
        .\psw_q_reg[3] (decoder_b_n_149),
        .\psw_q_reg[3]_i_4_0 (clock_ctrl_b_n_62),
        .sfx_port(sfx_port),
        .soundclk(soundclk),
        .\sp_q_reg[0] (decoder_b_n_154),
        .\sp_q_reg[0]_0 (decoder_b_n_155),
        .\sp_q_reg[0]_1 (\FSM_onehot_mstate_q_reg[0] ),
        .\sp_q_reg[0]_2 (E),
        .\sp_q_reg[0]_3 (psw_b_n_6),
        .\sp_q_reg[1] (psw_b_n_5),
        .\sp_q_reg[2] (decoder_b_n_153),
        .\sp_q_reg[2]_0 (psw_b_n_4),
        .take_branch_q(take_branch_q),
        .take_branch_q_i_2_0(take_branch_q_i_2),
        .take_branch_q_i_3_0(clock_ctrl_b_n_20),
        .take_branch_q_reg(decoder_b_n_107),
        .\temp_req_q_reg[0] (decoder_b_n_48),
        .\temp_req_q_reg[6] (clock_ctrl_b_n_15),
        .\temp_req_q_reg[7] (\FSM_onehot_mstate_q_reg[4]_0 ),
        .tim_start_t_s(tim_start_t_s),
        .timer_flag_q_reg(timer_flag_q_reg),
        .timer_flag_q_reg_0(timer_flag_q_reg_0),
        .timer_int_enable_q_reg(timer_int_enable_q_reg),
        .timer_int_enable_q_reg_0(timer_int_enable_q_reg_0),
        .timer_int_enable_q_reg_1(timer_int_enable_q_reg_1),
        .timer_overflow_q_reg(timer_overflow_q_reg),
        .timer_overflow_q_reg_0(timer_overflow_q_reg_0),
        .\use_xtal_div.xtal_q_reg[0] (temp_req_q),
        .\use_xtal_div.xtal_q_reg[1] (decoder_b_n_146));
  dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl dmem_ctrl_b
       (.D(dmem_addr_s),
        .E(dmem_addr_q),
        .Q({dmem_ctrl_b_n_1,dmem_ctrl_b_n_2,dmem_ctrl_b_n_3,dmem_ctrl_b_n_4,dmem_ctrl_b_n_5,dmem_ctrl_b_n_6}),
        .\dmem_addr_q_reg[0]_0 (\inc_sel_q_reg[0] ),
        .\dmem_addr_q_reg[3]_0 (dmem_ctrl_b_n_0),
        .\dmem_addr_q_reg[3]_1 (decoder_b_n_105),
        .psw_bs_s(psw_bs_s),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl pmem_ctrl_b
       (.D(D),
        .E(pmem_addr_q),
        .Q({\use_db_bus.db_bus_b_n_0 ,\use_db_bus.db_bus_b_n_1 ,\use_db_bus.db_bus_b_n_2 ,\use_db_bus.db_bus_b_n_3 ,\use_db_bus.db_bus_b_n_4 ,\use_db_bus.db_bus_b_n_5 ,\use_db_bus.db_bus_b_n_6 ,\use_db_bus.db_bus_b_n_7 }),
        .\addr_reg[0] (second_cycle_q_reg_0),
        .\p1_q[1]_i_5 (decoder_b_n_29),
        .\p1_q[1]_i_5_0 (clock_ctrl_b_n_52),
        .\p1_q[1]_i_5_1 (decoder_b_n_110),
        .\p1_q[2]_i_5 (counter_q_reg[2:0]),
        .p_0_in({p_0_in_0[10],p_0_in_0[7]}),
        .\pmem_addr_q_reg[11]_0 ({pmem_ctrl_b_n_24,pmem_ctrl_b_n_25,pmem_ctrl_b_n_26,pmem_ctrl_b_n_27}),
        .\pmem_addr_q_reg[7]_0 (pmem_addr_s),
        .\pmem_addr_q_reg[8]_0 (decoder_b_n_113),
        .\program_counter_q_reg[0]_0 (p_1_in_2),
        .\program_counter_q_reg[10]_0 (pmem_ctrl_b_n_21),
        .\program_counter_q_reg[10]_1 (decoder_b_n_115),
        .\program_counter_q_reg[11]_0 ({program_counter_q[11],program_counter_q[9:0]}),
        .\program_counter_q_reg[11]_1 (decoder_b_n_146),
        .\program_counter_q_reg[6]_0 (pmem_ctrl_b_n_11),
        .\program_counter_q_reg[7]_0 (\inc_sel_q_reg[0] ),
        .\program_counter_q_reg[7]_1 (decoder_b_n_107),
        .\program_counter_q_reg[7]_2 (dmem_dout[7:1]),
        .\program_counter_q_reg[8]_0 (pmem_ctrl_b_n_20),
        .\program_counter_q_reg[8]_1 (pmem_ctrl_b_n_23),
        .\program_counter_q_reg[8]_2 (decoder_b_n_148),
        .\program_counter_q_reg[9]_0 (pmem_ctrl_b_n_22),
        .\program_counter_q_reg[9]_1 (decoder_b_n_147),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_psw psw_b
       (.Q({p_1_in,alu_b_n_7}),
        .\p1_q[7]_i_13 (decoder_b_n_125),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_bs_s(psw_bs_s),
        .psw_carry_s(psw_carry_s),
        .psw_f0_s(psw_f0_s),
        .\psw_q_reg[0]_0 (decoder_b_n_152),
        .\psw_q_reg[1]_0 (decoder_b_n_151),
        .\psw_q_reg[2]_0 (decoder_b_n_150),
        .\psw_q_reg[3]_0 (psw_b_n_7),
        .\psw_q_reg[3]_1 (psw_b_n_8),
        .\psw_q_reg[3]_2 (decoder_b_n_149),
        .\psw_q_reg[3]_3 (\inc_sel_q_reg[0] ),
        .soundclk(soundclk),
        .\sp_q_reg[0]_0 (psw_b_n_6),
        .\sp_q_reg[0]_1 (decoder_b_n_155),
        .\sp_q_reg[1]_0 (psw_b_n_5),
        .\sp_q_reg[1]_1 (decoder_b_n_154),
        .\sp_q_reg[2]_0 (psw_b_n_4),
        .\sp_q_reg[2]_1 (decoder_b_n_153));
  dkong_dkong_system_wrapper_0_0_t48_db_bus \use_db_bus.db_bus_b 
       (.E(bus_q),
        .Q({\use_db_bus.db_bus_b_n_0 ,\use_db_bus.db_bus_b_n_1 ,\use_db_bus.db_bus_b_n_2 ,\use_db_bus.db_bus_b_n_3 ,\use_db_bus.db_bus_b_n_4 ,\use_db_bus.db_bus_b_n_5 ,\use_db_bus.db_bus_b_n_6 ,\use_db_bus.db_bus_b_n_7 }),
        .\bus_q_reg[7]_0 (dmem_dout),
        .\bus_q_reg[7]_1 (\inc_sel_q_reg[0] ),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_p1 \use_p1.p1_b 
       (.E(p1_q),
        .dac_out(dac_out),
        .\p1_q_reg[7]_0 (dmem_dout),
        .\p1_q_reg[7]_1 (\inc_sel_q_reg[0] ),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_p2 \use_p2.p2_b 
       (.E({p_0_in_1[7],p_0_in_1[3]}),
        .Q(p2_q),
        .addra(addra),
        .dac_mute(dac_mute),
        .\in2_reg[6] (\in2_reg[6] ),
        .\p2_o_reg[0]_0 (clock_ctrl_b_n_23),
        .\p2_o_reg[3]_0 ({pmem_ctrl_b_n_24,pmem_ctrl_b_n_25,pmem_ctrl_b_n_26,pmem_ctrl_b_n_27}),
        .\p2_o_reg[6]_0 (pb_out),
        .\p2_o_reg[6]_1 (\use_p2.p2_b_n_10 ),
        .\p2_o_reg[7]_0 (\inc_sel_q_reg[0] ),
        .\p2_q_reg[7]_0 (dmem_dout),
        .\rom_bank_sel_reg[1] (\rom_bank_sel_reg[1] ),
        .soundclk(soundclk));
  dkong_dkong_system_wrapper_0_0_t48_timer \use_timer.timer_b 
       (.D({p_0_in__1[6:4],p_0_in__1[1:0]}),
        .E(prescaler_q),
        .Q(counter_q_reg),
        .\counter_q_reg[3]_0 (\use_timer.timer_b_n_4 ),
        .\counter_q_reg[3]_1 (\use_timer.timer_b_n_15 ),
        .\counter_q_reg[4]_0 (\use_timer.timer_b_n_14 ),
        .\counter_q_reg[7]_0 ({dmem_dout[7],dmem_dout[3:2]}),
        .\counter_q_reg[7]_1 (decoder_b_n_104),
        .\counter_q_reg[7]_2 (counter_q),
        .\inc_sel_q_reg[0]_0 (\use_timer.timer_b_n_3 ),
        .\inc_sel_q_reg[0]_1 (\use_timer.timer_b_n_13 ),
        .\inc_sel_q_reg[0]_2 (\inc_sel_q_reg[0] ),
        .\inc_sel_q_reg[0]_3 (decoder_b_n_157),
        .\inc_sel_q_reg[1]_0 (\use_timer.timer_b_n_2 ),
        .\inc_sel_q_reg[1]_1 (decoder_b_n_156),
        .overflow_q_reg_0(E),
        .overflow_q_reg_1(\FSM_onehot_mstate_q_reg[4]_0 ),
        .sfx_port(sfx_port[1]),
        .soundclk(soundclk),
        .t1_q_reg_0(t1_q_reg),
        .t1_q_reg_1(t1_q_reg_0),
        .tim_of_s(tim_of_s),
        .tim_start_t_s(tim_start_t_s));
endmodule

(* ORIG_REF_NAME = "t48_db_bus" *) 
module dkong_dkong_system_wrapper_0_0_t48_db_bus
   (Q,
    E,
    \bus_q_reg[7]_0 ,
    soundclk,
    \bus_q_reg[7]_1 );
  output [7:0]Q;
  input [0:0]E;
  input [7:0]\bus_q_reg[7]_0 ;
  input soundclk;
  input \bus_q_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\bus_q_reg[7]_0 ;
  wire \bus_q_reg[7]_1 ;
  wire soundclk;

  FDCE \bus_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [0]),
        .Q(Q[0]));
  FDCE \bus_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [1]),
        .Q(Q[1]));
  FDCE \bus_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [2]),
        .Q(Q[2]));
  FDCE \bus_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [3]),
        .Q(Q[3]));
  FDCE \bus_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [4]),
        .Q(Q[4]));
  FDCE \bus_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [5]),
        .Q(Q[5]));
  FDCE \bus_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [6]),
        .Q(Q[6]));
  FDCE \bus_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .CLR(\bus_q_reg[7]_1 ),
        .D(\bus_q_reg[7]_0 [7]),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "t48_decoder" *) 
module dkong_dkong_system_wrapper_0_0_t48_decoder
   (cnd_tf_s,
    timer_int_enable_q_reg,
    int_type_q,
    timer_overflow_q_reg,
    ale_q,
    int_q_reg,
    int_enable_q_reg,
    int_in_progress_q_reg,
    mb_q,
    cnd_f1_s,
    branch_taken_q_reg_0,
    D,
    \outreg_reg[7] ,
    \mnemonic_q_reg[4]_0 ,
    int_pending_s,
    \mnemonic_q_reg[1]_0 ,
    Q,
    \mnemonic_q_reg[0]_0 ,
    \mnemonic_q_reg[1]_1 ,
    \mnemonic_q_reg[2]_0 ,
    \mnemonic_q_reg[4]_1 ,
    dmem_addr,
    \mnemonic_q_reg[2]_1 ,
    \mnemonic_q_reg[1]_2 ,
    \mnemonic_q_reg[5]_0 ,
    \temp_req_q_reg[0] ,
    \accu_shadow_q_reg[7] ,
    S,
    \opc_opcode_q_reg[7]_0 ,
    \mnemonic_q_reg[0]_1 ,
    \mnemonic_q_reg[0]_2 ,
    \mnemonic_q_reg[0]_3 ,
    \mnemonic_q_reg[1]_3 ,
    clk_multi_cycle_s,
    E,
    \opc_opcode_q_reg[0]_0 ,
    \use_xtal_div.xtal_q_reg[0] ,
    \mnemonic_q_reg[0]_4 ,
    take_branch_q,
    dmem_we,
    \dmem_addr_q_reg[5] ,
    \mnemonic_q_reg[4]_2 ,
    \opc_opcode_q_reg[4]_0 ,
    \mnemonic_q_reg[0]_5 ,
    \accumulator_q_reg[7] ,
    \program_counter_q_reg[7] ,
    \counter_q_reg[6] ,
    \opc_opcode_q_reg[5]_0 ,
    \mnemonic_q_reg[2]_2 ,
    p_1_in,
    take_branch_q_reg,
    \mnemonic_q_reg[5]_1 ,
    \FSM_onehot_int_state_q_reg[1] ,
    \mnemonic_q_reg[1]_4 ,
    \opc_opcode_q_reg[2]_0 ,
    \mnemonic_q_reg[0]_6 ,
    \mnemonic_q_reg[3]_0 ,
    timer_int_enable_q_reg_0,
    \mnemonic_q_reg[5]_2 ,
    \mnemonic_q_reg[5]_3 ,
    \mnemonic_q_reg[3]_1 ,
    \mnemonic_q_reg[3]_2 ,
    \mnemonic_q_reg[0]_7 ,
    \mnemonic_q_reg[5]_4 ,
    \FSM_onehot_mstate_q_reg[4] ,
    \psw_q_reg[1] ,
    \mnemonic_q_reg[4]_3 ,
    \mnemonic_q_reg[3]_3 ,
    \opc_opcode_q_reg[4]_1 ,
    tim_start_t_s,
    mb_q56_out,
    \mnemonic_q_reg[5]_5 ,
    \FSM_onehot_mstate_q_reg[0] ,
    \mnemonic_q_reg[5]_6 ,
    \mnemonic_q_reg[2]_3 ,
    \mnemonic_q_reg[3]_4 ,
    \mnemonic_q_reg[0]_8 ,
    \mnemonic_q_reg[2]_4 ,
    \mnemonic_q_reg[3]_5 ,
    branch_taken_s,
    \mnemonic_q_reg[2]_5 ,
    \mnemonic_q_reg[1]_5 ,
    \mnemonic_q_reg[2]_6 ,
    int_in_progress_q,
    \mnemonic_q_reg[0]_9 ,
    timer_flag_q_reg,
    \mnemonic_q_reg[1]_6 ,
    \mnemonic_q_reg[4]_4 ,
    \mnemonic_q_reg[3]_6 ,
    \use_xtal_div.xtal_q_reg[1] ,
    \program_counter_q_reg[9] ,
    \program_counter_q_reg[8] ,
    \psw_q_reg[3] ,
    \psw_q_reg[2] ,
    \psw_q_reg[1]_0 ,
    \psw_q_reg[0] ,
    \sp_q_reg[2] ,
    \sp_q_reg[0] ,
    \sp_q_reg[0]_0 ,
    \opc_opcode_q_reg[4]_2 ,
    \inc_sel_q_reg[0] ,
    timer_flag_q_reg_0,
    soundclk,
    ale_q_reg,
    timer_int_enable_q_reg_1,
    int_type_q_reg,
    timer_overflow_q_reg_0,
    ale_q_reg_0,
    int_q_reg_0,
    int_enable_q_reg_0,
    int_in_progress_q_reg_0,
    mb_q_reg_0,
    f1_q_reg_0,
    branch_taken_q_reg_1,
    \p2_q_reg[7] ,
    \p2_q_reg[6] ,
    \p2_q_reg[5] ,
    \p2_q_reg[4] ,
    \p2_q_reg[3] ,
    \p2_q_reg[3]_0 ,
    sfx_port,
    \p1_q[7]_i_11_0 ,
    \accumulator_q_reg[3] ,
    \sp_q_reg[0]_1 ,
    \temp_req_q_reg[7] ,
    \dmem_addr_q_reg[5]_0 ,
    dmem_addr_q,
    \psw_q_reg[2]_i_4 ,
    \psw_q_reg[2]_i_4_0 ,
    \p1_q[1]_i_3 ,
    \program_counter_q_reg[11] ,
    \program_counter_q_reg[11]_0 ,
    \p1_q_reg[7] ,
    \p2_q_reg[7]_0 ,
    \p1_q_reg[7]_0 ,
    \sp_q_reg[0]_2 ,
    \outreg_reg[7]_0 ,
    \bus_q_reg[7] ,
    \accumulator_q_reg[7]_0 ,
    \accu_shadow_q_reg[7]_0 ,
    program_counter_q,
    \temp_req_q_reg[6] ,
    \p1_q[7]_i_16 ,
    \counter_q_reg[5] ,
    outreg,
    psw_bs_s,
    \counter_q_reg[4] ,
    \opc_opcode_q_reg[2]_1 ,
    \dmem_addr_q_reg[3] ,
    \p2_q_reg[1] ,
    \counter_q_reg[6]_0 ,
    \p2_q_reg[6]_0 ,
    \sp_q_reg[2]_0 ,
    \sp_q_reg[0]_3 ,
    \sp_q_reg[1] ,
    \p2_q_reg[2] ,
    \p2_q_reg[2]_0 ,
    \p2_q_reg[2]_1 ,
    \p2_q_reg[2]_2 ,
    \p2_q_reg[2]_3 ,
    \bus_q_reg[7]_0 ,
    \bus_q[7]_i_5_0 ,
    \dmem_addr_q_reg[2] ,
    \dmem_addr_q_reg[5]_1 ,
    \dmem_addr_q[5]_i_5_0 ,
    \dmem_addr_q[5]_i_8_0 ,
    \p2_q_reg[7]_1 ,
    \p2_q_reg[0] ,
    dac_out,
    \p1_q[0]_i_3 ,
    \p1_q[3]_i_3 ,
    \p1_q[7]_i_16_0 ,
    \p2_q_reg[4]_0 ,
    \p2_q_reg[5]_0 ,
    psw_f0_s,
    \p2_q_reg[6]_1 ,
    psw_aux_carry_s,
    \p1_q[7]_i_7 ,
    psw_carry_s,
    \p2_q_reg[2]_4 ,
    \p1_q[2]_i_2 ,
    \p2_q_reg[1]_0 ,
    \p1_q[1]_i_2 ,
    \p2_q_reg[3]_1 ,
    \psw_q_reg[3]_i_4_0 ,
    \p1_q[6]_i_17_0 ,
    \program_counter_q_reg[8]_0 ,
    \program_counter_q_reg[0] ,
    \p2_q_reg[1]_1 ,
    \p2_q_reg[0]_0 ,
    \p2_q_reg[1]_2 ,
    \p1_q[2]_i_3 ,
    \p1_q[6]_i_23 ,
    \p1_q[4]_i_3 ,
    \p1_q[6]_i_5_0 ,
    \p1_q[6]_i_5_1 ,
    \accumulator_q_reg[3]_0 ,
    \accumulator_q[3]_i_5_0 ,
    take_branch_q_i_2_0,
    O,
    \p1_q[3]_i_2_0 ,
    \psw_q[3]_i_8_0 ,
    cnd_take_branch_s,
    \dmem_addr_q[5]_i_3_0 ,
    \p1_q[0]_i_2_0 ,
    \inc_sel_q_reg[0]_0 ,
    int_in_progress_q_reg_1,
    \p1_q[7]_i_27_0 ,
    \p1_q[6]_i_3 ,
    \p1_q[7]_i_11_1 ,
    \p1_q[6]_i_17_1 ,
    \p1_q[6]_i_17_2 ,
    \dmem_addr_q[5]_i_5_1 ,
    take_branch_q_i_3_0,
    \program_counter_q_reg[9]_0 ,
    p_0_in,
    \program_counter_q_reg[8]_1 ,
    \psw_q_reg[2]_0 ,
    \inc_sel_q_reg[1] ,
    \inc_sel_q_reg[0]_1 ,
    \opc_opcode_q_reg[0]_1 ,
    \opc_opcode_q_reg_rep[7]_0 ,
    \mnemonic_q_reg[5]_7 );
  output cnd_tf_s;
  output timer_int_enable_q_reg;
  output int_type_q;
  output timer_overflow_q_reg;
  output ale_q;
  output int_q_reg;
  output int_enable_q_reg;
  output int_in_progress_q_reg;
  output mb_q;
  output cnd_f1_s;
  output branch_taken_q_reg_0;
  output [7:0]D;
  output [7:0]\outreg_reg[7] ;
  output \mnemonic_q_reg[4]_0 ;
  output int_pending_s;
  output \mnemonic_q_reg[1]_0 ;
  output [4:0]Q;
  output \mnemonic_q_reg[0]_0 ;
  output \mnemonic_q_reg[1]_1 ;
  output \mnemonic_q_reg[2]_0 ;
  output \mnemonic_q_reg[4]_1 ;
  output [5:0]dmem_addr;
  output [0:0]\mnemonic_q_reg[2]_1 ;
  output \mnemonic_q_reg[1]_2 ;
  output \mnemonic_q_reg[5]_0 ;
  output \temp_req_q_reg[0] ;
  output [3:0]\accu_shadow_q_reg[7] ;
  output [2:0]S;
  output [6:0]\opc_opcode_q_reg[7]_0 ;
  output \mnemonic_q_reg[0]_1 ;
  output \mnemonic_q_reg[0]_2 ;
  output \mnemonic_q_reg[0]_3 ;
  output \mnemonic_q_reg[1]_3 ;
  output clk_multi_cycle_s;
  output [0:0]E;
  output [0:0]\opc_opcode_q_reg[0]_0 ;
  output [0:0]\use_xtal_div.xtal_q_reg[0] ;
  output \mnemonic_q_reg[0]_4 ;
  output take_branch_q;
  output dmem_we;
  output [5:0]\dmem_addr_q_reg[5] ;
  output [0:0]\mnemonic_q_reg[4]_2 ;
  output [0:0]\opc_opcode_q_reg[4]_0 ;
  output \mnemonic_q_reg[0]_5 ;
  output [7:0]\accumulator_q_reg[7] ;
  output [7:0]\program_counter_q_reg[7] ;
  output [4:0]\counter_q_reg[6] ;
  output \opc_opcode_q_reg[5]_0 ;
  output \mnemonic_q_reg[2]_2 ;
  output [0:0]p_1_in;
  output take_branch_q_reg;
  output \mnemonic_q_reg[5]_1 ;
  output \FSM_onehot_int_state_q_reg[1] ;
  output \mnemonic_q_reg[1]_4 ;
  output \opc_opcode_q_reg[2]_0 ;
  output \mnemonic_q_reg[0]_6 ;
  output \mnemonic_q_reg[3]_0 ;
  output timer_int_enable_q_reg_0;
  output \mnemonic_q_reg[5]_2 ;
  output \mnemonic_q_reg[5]_3 ;
  output \mnemonic_q_reg[3]_1 ;
  output \mnemonic_q_reg[3]_2 ;
  output \mnemonic_q_reg[0]_7 ;
  output \mnemonic_q_reg[5]_4 ;
  output \FSM_onehot_mstate_q_reg[4] ;
  output \psw_q_reg[1] ;
  output \mnemonic_q_reg[4]_3 ;
  output \mnemonic_q_reg[3]_3 ;
  output \opc_opcode_q_reg[4]_1 ;
  output tim_start_t_s;
  output mb_q56_out;
  output \mnemonic_q_reg[5]_5 ;
  output \FSM_onehot_mstate_q_reg[0] ;
  output \mnemonic_q_reg[5]_6 ;
  output \mnemonic_q_reg[2]_3 ;
  output \mnemonic_q_reg[3]_4 ;
  output \mnemonic_q_reg[0]_8 ;
  output \mnemonic_q_reg[2]_4 ;
  output \mnemonic_q_reg[3]_5 ;
  output branch_taken_s;
  output \mnemonic_q_reg[2]_5 ;
  output \mnemonic_q_reg[1]_5 ;
  output \mnemonic_q_reg[2]_6 ;
  output int_in_progress_q;
  output \mnemonic_q_reg[0]_9 ;
  output timer_flag_q_reg;
  output \mnemonic_q_reg[1]_6 ;
  output \mnemonic_q_reg[4]_4 ;
  output \mnemonic_q_reg[3]_6 ;
  output \use_xtal_div.xtal_q_reg[1] ;
  output \program_counter_q_reg[9] ;
  output \program_counter_q_reg[8] ;
  output \psw_q_reg[3] ;
  output \psw_q_reg[2] ;
  output \psw_q_reg[1]_0 ;
  output \psw_q_reg[0] ;
  output \sp_q_reg[2] ;
  output \sp_q_reg[0] ;
  output \sp_q_reg[0]_0 ;
  output \opc_opcode_q_reg[4]_2 ;
  output \inc_sel_q_reg[0] ;
  input timer_flag_q_reg_0;
  input soundclk;
  input ale_q_reg;
  input timer_int_enable_q_reg_1;
  input int_type_q_reg;
  input timer_overflow_q_reg_0;
  input [0:0]ale_q_reg_0;
  input int_q_reg_0;
  input int_enable_q_reg_0;
  input int_in_progress_q_reg_0;
  input mb_q_reg_0;
  input f1_q_reg_0;
  input branch_taken_q_reg_1;
  input \p2_q_reg[7] ;
  input \p2_q_reg[6] ;
  input \p2_q_reg[5] ;
  input \p2_q_reg[4] ;
  input \p2_q_reg[3] ;
  input \p2_q_reg[3]_0 ;
  input [3:0]sfx_port;
  input \p1_q[7]_i_11_0 ;
  input \accumulator_q_reg[3] ;
  input \sp_q_reg[0]_1 ;
  input \temp_req_q_reg[7] ;
  input [5:0]\dmem_addr_q_reg[5]_0 ;
  input dmem_addr_q;
  input [7:0]\psw_q_reg[2]_i_4 ;
  input [7:0]\psw_q_reg[2]_i_4_0 ;
  input \p1_q[1]_i_3 ;
  input \program_counter_q_reg[11] ;
  input \program_counter_q_reg[11]_0 ;
  input \p1_q_reg[7] ;
  input \p2_q_reg[7]_0 ;
  input \p1_q_reg[7]_0 ;
  input \sp_q_reg[0]_2 ;
  input \outreg_reg[7]_0 ;
  input \bus_q_reg[7] ;
  input [0:0]\accumulator_q_reg[7]_0 ;
  input [7:0]\accu_shadow_q_reg[7]_0 ;
  input [10:0]program_counter_q;
  input \temp_req_q_reg[6] ;
  input [6:0]\p1_q[7]_i_16 ;
  input \counter_q_reg[5] ;
  input [7:0]outreg;
  input psw_bs_s;
  input \counter_q_reg[4] ;
  input \opc_opcode_q_reg[2]_1 ;
  input \dmem_addr_q_reg[3] ;
  input \p2_q_reg[1] ;
  input \counter_q_reg[6]_0 ;
  input \p2_q_reg[6]_0 ;
  input \sp_q_reg[2]_0 ;
  input \sp_q_reg[0]_3 ;
  input \sp_q_reg[1] ;
  input \p2_q_reg[2] ;
  input \p2_q_reg[2]_0 ;
  input \p2_q_reg[2]_1 ;
  input \p2_q_reg[2]_2 ;
  input \p2_q_reg[2]_3 ;
  input \bus_q_reg[7]_0 ;
  input \bus_q[7]_i_5_0 ;
  input \dmem_addr_q_reg[2] ;
  input \dmem_addr_q_reg[5]_1 ;
  input \dmem_addr_q[5]_i_5_0 ;
  input \dmem_addr_q[5]_i_8_0 ;
  input [7:0]\p2_q_reg[7]_1 ;
  input \p2_q_reg[0] ;
  input [7:0]dac_out;
  input \p1_q[0]_i_3 ;
  input \p1_q[3]_i_3 ;
  input \p1_q[7]_i_16_0 ;
  input \p2_q_reg[4]_0 ;
  input \p2_q_reg[5]_0 ;
  input psw_f0_s;
  input \p2_q_reg[6]_1 ;
  input psw_aux_carry_s;
  input \p1_q[7]_i_7 ;
  input psw_carry_s;
  input \p2_q_reg[2]_4 ;
  input \p1_q[2]_i_2 ;
  input \p2_q_reg[1]_0 ;
  input \p1_q[1]_i_2 ;
  input \p2_q_reg[3]_1 ;
  input \psw_q_reg[3]_i_4_0 ;
  input \p1_q[6]_i_17_0 ;
  input \program_counter_q_reg[8]_0 ;
  input \program_counter_q_reg[0] ;
  input \p2_q_reg[1]_1 ;
  input [2:0]\p2_q_reg[0]_0 ;
  input \p2_q_reg[1]_2 ;
  input \p1_q[2]_i_3 ;
  input \p1_q[6]_i_23 ;
  input \p1_q[4]_i_3 ;
  input [1:0]\p1_q[6]_i_5_0 ;
  input \p1_q[6]_i_5_1 ;
  input \accumulator_q_reg[3]_0 ;
  input \accumulator_q[3]_i_5_0 ;
  input take_branch_q_i_2_0;
  input [3:0]O;
  input [3:0]\p1_q[3]_i_2_0 ;
  input [0:0]\psw_q[3]_i_8_0 ;
  input cnd_take_branch_s;
  input \dmem_addr_q[5]_i_3_0 ;
  input \p1_q[0]_i_2_0 ;
  input \inc_sel_q_reg[0]_0 ;
  input int_in_progress_q_reg_1;
  input \p1_q[7]_i_27_0 ;
  input \p1_q[6]_i_3 ;
  input \p1_q[7]_i_11_1 ;
  input \p1_q[6]_i_17_1 ;
  input \p1_q[6]_i_17_2 ;
  input \dmem_addr_q[5]_i_5_1 ;
  input take_branch_q_i_3_0;
  input \program_counter_q_reg[9]_0 ;
  input [0:0]p_0_in;
  input \program_counter_q_reg[8]_1 ;
  input \psw_q_reg[2]_0 ;
  input \inc_sel_q_reg[1] ;
  input \inc_sel_q_reg[0]_1 ;
  input [0:0]\opc_opcode_q_reg[0]_1 ;
  input [5:0]\opc_opcode_q_reg_rep[7]_0 ;
  input [0:0]\mnemonic_q_reg[5]_7 ;

  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_onehot_int_state_q_reg[1] ;
  wire \FSM_onehot_mstate_q_reg[0] ;
  wire \FSM_onehot_mstate_q_reg[4] ;
  wire [3:0]O;
  wire [4:0]Q;
  wire [2:0]S;
  wire \accu_shadow_q[7]_i_4_n_0 ;
  wire \accu_shadow_q[7]_i_5_n_0 ;
  wire \accu_shadow_q[7]_i_6_n_0 ;
  wire \accu_shadow_q[7]_i_7_n_0 ;
  wire \accu_shadow_q[7]_i_8_n_0 ;
  wire [3:0]\accu_shadow_q_reg[7] ;
  wire [7:0]\accu_shadow_q_reg[7]_0 ;
  wire \accu_shadow_q_reg[7]_i_3_n_0 ;
  wire \accumulator_q[3]_i_13_n_0 ;
  wire \accumulator_q[3]_i_5_0 ;
  wire \accumulator_q[7]_i_2_n_0 ;
  wire \accumulator_q_reg[3] ;
  wire \accumulator_q_reg[3]_0 ;
  wire \accumulator_q_reg[3]_i_11_n_0 ;
  wire [7:0]\accumulator_q_reg[7] ;
  wire [0:0]\accumulator_q_reg[7]_0 ;
  wire ale_q;
  wire ale_q_reg;
  wire [0:0]ale_q_reg_0;
  wire branch_taken_q_i_4_n_0;
  wire branch_taken_q_reg_0;
  wire branch_taken_q_reg_1;
  wire branch_taken_s;
  wire \bus_q[7]_i_2_n_0 ;
  wire \bus_q[7]_i_4_n_0 ;
  wire \bus_q[7]_i_5_0 ;
  wire \bus_q[7]_i_5_n_0 ;
  wire \bus_q[7]_i_6_n_0 ;
  wire \bus_q_reg[7] ;
  wire \bus_q_reg[7]_0 ;
  wire clk_multi_cycle_s;
  wire cnd_f1_s;
  wire cnd_take_branch_s;
  wire cnd_tf_s;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[5] ;
  wire [4:0]\counter_q_reg[6] ;
  wire \counter_q_reg[6]_0 ;
  wire [7:0]dac_out;
  wire [5:0]dmem_addr;
  wire dmem_addr_q;
  wire \dmem_addr_q[5]_i_11_n_0 ;
  wire \dmem_addr_q[5]_i_12_n_0 ;
  wire \dmem_addr_q[5]_i_13_n_0 ;
  wire \dmem_addr_q[5]_i_14_n_0 ;
  wire \dmem_addr_q[5]_i_15_n_0 ;
  wire \dmem_addr_q[5]_i_16_n_0 ;
  wire \dmem_addr_q[5]_i_18_n_0 ;
  wire \dmem_addr_q[5]_i_19_n_0 ;
  wire \dmem_addr_q[5]_i_20_n_0 ;
  wire \dmem_addr_q[5]_i_22_n_0 ;
  wire \dmem_addr_q[5]_i_23_n_0 ;
  wire \dmem_addr_q[5]_i_3_0 ;
  wire \dmem_addr_q[5]_i_5_0 ;
  wire \dmem_addr_q[5]_i_5_1 ;
  wire \dmem_addr_q[5]_i_5_n_0 ;
  wire \dmem_addr_q[5]_i_6_n_0 ;
  wire \dmem_addr_q[5]_i_7_n_0 ;
  wire \dmem_addr_q[5]_i_8_0 ;
  wire \dmem_addr_q[5]_i_8_n_0 ;
  wire \dmem_addr_q[5]_i_9_n_0 ;
  wire \dmem_addr_q_reg[2] ;
  wire \dmem_addr_q_reg[3] ;
  wire [5:0]\dmem_addr_q_reg[5] ;
  wire [5:0]\dmem_addr_q_reg[5]_0 ;
  wire \dmem_addr_q_reg[5]_1 ;
  wire dmem_we;
  wire f1_q_reg_0;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g1_b0_n_0;
  wire g1_b1_n_0;
  wire g1_b2_n_0;
  wire g1_b3_n_0;
  wire g1_b4_n_0;
  wire g1_b5_n_0;
  wire g2_b0_n_0;
  wire g2_b1_n_0;
  wire g2_b2_n_0;
  wire g2_b3_n_0;
  wire g2_b4_n_0;
  wire g2_b5_n_0;
  wire g3_b0_n_0;
  wire g3_b1_n_0;
  wire g3_b2_n_0;
  wire g3_b3_n_0;
  wire g3_b4_n_0;
  wire g3_b5_n_0;
  wire i__i_2_n_0;
  wire i__i_3_n_0;
  wire i__i_4_n_0;
  wire i__i_5_n_0;
  wire i__i_6_n_0;
  wire i__i_7_n_0;
  wire \inc_sel_q[0]_i_3_n_0 ;
  wire \inc_sel_q[1]_i_2_n_0 ;
  wire \inc_sel_q[1]_i_3_n_0 ;
  wire \inc_sel_q[1]_i_4_n_0 ;
  wire \inc_sel_q_reg[0] ;
  wire \inc_sel_q_reg[0]_0 ;
  wire \inc_sel_q_reg[0]_1 ;
  wire \inc_sel_q_reg[1] ;
  wire int_b_n_57;
  wire int_b_n_58;
  wire int_b_n_78;
  wire int_b_n_79;
  wire int_b_n_80;
  wire int_b_n_81;
  wire int_enable_q_reg;
  wire int_enable_q_reg_0;
  wire int_in_progress_q;
  wire int_in_progress_q_reg;
  wire int_in_progress_q_reg_0;
  wire int_in_progress_q_reg_1;
  wire int_pending_s;
  wire int_q_reg;
  wire int_q_reg_0;
  wire int_type_q;
  wire int_type_q_reg;
  wire mb_q;
  wire mb_q56_out;
  wire mb_q_i_6_n_0;
  wire mb_q_reg_0;
  wire mem_reg_0_63_0_0_i_10_n_0;
  wire mem_reg_0_63_0_0_i_11_n_0;
  wire mem_reg_0_63_0_0_i_12_n_0;
  wire mem_reg_0_63_0_0_i_13_n_0;
  wire mem_reg_0_63_0_0_i_14_n_0;
  wire mem_reg_0_63_0_0_i_8__0_n_0;
  wire \mnemonic_q_reg[0]_0 ;
  wire \mnemonic_q_reg[0]_1 ;
  wire \mnemonic_q_reg[0]_2 ;
  wire \mnemonic_q_reg[0]_3 ;
  wire \mnemonic_q_reg[0]_4 ;
  wire \mnemonic_q_reg[0]_5 ;
  wire \mnemonic_q_reg[0]_6 ;
  wire \mnemonic_q_reg[0]_7 ;
  wire \mnemonic_q_reg[0]_8 ;
  wire \mnemonic_q_reg[0]_9 ;
  wire \mnemonic_q_reg[0]_i_2_n_0 ;
  wire \mnemonic_q_reg[0]_i_3_n_0 ;
  wire \mnemonic_q_reg[1]_0 ;
  wire \mnemonic_q_reg[1]_1 ;
  wire \mnemonic_q_reg[1]_2 ;
  wire \mnemonic_q_reg[1]_3 ;
  wire \mnemonic_q_reg[1]_4 ;
  wire \mnemonic_q_reg[1]_5 ;
  wire \mnemonic_q_reg[1]_6 ;
  wire \mnemonic_q_reg[1]_i_2_n_0 ;
  wire \mnemonic_q_reg[1]_i_3_n_0 ;
  wire \mnemonic_q_reg[2]_0 ;
  wire [0:0]\mnemonic_q_reg[2]_1 ;
  wire \mnemonic_q_reg[2]_2 ;
  wire \mnemonic_q_reg[2]_3 ;
  wire \mnemonic_q_reg[2]_4 ;
  wire \mnemonic_q_reg[2]_5 ;
  wire \mnemonic_q_reg[2]_6 ;
  wire \mnemonic_q_reg[2]_i_2_n_0 ;
  wire \mnemonic_q_reg[2]_i_3_n_0 ;
  wire \mnemonic_q_reg[3]_0 ;
  wire \mnemonic_q_reg[3]_1 ;
  wire \mnemonic_q_reg[3]_2 ;
  wire \mnemonic_q_reg[3]_3 ;
  wire \mnemonic_q_reg[3]_4 ;
  wire \mnemonic_q_reg[3]_5 ;
  wire \mnemonic_q_reg[3]_6 ;
  wire \mnemonic_q_reg[3]_i_2_n_0 ;
  wire \mnemonic_q_reg[3]_i_3_n_0 ;
  wire \mnemonic_q_reg[4]_0 ;
  wire \mnemonic_q_reg[4]_1 ;
  wire [0:0]\mnemonic_q_reg[4]_2 ;
  wire \mnemonic_q_reg[4]_3 ;
  wire \mnemonic_q_reg[4]_4 ;
  wire \mnemonic_q_reg[4]_i_2_n_0 ;
  wire \mnemonic_q_reg[4]_i_3_n_0 ;
  wire \mnemonic_q_reg[5]_0 ;
  wire \mnemonic_q_reg[5]_1 ;
  wire \mnemonic_q_reg[5]_2 ;
  wire \mnemonic_q_reg[5]_3 ;
  wire \mnemonic_q_reg[5]_4 ;
  wire \mnemonic_q_reg[5]_5 ;
  wire \mnemonic_q_reg[5]_6 ;
  wire [0:0]\mnemonic_q_reg[5]_7 ;
  wire \mnemonic_q_reg[5]_i_3_n_0 ;
  wire \mnemonic_q_reg[5]_i_4_n_0 ;
  wire \mnemonic_q_reg_n_0_[0] ;
  wire [5:0]mnemonic_v;
  wire multi_cycle_q_reg_i_3_n_0;
  wire multi_cycle_q_reg_i_4_n_0;
  wire [0:0]\opc_opcode_q_reg[0]_0 ;
  wire [0:0]\opc_opcode_q_reg[0]_1 ;
  wire \opc_opcode_q_reg[2]_0 ;
  wire \opc_opcode_q_reg[2]_1 ;
  wire [0:0]\opc_opcode_q_reg[4]_0 ;
  wire \opc_opcode_q_reg[4]_1 ;
  wire \opc_opcode_q_reg[4]_2 ;
  wire \opc_opcode_q_reg[5]_0 ;
  wire [6:0]\opc_opcode_q_reg[7]_0 ;
  wire \opc_opcode_q_reg_n_0_[2] ;
  wire [5:0]\opc_opcode_q_reg_rep[7]_0 ;
  wire \opc_opcode_q_reg_rep_n_0_[0] ;
  wire \opc_opcode_q_reg_rep_n_0_[1] ;
  wire \opc_opcode_q_reg_rep_n_0_[2] ;
  wire \opc_opcode_q_reg_rep_n_0_[3] ;
  wire \opc_opcode_q_reg_rep_n_0_[4] ;
  wire \opc_opcode_q_reg_rep_n_0_[5] ;
  wire \opc_opcode_q_reg_rep_n_0_[6] ;
  wire \opc_opcode_q_reg_rep_n_0_[7] ;
  wire [7:0]outreg;
  wire [7:0]\outreg_reg[7] ;
  wire \outreg_reg[7]_0 ;
  wire \p1_q[0]_i_11_n_0 ;
  wire \p1_q[0]_i_2_0 ;
  wire \p1_q[0]_i_2_n_0 ;
  wire \p1_q[0]_i_3 ;
  wire \p1_q[0]_i_5_n_0 ;
  wire \p1_q[0]_i_6_n_0 ;
  wire \p1_q[0]_i_7_n_0 ;
  wire \p1_q[0]_i_8_n_0 ;
  wire \p1_q[1]_i_10_n_0 ;
  wire \p1_q[1]_i_12_n_0 ;
  wire \p1_q[1]_i_2 ;
  wire \p1_q[1]_i_3 ;
  wire \p1_q[1]_i_4_n_0 ;
  wire \p1_q[1]_i_5_n_0 ;
  wire \p1_q[1]_i_9_n_0 ;
  wire \p1_q[2]_i_10_n_0 ;
  wire \p1_q[2]_i_12_n_0 ;
  wire \p1_q[2]_i_13_n_0 ;
  wire \p1_q[2]_i_16_n_0 ;
  wire \p1_q[2]_i_17_n_0 ;
  wire \p1_q[2]_i_18_n_0 ;
  wire \p1_q[2]_i_2 ;
  wire \p1_q[2]_i_3 ;
  wire \p1_q[2]_i_4_n_0 ;
  wire \p1_q[2]_i_5_n_0 ;
  wire \p1_q[2]_i_9_n_0 ;
  wire \p1_q[3]_i_11_n_0 ;
  wire \p1_q[3]_i_17_n_0 ;
  wire \p1_q[3]_i_18_n_0 ;
  wire [3:0]\p1_q[3]_i_2_0 ;
  wire \p1_q[3]_i_2_n_0 ;
  wire \p1_q[3]_i_3 ;
  wire \p1_q[3]_i_5_n_0 ;
  wire \p1_q[3]_i_7_n_0 ;
  wire \p1_q[3]_i_9_n_0 ;
  wire \p1_q[4]_i_10_n_0 ;
  wire \p1_q[4]_i_2_n_0 ;
  wire \p1_q[4]_i_3 ;
  wire \p1_q[4]_i_4_n_0 ;
  wire \p1_q[4]_i_6_n_0 ;
  wire \p1_q[4]_i_7_n_0 ;
  wire \p1_q[4]_i_8_n_0 ;
  wire \p1_q[5]_i_11_n_0 ;
  wire \p1_q[5]_i_12_n_0 ;
  wire \p1_q[5]_i_14_n_0 ;
  wire \p1_q[5]_i_15_n_0 ;
  wire \p1_q[5]_i_16_n_0 ;
  wire \p1_q[5]_i_2_n_0 ;
  wire \p1_q[5]_i_4_n_0 ;
  wire \p1_q[5]_i_6_n_0 ;
  wire \p1_q[5]_i_7_n_0 ;
  wire \p1_q[5]_i_8_n_0 ;
  wire \p1_q[6]_i_16_n_0 ;
  wire \p1_q[6]_i_17_0 ;
  wire \p1_q[6]_i_17_1 ;
  wire \p1_q[6]_i_17_2 ;
  wire \p1_q[6]_i_17_n_0 ;
  wire \p1_q[6]_i_18_n_0 ;
  wire \p1_q[6]_i_19_n_0 ;
  wire \p1_q[6]_i_20_n_0 ;
  wire \p1_q[6]_i_21_n_0 ;
  wire \p1_q[6]_i_22_n_0 ;
  wire \p1_q[6]_i_23 ;
  wire \p1_q[6]_i_2_n_0 ;
  wire \p1_q[6]_i_3 ;
  wire \p1_q[6]_i_30_n_0 ;
  wire \p1_q[6]_i_31_n_0 ;
  wire \p1_q[6]_i_34_n_0 ;
  wire \p1_q[6]_i_35_n_0 ;
  wire \p1_q[6]_i_36_n_0 ;
  wire \p1_q[6]_i_37_n_0 ;
  wire \p1_q[6]_i_40_n_0 ;
  wire \p1_q[6]_i_45_n_0 ;
  wire \p1_q[6]_i_46_n_0 ;
  wire \p1_q[6]_i_47_n_0 ;
  wire [1:0]\p1_q[6]_i_5_0 ;
  wire \p1_q[6]_i_5_1 ;
  wire \p1_q[6]_i_5_n_0 ;
  wire \p1_q[6]_i_6_n_0 ;
  wire \p1_q[6]_i_8_n_0 ;
  wire \p1_q[6]_i_9_n_0 ;
  wire \p1_q[7]_i_10_n_0 ;
  wire \p1_q[7]_i_11_0 ;
  wire \p1_q[7]_i_11_1 ;
  wire \p1_q[7]_i_11_n_0 ;
  wire \p1_q[7]_i_12_n_0 ;
  wire \p1_q[7]_i_14_n_0 ;
  wire \p1_q[7]_i_15_n_0 ;
  wire [6:0]\p1_q[7]_i_16 ;
  wire \p1_q[7]_i_16_0 ;
  wire \p1_q[7]_i_17_n_0 ;
  wire \p1_q[7]_i_18_n_0 ;
  wire \p1_q[7]_i_19_n_0 ;
  wire \p1_q[7]_i_24_n_0 ;
  wire \p1_q[7]_i_25_n_0 ;
  wire \p1_q[7]_i_26_n_0 ;
  wire \p1_q[7]_i_27_0 ;
  wire \p1_q[7]_i_28_n_0 ;
  wire \p1_q[7]_i_29_n_0 ;
  wire \p1_q[7]_i_30_n_0 ;
  wire \p1_q[7]_i_31_n_0 ;
  wire \p1_q[7]_i_32_n_0 ;
  wire \p1_q[7]_i_33_n_0 ;
  wire \p1_q[7]_i_37_n_0 ;
  wire \p1_q[7]_i_39_n_0 ;
  wire \p1_q[7]_i_40_n_0 ;
  wire \p1_q[7]_i_41_n_0 ;
  wire \p1_q[7]_i_42_n_0 ;
  wire \p1_q[7]_i_43_n_0 ;
  wire \p1_q[7]_i_47_n_0 ;
  wire \p1_q[7]_i_49_n_0 ;
  wire \p1_q[7]_i_4_n_0 ;
  wire \p1_q[7]_i_50_n_0 ;
  wire \p1_q[7]_i_51_n_0 ;
  wire \p1_q[7]_i_52_n_0 ;
  wire \p1_q[7]_i_53_n_0 ;
  wire \p1_q[7]_i_54_n_0 ;
  wire \p1_q[7]_i_55_n_0 ;
  wire \p1_q[7]_i_56_n_0 ;
  wire \p1_q[7]_i_57_n_0 ;
  wire \p1_q[7]_i_58_n_0 ;
  wire \p1_q[7]_i_59_n_0 ;
  wire \p1_q[7]_i_5_n_0 ;
  wire \p1_q[7]_i_62_n_0 ;
  wire \p1_q[7]_i_63_n_0 ;
  wire \p1_q[7]_i_64_n_0 ;
  wire \p1_q[7]_i_65_n_0 ;
  wire \p1_q[7]_i_67_n_0 ;
  wire \p1_q[7]_i_68_n_0 ;
  wire \p1_q[7]_i_6_n_0 ;
  wire \p1_q[7]_i_7 ;
  wire \p1_q_reg[6]_i_4_n_0 ;
  wire \p1_q_reg[7] ;
  wire \p1_q_reg[7]_0 ;
  wire \p2_q_reg[0] ;
  wire [2:0]\p2_q_reg[0]_0 ;
  wire \p2_q_reg[1] ;
  wire \p2_q_reg[1]_0 ;
  wire \p2_q_reg[1]_1 ;
  wire \p2_q_reg[1]_2 ;
  wire \p2_q_reg[2] ;
  wire \p2_q_reg[2]_0 ;
  wire \p2_q_reg[2]_1 ;
  wire \p2_q_reg[2]_2 ;
  wire \p2_q_reg[2]_3 ;
  wire \p2_q_reg[2]_4 ;
  wire \p2_q_reg[3] ;
  wire \p2_q_reg[3]_0 ;
  wire \p2_q_reg[3]_1 ;
  wire \p2_q_reg[4] ;
  wire \p2_q_reg[4]_0 ;
  wire \p2_q_reg[5] ;
  wire \p2_q_reg[5]_0 ;
  wire \p2_q_reg[6] ;
  wire \p2_q_reg[6]_0 ;
  wire \p2_q_reg[6]_1 ;
  wire \p2_q_reg[7] ;
  wire \p2_q_reg[7]_0 ;
  wire [7:0]\p2_q_reg[7]_1 ;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire \pmem_addr_q[11]_i_7_n_0 ;
  wire \pmem_addr_q[7]_i_2_n_0 ;
  wire \pmem_addr_q[7]_i_3_n_0 ;
  wire \pmem_addr_q[7]_i_4_n_0 ;
  wire \pmem_addr_q[7]_i_5_n_0 ;
  wire [10:0]program_counter_q;
  wire \program_counter_q[7]_i_10_n_0 ;
  wire \program_counter_q[7]_i_11_n_0 ;
  wire \program_counter_q[7]_i_7_n_0 ;
  wire \program_counter_q[7]_i_9_n_0 ;
  wire \program_counter_q_reg[0] ;
  wire \program_counter_q_reg[11] ;
  wire \program_counter_q_reg[11]_0 ;
  wire [7:0]\program_counter_q_reg[7] ;
  wire \program_counter_q_reg[8] ;
  wire \program_counter_q_reg[8]_0 ;
  wire \program_counter_q_reg[8]_1 ;
  wire \program_counter_q_reg[9] ;
  wire \program_counter_q_reg[9]_0 ;
  wire psw_aux_carry_s;
  wire \psw_b/sp_q ;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q[0]_i_2_n_0 ;
  wire \psw_q[0]_i_3_n_0 ;
  wire \psw_q[1]_i_2_n_0 ;
  wire \psw_q[1]_i_3_n_0 ;
  wire \psw_q[2]_i_3_n_0 ;
  wire \psw_q[2]_i_5_n_0 ;
  wire \psw_q[3]_i_11_n_0 ;
  wire \psw_q[3]_i_12_n_0 ;
  wire \psw_q[3]_i_13_n_0 ;
  wire \psw_q[3]_i_14_n_0 ;
  wire \psw_q[3]_i_15_n_0 ;
  wire \psw_q[3]_i_16_n_0 ;
  wire \psw_q[3]_i_17_n_0 ;
  wire \psw_q[3]_i_18_n_0 ;
  wire \psw_q[3]_i_19_n_0 ;
  wire \psw_q[3]_i_20_n_0 ;
  wire \psw_q[3]_i_21_n_0 ;
  wire \psw_q[3]_i_22_n_0 ;
  wire \psw_q[3]_i_23_n_0 ;
  wire \psw_q[3]_i_25_n_0 ;
  wire \psw_q[3]_i_26_n_0 ;
  wire \psw_q[3]_i_27_n_0 ;
  wire \psw_q[3]_i_2_n_0 ;
  wire \psw_q[3]_i_3_n_0 ;
  wire \psw_q[3]_i_5_n_0 ;
  wire \psw_q[3]_i_6_n_0 ;
  wire \psw_q[3]_i_7_n_0 ;
  wire [0:0]\psw_q[3]_i_8_0 ;
  wire \psw_q[3]_i_8_n_0 ;
  wire \psw_q[3]_i_9_n_0 ;
  wire \psw_q_reg[0] ;
  wire \psw_q_reg[1] ;
  wire \psw_q_reg[1]_0 ;
  wire \psw_q_reg[2] ;
  wire \psw_q_reg[2]_0 ;
  wire [7:0]\psw_q_reg[2]_i_4 ;
  wire [7:0]\psw_q_reg[2]_i_4_0 ;
  wire \psw_q_reg[3] ;
  wire \psw_q_reg[3]_i_4_0 ;
  wire \psw_q_reg[3]_i_4_n_0 ;
  wire rd_q_i_3_n_0;
  wire [3:0]sfx_port;
  wire soundclk;
  wire \sp_q[0]_i_2_n_0 ;
  wire \sp_q[0]_i_3_n_0 ;
  wire \sp_q[1]_i_3_n_0 ;
  wire \sp_q[1]_i_4_n_0 ;
  wire \sp_q[2]_i_4_n_0 ;
  wire \sp_q_reg[0] ;
  wire \sp_q_reg[0]_0 ;
  wire \sp_q_reg[0]_1 ;
  wire \sp_q_reg[0]_2 ;
  wire \sp_q_reg[0]_3 ;
  wire \sp_q_reg[1] ;
  wire \sp_q_reg[2] ;
  wire \sp_q_reg[2]_0 ;
  wire take_branch_q;
  wire take_branch_q_i_10_n_0;
  wire take_branch_q_i_11_n_0;
  wire take_branch_q_i_12_n_0;
  wire take_branch_q_i_13_n_0;
  wire take_branch_q_i_14_n_0;
  wire take_branch_q_i_15_n_0;
  wire take_branch_q_i_16_n_0;
  wire take_branch_q_i_17_n_0;
  wire take_branch_q_i_19_n_0;
  wire take_branch_q_i_20_n_0;
  wire take_branch_q_i_21_n_0;
  wire take_branch_q_i_22_n_0;
  wire take_branch_q_i_23_n_0;
  wire take_branch_q_i_24_n_0;
  wire take_branch_q_i_25_n_0;
  wire take_branch_q_i_26_n_0;
  wire take_branch_q_i_27_n_0;
  wire take_branch_q_i_28_n_0;
  wire take_branch_q_i_29_n_0;
  wire take_branch_q_i_2_0;
  wire take_branch_q_i_30_n_0;
  wire take_branch_q_i_31_n_0;
  wire take_branch_q_i_32_n_0;
  wire take_branch_q_i_33_n_0;
  wire take_branch_q_i_34_n_0;
  wire take_branch_q_i_35_n_0;
  wire take_branch_q_i_36_n_0;
  wire take_branch_q_i_37_n_0;
  wire take_branch_q_i_38_n_0;
  wire take_branch_q_i_39_n_0;
  wire take_branch_q_i_3_0;
  wire take_branch_q_i_40_n_0;
  wire take_branch_q_i_7_n_0;
  wire take_branch_q_i_8_n_0;
  wire take_branch_q_reg;
  wire take_branch_q_reg_i_9_n_0;
  wire \temp_req_q[6]_i_2_n_0 ;
  wire \temp_req_q[6]_i_4_n_0 ;
  wire \temp_req_q[6]_i_5_n_0 ;
  wire \temp_req_q[6]_i_6_n_0 ;
  wire \temp_req_q[7]_i_11_n_0 ;
  wire \temp_req_q[7]_i_3_n_0 ;
  wire \temp_req_q[7]_i_4_n_0 ;
  wire \temp_req_q[7]_i_6_n_0 ;
  wire \temp_req_q[7]_i_7_n_0 ;
  wire \temp_req_q[7]_i_8_n_0 ;
  wire \temp_req_q[7]_i_9_n_0 ;
  wire \temp_req_q_reg[0] ;
  wire \temp_req_q_reg[6] ;
  wire \temp_req_q_reg[7] ;
  wire tim_start_t_s;
  wire timer_flag_q_reg;
  wire timer_flag_q_reg_0;
  wire timer_int_enable_q_reg;
  wire timer_int_enable_q_reg_0;
  wire timer_int_enable_q_reg_1;
  wire timer_overflow_q_reg;
  wire timer_overflow_q_reg_0;
  wire [0:0]\use_xtal_div.xtal_q_reg[0] ;
  wire \use_xtal_div.xtal_q_reg[1] ;

  LUT6 #(
    .INIT(64'h0000000000214000)) 
    \accu_shadow_q[7]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\accu_shadow_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBFAAAABBBF)) 
    \accu_shadow_q[7]_i_5 
       (.I0(\accu_shadow_q[7]_i_7_n_0 ),
        .I1(\temp_req_q_reg[7] ),
        .I2(psw_aux_carry_s),
        .I3(\p1_q[7]_i_11_0 ),
        .I4(\accu_shadow_q[7]_i_8_n_0 ),
        .I5(\p2_q_reg[2]_0 ),
        .O(\accu_shadow_q[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h47FF4700CFFFCFFF)) 
    \accu_shadow_q[7]_i_6 
       (.I0(\opc_opcode_q_reg[7]_0 [5]),
        .I1(\accu_shadow_q[7]_i_8_n_0 ),
        .I2(\bus_q_reg[7]_0 ),
        .I3(\accu_shadow_q[7]_i_7_n_0 ),
        .I4(\opc_opcode_q_reg[2]_0 ),
        .I5(\temp_req_q_reg[7] ),
        .O(\accu_shadow_q[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFEFFFE7F)) 
    \accu_shadow_q[7]_i_7 
       (.I0(Q[0]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\accu_shadow_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100140200000)) 
    \accu_shadow_q[7]_i_8 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\accu_shadow_q[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \accu_shadow_q[7]_i_9 
       (.I0(\opc_opcode_q_reg_n_0_[2] ),
        .I1(\opc_opcode_q_reg[7]_0 [2]),
        .O(\opc_opcode_q_reg[2]_0 ));
  MUXF7 \accu_shadow_q_reg[7]_i_3 
       (.I0(\accu_shadow_q[7]_i_5_n_0 ),
        .I1(\accu_shadow_q[7]_i_6_n_0 ),
        .O(\accu_shadow_q_reg[7]_i_3_n_0 ),
        .S(\accu_shadow_q[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h77747777)) 
    \accumulator_q[3]_i_13 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(\mnemonic_q_reg[0]_7 ),
        .I2(\accumulator_q_reg[3] ),
        .I3(\opc_opcode_q_reg[7]_0 [2]),
        .I4(\opc_opcode_q_reg_n_0_[2] ),
        .O(\accumulator_q[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE400E4)) 
    \accumulator_q[3]_i_2 
       (.I0(\mnemonic_q_reg[3]_2 ),
        .I1(\accumulator_q_reg[3]_0 ),
        .I2(\temp_req_q_reg[7] ),
        .I3(\mnemonic_q_reg[0]_7 ),
        .I4(\program_counter_q_reg[8]_0 ),
        .I5(\mnemonic_q_reg[5]_4 ),
        .O(\mnemonic_q_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFF8FBFFFFFCEFFFF)) 
    \accumulator_q[3]_i_4 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hE2EEE2EEFFFF0000)) 
    \accumulator_q[3]_i_5 
       (.I0(\accumulator_q_reg[3] ),
        .I1(\mnemonic_q_reg[5]_4 ),
        .I2(\p2_q_reg[7]_0 ),
        .I3(\mnemonic_q_reg[0]_7 ),
        .I4(\accumulator_q_reg[3]_i_11_n_0 ),
        .I5(\mnemonic_q_reg[3]_2 ),
        .O(\FSM_onehot_mstate_q_reg[4] ));
  LUT6 #(
    .INIT(64'hFBBE6EFB3BFFFB5F)) 
    \accumulator_q[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h06C185041104402A)) 
    \accumulator_q[3]_i_8 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\mnemonic_q_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hA774FFFEFA7FF3DC)) 
    \accumulator_q[3]_i_9 
       (.I0(Q[4]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \accumulator_q[7]_i_1 
       (.I0(\accumulator_q_reg[7]_0 ),
        .I1(\temp_req_q_reg[7] ),
        .I2(\opc_opcode_q_reg[7]_0 [3]),
        .I3(\accumulator_q[7]_i_2_n_0 ),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[2]),
        .O(\opc_opcode_q_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \accumulator_q[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\accumulator_q[7]_i_2_n_0 ));
  MUXF7 \accumulator_q_reg[3]_i_11 
       (.I0(\accumulator_q[3]_i_5_0 ),
        .I1(\accumulator_q[3]_i_13_n_0 ),
        .O(\accumulator_q_reg[3]_i_11_n_0 ),
        .S(\mnemonic_q_reg[5]_4 ));
  LUT4 #(
    .INIT(16'h4C44)) 
    branch_taken_q_i_2
       (.I0(branch_taken_q_i_4_n_0),
        .I1(\program_counter_q_reg[8]_0 ),
        .I2(\program_counter_q[7]_i_9_n_0 ),
        .I3(cnd_take_branch_s),
        .O(branch_taken_s));
  LUT6 #(
    .INIT(64'hFFFEEFFFFFF7FFF7)) 
    branch_taken_q_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[1]),
        .O(branch_taken_q_i_4_n_0));
  FDCE branch_taken_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg),
        .D(branch_taken_q_reg_1),
        .Q(branch_taken_q_reg_0));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bus_q[7]_i_1 
       (.I0(\sp_q_reg[0]_2 ),
        .I1(\bus_q[7]_i_2_n_0 ),
        .I2(\bus_q_reg[7] ),
        .I3(Q[3]),
        .I4(\bus_q[7]_i_4_n_0 ),
        .I5(\bus_q[7]_i_5_n_0 ),
        .O(\mnemonic_q_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bus_q[7]_i_2 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\bus_q[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_q[7]_i_4 
       (.I0(Q[4]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .O(\bus_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00004000FFFF4000)) 
    \bus_q[7]_i_5 
       (.I0(\opc_opcode_q_reg[7]_0 [3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\bus_q_reg[7]_0 ),
        .I4(Q[0]),
        .I5(\bus_q[7]_i_6_n_0 ),
        .O(\bus_q[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFCFFFF)) 
    \bus_q[7]_i_6 
       (.I0(\bus_q[7]_i_5_0 ),
        .I1(\p2_q_reg[7]_0 ),
        .I2(\opc_opcode_q_reg[7]_0 [0]),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\bus_q[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00002008)) 
    \dmem_addr_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\dmem_addr_q_reg[2] ),
        .O(\mnemonic_q_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFF33FFFF)) 
    \dmem_addr_q[5]_i_11 
       (.I0(\dmem_addr_q[5]_i_3_0 ),
        .I1(\dmem_addr_q[5]_i_5_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\dmem_addr_q[5]_i_22_n_0 ),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\dmem_addr_q[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC5555CCCC0005)) 
    \dmem_addr_q[5]_i_12 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(\opc_opcode_q_reg[7]_0 [2]),
        .I3(\sp_q_reg[0]_1 ),
        .I4(Q[1]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\dmem_addr_q[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02200222)) 
    \dmem_addr_q[5]_i_13 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\p2_q_reg[3]_1 ),
        .I5(\dmem_addr_q[5]_i_23_n_0 ),
        .O(\dmem_addr_q[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F113F220F113F2F)) 
    \dmem_addr_q[5]_i_14 
       (.I0(Q[2]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(\dmem_addr_q[5]_i_5_0 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\dmem_addr_q[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0E0F0F0F0E0)) 
    \dmem_addr_q[5]_i_15 
       (.I0(\opc_opcode_q_reg[7]_0 [2]),
        .I1(\sp_q_reg[0]_1 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\bus_q_reg[7]_0 ),
        .O(\dmem_addr_q[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000000000D00)) 
    \dmem_addr_q[5]_i_16 
       (.I0(Q[0]),
        .I1(\dmem_addr_q[5]_i_5_1 ),
        .I2(Q[3]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\dmem_addr_q[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00083008)) 
    \dmem_addr_q[5]_i_18 
       (.I0(\dmem_addr_q[5]_i_5_0 ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\dmem_addr_q[5]_i_8_0 ),
        .I5(\dmem_addr_q[5]_i_22_n_0 ),
        .O(\dmem_addr_q[5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_addr_q[5]_i_19 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\dmem_addr_q[5]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dmem_addr_q[5]_i_20 
       (.I0(Q[0]),
        .I1(\p1_q_reg[7] ),
        .O(\dmem_addr_q[5]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dmem_addr_q[5]_i_22 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\dmem_addr_q[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF50FF5F045404)) 
    \dmem_addr_q[5]_i_23 
       (.I0(Q[4]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\dmem_addr_q[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hE0EFC0C0EFEFCFCF)) 
    \dmem_addr_q[5]_i_3 
       (.I0(\dmem_addr_q[5]_i_7_n_0 ),
        .I1(\dmem_addr_q[5]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(\dmem_addr_q[5]_i_9_n_0 ),
        .I4(\dmem_addr_q_reg[5]_1 ),
        .I5(\dmem_addr_q[5]_i_11_n_0 ),
        .O(\mnemonic_q_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    \dmem_addr_q[5]_i_5 
       (.I0(\dmem_addr_q[5]_i_12_n_0 ),
        .I1(Q[4]),
        .I2(\dmem_addr_q[5]_i_13_n_0 ),
        .I3(\dmem_addr_q[5]_i_14_n_0 ),
        .I4(\dmem_addr_q[5]_i_15_n_0 ),
        .I5(\dmem_addr_q[5]_i_16_n_0 ),
        .O(\dmem_addr_q[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h10000400)) 
    \dmem_addr_q[5]_i_6 
       (.I0(\dmem_addr_q_reg[2] ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\dmem_addr_q[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dmem_addr_q[5]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\dmem_addr_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8AA888888888888)) 
    \dmem_addr_q[5]_i_8 
       (.I0(\dmem_addr_q[5]_i_18_n_0 ),
        .I1(\dmem_addr_q[5]_i_19_n_0 ),
        .I2(\dmem_addr_q[5]_i_20_n_0 ),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\psw_q[1]_i_3_n_0 ),
        .I5(\dmem_addr_q[5]_i_5_0 ),
        .O(\dmem_addr_q[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dmem_addr_q[5]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .O(\dmem_addr_q[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    f1_q_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .O(\mnemonic_q_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    f1_q_i_3
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\mnemonic_q_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFEF)) 
    f1_q_i_5
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[2]_4 ));
  FDCE f1_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg),
        .D(f1_q_reg_0),
        .Q(cnd_f1_s));
  LUT6 #(
    .INIT(64'h06F40060FF9FF08C)) 
    g0_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h01000C487FE1003A)) 
    g0_b0__0
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0063FFEBFFA30620)) 
    g0_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'hF637FFAB0074F1A4)) 
    g0_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'hFFE8007C006008F7)) 
    g0_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'h0047FF5BFFC70710)) 
    g0_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'hFF0BFF070000F847)) 
    g0_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'h00740020005CFFC3)) 
    g1_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'h00400020FF4B0048)) 
    g1_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'h0054000400B400A4)) 
    g1_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'h0008005800C0FF5B)) 
    g1_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'h00E400B0006400F0)) 
    g1_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h008800EC0020FFAF)) 
    g1_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'hFF7F000000F70703)) 
    g2_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b0_n_0));
  LUT6 #(
    .INIT(64'hFF63FF8B00AB074B)) 
    g2_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b1_n_0));
  LUT6 #(
    .INIT(64'h00540008F7DFF00B)) 
    g2_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b2_n_0));
  LUT6 #(
    .INIT(64'h00A800F4F868FFFC)) 
    g2_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b3_n_0));
  LUT6 #(
    .INIT(64'h004C001000440050)) 
    g2_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b4_n_0));
  LUT6 #(
    .INIT(64'hFF83FF4FF80BFF8F)) 
    g2_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g2_b5_n_0));
  LUT6 #(
    .INIT(64'h00B400A0FF97FFC0)) 
    g3_b0
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b0_n_0));
  LUT6 #(
    .INIT(64'h00C000C8FF2300A0)) 
    g3_b1
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b1_n_0));
  LUT6 #(
    .INIT(64'h00D400C8FF17FFC0)) 
    g3_b2
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b2_n_0));
  LUT6 #(
    .INIT(64'h008800970048FFDF)) 
    g3_b3
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b3_n_0));
  LUT6 #(
    .INIT(64'h0064FF70FF2F00F0)) 
    g3_b4
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b4_n_0));
  LUT6 #(
    .INIT(64'hFFAB00AFFFEB002F)) 
    g3_b5
       (.I0(\opc_opcode_q_reg_rep_n_0_[0] ),
        .I1(\opc_opcode_q_reg_rep_n_0_[1] ),
        .I2(\opc_opcode_q_reg_rep_n_0_[2] ),
        .I3(\opc_opcode_q_reg_rep_n_0_[3] ),
        .I4(\opc_opcode_q_reg_rep_n_0_[4] ),
        .I5(\opc_opcode_q_reg_rep_n_0_[5] ),
        .O(g3_b5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAFAAAFE)) 
    i__i_1
       (.I0(i__i_2_n_0),
        .I1(i__i_3_n_0),
        .I2(\opc_opcode_q_reg[7]_0 [3]),
        .I3(\sp_q_reg[0]_1 ),
        .I4(i__i_4_n_0),
        .I5(i__i_5_n_0),
        .O(\opc_opcode_q_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h1110000011130000)) 
    i__i_2
       (.I0(\p2_q_reg[7]_0 ),
        .I1(i__i_6_n_0),
        .I2(i__i_7_n_0),
        .I3(Q[1]),
        .I4(\opc_opcode_q_reg[7]_0 [3]),
        .I5(\accumulator_q_reg[3] ),
        .O(i__i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    i__i_3
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(i__i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i__i_4
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(i__i_4_n_0));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    i__i_5
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(i__i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    i__i_6
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(i__i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i__i_7
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(i__i_7_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \inc_sel_q[0]_i_1 
       (.I0(tim_start_t_s),
        .I1(\inc_sel_q[1]_i_3_n_0 ),
        .I2(\inc_sel_q_reg[0]_1 ),
        .O(\inc_sel_q_reg[0] ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \inc_sel_q[0]_i_2 
       (.I0(Q[2]),
        .I1(\inc_sel_q[0]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\inc_sel_q_reg[0]_0 ),
        .I5(Q[3]),
        .O(tim_start_t_s));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \inc_sel_q[0]_i_3 
       (.I0(Q[0]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .O(\inc_sel_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \inc_sel_q[1]_i_1 
       (.I0(\opc_opcode_q_reg[7]_0 [3]),
        .I1(Q[3]),
        .I2(\sp_q_reg[0]_1 ),
        .I3(\inc_sel_q[1]_i_2_n_0 ),
        .I4(\inc_sel_q[1]_i_3_n_0 ),
        .I5(\inc_sel_q_reg[1] ),
        .O(\opc_opcode_q_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \inc_sel_q[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[2]),
        .O(\inc_sel_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    \inc_sel_q[1]_i_3 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(Q[3]),
        .I2(\sp_q_reg[0]_2 ),
        .I3(\inc_sel_q[1]_i_4_n_0 ),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(\inc_sel_q[1]_i_2_n_0 ),
        .O(\inc_sel_q[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \inc_sel_q[1]_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\inc_sel_q[1]_i_4_n_0 ));
  dkong_dkong_system_wrapper_0_0_t48_int int_b
       (.D(D),
        .\FSM_onehot_int_state_q[2]_i_2_0 (\accumulator_q_reg[3] ),
        .\FSM_onehot_int_state_q[2]_i_2_1 (\p1_q_reg[7] ),
        .\FSM_onehot_int_state_q_reg[1]_0 (int_pending_s),
        .\FSM_onehot_int_state_q_reg[1]_1 (\FSM_onehot_int_state_q_reg[1] ),
        .Q({Q,\mnemonic_q_reg_n_0_[0] }),
        .\accu_shadow_q_reg[7] (\accu_shadow_q_reg[7]_0 ),
        .\accu_shadow_q_reg[7]_0 (\accu_shadow_q_reg[7]_i_3_n_0 ),
        .\accumulator_q_reg[7] (\accumulator_q_reg[7] ),
        .ale_q(ale_q),
        .ale_q_reg_0(ale_q_reg),
        .ale_q_reg_1(ale_q_reg_0),
        .clk_multi_cycle_s(clk_multi_cycle_s),
        .cnd_tf_s(cnd_tf_s),
        .\counter_q_reg[4] (\counter_q_reg[4] ),
        .\counter_q_reg[5] (\counter_q_reg[5] ),
        .\counter_q_reg[6] (\counter_q_reg[6] ),
        .\counter_q_reg[6]_0 (\opc_opcode_q_reg[5]_0 ),
        .\counter_q_reg[6]_1 ({\p1_q[7]_i_16 [5:3],\p1_q[7]_i_16 [1:0]}),
        .\counter_q_reg[6]_2 (\counter_q_reg[6]_0 ),
        .dac_out({dac_out[7],dac_out[5:3]}),
        .dmem_addr(dmem_addr),
        .dmem_addr_q(dmem_addr_q),
        .\dmem_addr_q_reg[2] (\mnemonic_q_reg[2]_2 ),
        .\dmem_addr_q_reg[3] (\dmem_addr_q_reg[3] ),
        .\dmem_addr_q_reg[5] (\dmem_addr_q_reg[5] ),
        .\dmem_addr_q_reg[5]_0 (\dmem_addr_q[5]_i_5_n_0 ),
        .\dmem_addr_q_reg[5]_1 (\dmem_addr_q[5]_i_6_n_0 ),
        .\dmem_addr_q_reg[5]_2 (\dmem_addr_q_reg[5]_0 ),
        .int_enable_q_reg_0(int_enable_q_reg),
        .int_enable_q_reg_1(int_enable_q_reg_0),
        .int_in_progress_q(int_in_progress_q),
        .int_in_progress_q_reg_0(int_in_progress_q_reg),
        .int_in_progress_q_reg_1(int_in_progress_q_reg_0),
        .int_in_progress_q_reg_2(int_in_progress_q_reg_1),
        .int_q_reg_0(int_q_reg),
        .int_q_reg_1(int_q_reg_0),
        .int_type_q(int_type_q),
        .int_type_q_reg_0(int_type_q_reg),
        .mb_q(mb_q),
        .\mnemonic_q_reg[1] (\mnemonic_q_reg[1]_3 ),
        .\mnemonic_q_reg[1]_0 (\mnemonic_q_reg[1]_6 ),
        .\mnemonic_q_reg[3] (\mnemonic_q_reg[3]_6 ),
        .\opc_opcode_q_reg[0] (int_b_n_78),
        .\opc_opcode_q_reg[0]_0 (int_b_n_79),
        .\opc_opcode_q_reg[0]_1 (int_b_n_80),
        .\opc_opcode_q_reg[0]_2 (int_b_n_81),
        .\opc_opcode_q_reg[2] (\opc_opcode_q_reg[2]_1 ),
        .outreg(outreg),
        .\outreg_reg[0] (\outreg_reg[7] [0]),
        .\outreg_reg[1] (\outreg_reg[7] [1]),
        .\outreg_reg[2] (\outreg_reg[7] [2]),
        .\outreg_reg[3] (\outreg_reg[7] [3]),
        .\outreg_reg[4] (\outreg_reg[7] [4]),
        .\outreg_reg[4]_0 ({int_b_n_57,int_b_n_58}),
        .\outreg_reg[5] (\outreg_reg[7] [5]),
        .\outreg_reg[6] (\outreg_reg[7] [6]),
        .\outreg_reg[7] (\outreg_reg[7] [7]),
        .\p1_q[2]_i_3_0 ({\opc_opcode_q_reg[7]_0 [6:2],\opc_opcode_q_reg_n_0_[2] ,\opc_opcode_q_reg[7]_0 [1:0]}),
        .\p1_q[3]_i_3_0 (\p1_q[3]_i_3 ),
        .\p1_q[3]_i_3_1 (\p1_q[3]_i_17_n_0 ),
        .\p1_q[3]_i_4_0 (\p1_q[3]_i_18_n_0 ),
        .\p1_q[6]_i_23 (\p1_q[6]_i_23 ),
        .\p1_q[6]_i_23_0 (\mnemonic_q_reg[0]_3 ),
        .\p1_q[6]_i_23_1 (\p1_q[5]_i_12_n_0 ),
        .\p1_q[7]_i_7_0 (\p1_q[7]_i_7 ),
        .\p1_q[7]_i_7_1 (\p1_q[7]_i_39_n_0 ),
        .\p2_q_reg[0] (\p1_q[0]_i_2_n_0 ),
        .\p2_q_reg[0]_0 (\p1_q[7]_i_17_n_0 ),
        .\p2_q_reg[0]_1 (\p1_q[0]_i_8_n_0 ),
        .\p2_q_reg[0]_2 (\p2_q_reg[0] ),
        .\p2_q_reg[0]_3 (\p1_q[0]_i_11_n_0 ),
        .\p2_q_reg[0]_4 (\p2_q_reg[0]_0 ),
        .\p2_q_reg[1] (\p1_q[1]_i_4_n_0 ),
        .\p2_q_reg[1]_0 (\p1_q[1]_i_5_n_0 ),
        .\p2_q_reg[1]_1 (\p2_q_reg[1]_0 ),
        .\p2_q_reg[1]_2 (\p2_q_reg[1]_1 ),
        .\p2_q_reg[1]_3 (\mnemonic_q_reg[0]_6 ),
        .\p2_q_reg[1]_4 (\p2_q_reg[1]_2 ),
        .\p2_q_reg[1]_5 (\p1_q[1]_i_9_n_0 ),
        .\p2_q_reg[2] (\p1_q[2]_i_4_n_0 ),
        .\p2_q_reg[2]_0 (\p1_q[7]_i_19_n_0 ),
        .\p2_q_reg[2]_1 (\p2_q_reg[2]_0 ),
        .\p2_q_reg[2]_2 (\p2_q_reg[2]_1 ),
        .\p2_q_reg[2]_3 (\p2_q_reg[2]_2 ),
        .\p2_q_reg[2]_4 (\p2_q_reg[2]_3 ),
        .\p2_q_reg[2]_5 (\p1_q[2]_i_9_n_0 ),
        .\p2_q_reg[2]_6 (\p1_q[2]_i_5_n_0 ),
        .\p2_q_reg[2]_7 (\p2_q_reg[2]_4 ),
        .\p2_q_reg[3] (\p2_q_reg[3]_0 ),
        .\p2_q_reg[3]_0 (\p1_q[3]_i_2_n_0 ),
        .\p2_q_reg[3]_1 (\p1_q[3]_i_5_n_0 ),
        .\p2_q_reg[3]_2 (\mnemonic_q_reg[0]_2 ),
        .\p2_q_reg[3]_3 (\p1_q[6]_i_20_n_0 ),
        .\p2_q_reg[3]_4 (\p1_q[3]_i_11_n_0 ),
        .\p2_q_reg[4] (\p1_q[4]_i_2_n_0 ),
        .\p2_q_reg[4]_0 (\p1_q[6]_i_22_n_0 ),
        .\p2_q_reg[4]_1 (\p1_q[4]_i_8_n_0 ),
        .\p2_q_reg[4]_2 (\p2_q_reg[4]_0 ),
        .\p2_q_reg[4]_3 (\p1_q[4]_i_10_n_0 ),
        .\p2_q_reg[5] (\p1_q[5]_i_2_n_0 ),
        .\p2_q_reg[5]_0 (\p1_q_reg[6]_i_4_n_0 ),
        .\p2_q_reg[5]_1 (\p1_q[5]_i_8_n_0 ),
        .\p2_q_reg[5]_2 (\p2_q_reg[5]_0 ),
        .\p2_q_reg[5]_3 (\p1_q[5]_i_11_n_0 ),
        .\p2_q_reg[6] (\p2_q_reg[6] ),
        .\p2_q_reg[6]_0 (\p1_q[6]_i_2_n_0 ),
        .\p2_q_reg[6]_1 (\p1_q[6]_i_5_n_0 ),
        .\p2_q_reg[7] (\p1_q[7]_i_6_n_0 ),
        .\p2_q_reg[7]_0 ({\p2_q_reg[7]_1 [7],\p2_q_reg[7]_1 [3:0]}),
        .\p2_q_reg[7]_1 (\p1_q[7]_i_18_n_0 ),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .\pmem_addr_q_reg[7] (\pmem_addr_q[7]_i_2_n_0 ),
        .program_counter_q(program_counter_q),
        .\program_counter_q_reg[0] (take_branch_q_reg),
        .\program_counter_q_reg[11] (\program_counter_q_reg[11] ),
        .\program_counter_q_reg[11]_0 (\program_counter_q_reg[11]_0 ),
        .\program_counter_q_reg[7] (\program_counter_q_reg[7] ),
        .\program_counter_q_reg[8] (\program_counter_q_reg[8] ),
        .\program_counter_q_reg[8]_0 (\mnemonic_q_reg[5]_2 ),
        .\program_counter_q_reg[8]_1 (\program_counter_q_reg[8]_1 ),
        .\program_counter_q_reg[9] (\program_counter_q_reg[9] ),
        .\program_counter_q_reg[9]_0 (\program_counter_q_reg[9]_0 ),
        .psw_aux_carry_s(psw_aux_carry_s),
        .psw_bs_s(psw_bs_s),
        .psw_carry_s(psw_carry_s),
        .psw_f0_s(psw_f0_s),
        .\psw_q_reg[0] (\psw_q_reg[0] ),
        .\psw_q_reg[0]_0 (\psw_q[0]_i_2_n_0 ),
        .\psw_q_reg[1] (\psw_q_reg[1]_0 ),
        .\psw_q_reg[1]_0 (\psw_q[1]_i_2_n_0 ),
        .\psw_q_reg[2] (\psw_q_reg[2] ),
        .\psw_q_reg[2]_0 (\psw_q_reg[2]_0 ),
        .\psw_q_reg[2]_1 (\psw_q[2]_i_3_n_0 ),
        .\psw_q_reg[3] (\psw_q_reg[3] ),
        .\psw_q_reg[3]_0 (\psw_q[3]_i_2_n_0 ),
        .\psw_q_reg[3]_1 (\psw_q[3]_i_3_n_0 ),
        .\psw_q_reg[3]_2 (\psw_q_reg[3]_i_4_n_0 ),
        .soundclk(soundclk),
        .sp_q(\psw_b/sp_q ),
        .\sp_q_reg[0] (\sp_q_reg[0] ),
        .\sp_q_reg[0]_0 (\sp_q_reg[0]_0 ),
        .\sp_q_reg[0]_1 (\sp_q_reg[0]_3 ),
        .\sp_q_reg[0]_2 (\sp_q_reg[0]_2 ),
        .\sp_q_reg[0]_3 (\sp_q[0]_i_2_n_0 ),
        .\sp_q_reg[0]_4 (\sp_q_reg[0]_1 ),
        .\sp_q_reg[0]_5 (\sp_q[0]_i_3_n_0 ),
        .\sp_q_reg[1] (\mnemonic_q_reg[1]_0 ),
        .\sp_q_reg[1]_0 (\sp_q_reg[1] ),
        .\sp_q_reg[1]_1 (\sp_q[1]_i_3_n_0 ),
        .\sp_q_reg[2] (\sp_q_reg[2] ),
        .\sp_q_reg[2]_0 (\sp_q_reg[2]_0 ),
        .take_branch_q_reg(\mnemonic_q_reg[3]_3 ),
        .\temp_req_q_reg[5] (\temp_req_q[6]_i_5_n_0 ),
        .\temp_req_q_reg[5]_0 (\temp_req_q[6]_i_2_n_0 ),
        .\temp_req_q_reg[5]_1 (\temp_req_q[6]_i_4_n_0 ),
        .\temp_req_q_reg[6] (\temp_req_q_reg[6] ),
        .\temp_req_q_reg[7] (\temp_req_q[7]_i_3_n_0 ),
        .timer_flag_q_reg_0(timer_flag_q_reg),
        .timer_flag_q_reg_1(timer_flag_q_reg_0),
        .timer_int_enable_q_reg_0(timer_int_enable_q_reg),
        .timer_int_enable_q_reg_1(timer_int_enable_q_reg_0),
        .timer_int_enable_q_reg_2(timer_int_enable_q_reg_1),
        .timer_overflow_q_reg_0(timer_overflow_q_reg),
        .timer_overflow_q_reg_1(timer_overflow_q_reg_0),
        .timer_overflow_q_reg_2(\mnemonic_q_reg[4]_0 ),
        .\use_xtal_div.xtal_q_reg[1] (\use_xtal_div.xtal_q_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    int_enable_q_i_2
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\mnemonic_q_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_enable_q_i_3
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\mnemonic_q_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    mb_q_i_2
       (.I0(\inc_sel_q_reg[0]_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(mb_q_i_6_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mb_q56_out));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mb_q_i_3
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(\mnemonic_q_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    mb_q_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .O(\mnemonic_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mb_q_i_6
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[2]),
        .O(mb_q_i_6_n_0));
  FDCE mb_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg),
        .D(mb_q_reg_0),
        .Q(mb_q));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_63_0_0_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(mem_reg_0_63_0_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    mem_reg_0_63_0_0_i_11
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\mnemonic_q_reg[5]_3 ),
        .I3(Q[0]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(\accumulator_q_reg[3] ),
        .O(mem_reg_0_63_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    mem_reg_0_63_0_0_i_12
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(mem_reg_0_63_0_0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_63_0_0_i_13
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(mem_reg_0_63_0_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h00FF0D0000000D00)) 
    mem_reg_0_63_0_0_i_14
       (.I0(\opc_opcode_q_reg_n_0_[2] ),
        .I1(\opc_opcode_q_reg[7]_0 [2]),
        .I2(\accumulator_q_reg[3] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\program_counter_q_reg[8]_0 ),
        .O(mem_reg_0_63_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'h888888888A888888)) 
    mem_reg_0_63_0_0_i_1__0
       (.I0(\sp_q_reg[0]_2 ),
        .I1(mem_reg_0_63_0_0_i_8__0_n_0),
        .I2(\outreg_reg[7]_0 ),
        .I3(mem_reg_0_63_0_0_i_10_n_0),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[4]),
        .O(dmem_we));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    mem_reg_0_63_0_0_i_8__0
       (.I0(mem_reg_0_63_0_0_i_11_n_0),
        .I1(mem_reg_0_63_0_0_i_12_n_0),
        .I2(\program_counter_q_reg[0] ),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(mem_reg_0_63_0_0_i_13_n_0),
        .I5(mem_reg_0_63_0_0_i_14_n_0),
        .O(mem_reg_0_63_0_0_i_8__0_n_0));
  FDCE \mnemonic_q_reg[0] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_7 ),
        .CLR(ale_q_reg),
        .D(mnemonic_v[0]),
        .Q(\mnemonic_q_reg_n_0_[0] ));
  MUXF8 \mnemonic_q_reg[0]_i_1 
       (.I0(\mnemonic_q_reg[0]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[0]_i_3_n_0 ),
        .O(mnemonic_v[0]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[0]_i_2 
       (.I0(g0_b0_n_0),
        .I1(g1_b0_n_0),
        .O(\mnemonic_q_reg[0]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[0]_i_3 
       (.I0(g2_b0_n_0),
        .I1(g3_b0_n_0),
        .O(\mnemonic_q_reg[0]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDCE \mnemonic_q_reg[1] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_7 ),
        .CLR(ale_q_reg),
        .D(mnemonic_v[1]),
        .Q(Q[0]));
  MUXF8 \mnemonic_q_reg[1]_i_1 
       (.I0(\mnemonic_q_reg[1]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[1]_i_3_n_0 ),
        .O(mnemonic_v[1]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[1]_i_2 
       (.I0(g0_b1_n_0),
        .I1(g1_b1_n_0),
        .O(\mnemonic_q_reg[1]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[1]_i_3 
       (.I0(g2_b1_n_0),
        .I1(g3_b1_n_0),
        .O(\mnemonic_q_reg[1]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDCE \mnemonic_q_reg[2] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_7 ),
        .CLR(ale_q_reg),
        .D(mnemonic_v[2]),
        .Q(Q[1]));
  MUXF8 \mnemonic_q_reg[2]_i_1 
       (.I0(\mnemonic_q_reg[2]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[2]_i_3_n_0 ),
        .O(mnemonic_v[2]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[2]_i_2 
       (.I0(g0_b2_n_0),
        .I1(g1_b2_n_0),
        .O(\mnemonic_q_reg[2]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[2]_i_3 
       (.I0(g2_b2_n_0),
        .I1(g3_b2_n_0),
        .O(\mnemonic_q_reg[2]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDPE \mnemonic_q_reg[3] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_7 ),
        .D(mnemonic_v[3]),
        .PRE(ale_q_reg),
        .Q(Q[2]));
  MUXF8 \mnemonic_q_reg[3]_i_1 
       (.I0(\mnemonic_q_reg[3]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[3]_i_3_n_0 ),
        .O(mnemonic_v[3]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[3]_i_2 
       (.I0(g0_b3_n_0),
        .I1(g1_b3_n_0),
        .O(\mnemonic_q_reg[3]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[3]_i_3 
       (.I0(g2_b3_n_0),
        .I1(g3_b3_n_0),
        .O(\mnemonic_q_reg[3]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDCE \mnemonic_q_reg[4] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_7 ),
        .CLR(ale_q_reg),
        .D(mnemonic_v[4]),
        .Q(Q[3]));
  MUXF8 \mnemonic_q_reg[4]_i_1 
       (.I0(\mnemonic_q_reg[4]_i_2_n_0 ),
        .I1(\mnemonic_q_reg[4]_i_3_n_0 ),
        .O(mnemonic_v[4]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[4]_i_2 
       (.I0(g0_b4_n_0),
        .I1(g1_b4_n_0),
        .O(\mnemonic_q_reg[4]_i_2_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[4]_i_3 
       (.I0(g2_b4_n_0),
        .I1(g3_b4_n_0),
        .O(\mnemonic_q_reg[4]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  FDPE \mnemonic_q_reg[5] 
       (.C(soundclk),
        .CE(\mnemonic_q_reg[5]_7 ),
        .D(mnemonic_v[5]),
        .PRE(ale_q_reg),
        .Q(Q[4]));
  MUXF8 \mnemonic_q_reg[5]_i_2 
       (.I0(\mnemonic_q_reg[5]_i_3_n_0 ),
        .I1(\mnemonic_q_reg[5]_i_4_n_0 ),
        .O(mnemonic_v[5]),
        .S(\opc_opcode_q_reg_rep_n_0_[7] ));
  MUXF7 \mnemonic_q_reg[5]_i_3 
       (.I0(g0_b5_n_0),
        .I1(g1_b5_n_0),
        .O(\mnemonic_q_reg[5]_i_3_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF7 \mnemonic_q_reg[5]_i_4 
       (.I0(g2_b5_n_0),
        .I1(g3_b5_n_0),
        .O(\mnemonic_q_reg[5]_i_4_n_0 ),
        .S(\opc_opcode_q_reg_rep_n_0_[6] ));
  MUXF8 multi_cycle_q_reg_i_2
       (.I0(multi_cycle_q_reg_i_3_n_0),
        .I1(multi_cycle_q_reg_i_4_n_0),
        .O(clk_multi_cycle_s),
        .S(\opc_opcode_q_reg[7]_0 [6]));
  MUXF7 multi_cycle_q_reg_i_3
       (.I0(int_b_n_78),
        .I1(int_b_n_79),
        .O(multi_cycle_q_reg_i_3_n_0),
        .S(\opc_opcode_q_reg[7]_0 [5]));
  MUXF7 multi_cycle_q_reg_i_4
       (.I0(int_b_n_80),
        .I1(int_b_n_81),
        .O(multi_cycle_q_reg_i_4_n_0),
        .S(\opc_opcode_q_reg[7]_0 [5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[0] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [0]),
        .Q(\opc_opcode_q_reg[7]_0 [0]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[1] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [1]),
        .Q(\opc_opcode_q_reg[7]_0 [1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[2] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(int_b_n_58),
        .Q(\opc_opcode_q_reg_n_0_[2] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[3] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [2]),
        .Q(\opc_opcode_q_reg[7]_0 [2]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[4] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(int_b_n_57),
        .Q(\opc_opcode_q_reg[7]_0 [3]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[5] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [3]),
        .Q(\opc_opcode_q_reg[7]_0 [4]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[6] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [4]),
        .Q(\opc_opcode_q_reg[7]_0 [5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg[7] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [5]),
        .Q(\opc_opcode_q_reg[7]_0 [6]));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[0] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [0]),
        .Q(\opc_opcode_q_reg_rep_n_0_[0] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[1] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [1]),
        .Q(\opc_opcode_q_reg_rep_n_0_[1] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[2] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(int_b_n_58),
        .Q(\opc_opcode_q_reg_rep_n_0_[2] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[3] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [2]),
        .Q(\opc_opcode_q_reg_rep_n_0_[3] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[4] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(int_b_n_57),
        .Q(\opc_opcode_q_reg_rep_n_0_[4] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[5] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [3]),
        .Q(\opc_opcode_q_reg_rep_n_0_[5] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[6] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [4]),
        .Q(\opc_opcode_q_reg_rep_n_0_[6] ));
  (* equivalent_register_removal = "no" *) 
  FDCE \opc_opcode_q_reg_rep[7] 
       (.C(soundclk),
        .CE(\opc_opcode_q_reg[0]_1 ),
        .CLR(ale_q_reg),
        .D(\opc_opcode_q_reg_rep[7]_0 [5]),
        .Q(\opc_opcode_q_reg_rep_n_0_[7] ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    overflow_q_i_4
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\opc_opcode_q_reg[7]_0 [4]),
        .I2(\pmem_addr_q[11]_i_7_n_0 ),
        .I3(\sp_q[1]_i_4_n_0 ),
        .I4(Q[0]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\opc_opcode_q_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \p1_q[0]_i_11 
       (.I0(\mnemonic_q_reg[0]_2 ),
        .I1(\mnemonic_q_reg[0]_1 ),
        .I2(\bus_q_reg[7]_0 ),
        .I3(\opc_opcode_q_reg[7]_0 [0]),
        .O(\p1_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \p1_q[0]_i_2 
       (.I0(\p1_q[0]_i_5_n_0 ),
        .I1(\p1_q[7]_i_12_n_0 ),
        .I2(\p1_q[0]_i_6_n_0 ),
        .I3(\p1_q[7]_i_14_n_0 ),
        .I4(\p1_q[0]_i_7_n_0 ),
        .I5(\p2_q_reg[6] ),
        .O(\p1_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080C0800FB080808)) 
    \p1_q[0]_i_5 
       (.I0(\p1_q[3]_i_2_0 [0]),
        .I1(\p1_q[7]_i_25_n_0 ),
        .I2(\p1_q[7]_i_26_n_0 ),
        .I3(\mnemonic_q_reg[1]_2 ),
        .I4(\psw_q_reg[2]_i_4_0 [0]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\p1_q[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h74337400)) 
    \p1_q[0]_i_6 
       (.I0(\p1_q[0]_i_2_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\psw_q_reg[2]_i_4_0 [4]),
        .I3(\mnemonic_q_reg[5]_0 ),
        .I4(\psw_q_reg[2]_i_4_0 [1]),
        .O(\p1_q[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAD94)) 
    \p1_q[0]_i_7 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [0]),
        .I3(\psw_q_reg[2]_i_4 [0]),
        .O(\p1_q[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \p1_q[0]_i_8 
       (.I0(\p1_q[2]_i_13_n_0 ),
        .I1(\sp_q_reg[0]_3 ),
        .I2(dac_out[0]),
        .I3(\p1_q[6]_i_22_n_0 ),
        .I4(\p1_q[0]_i_3 ),
        .O(\p1_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h080CFB0808000808)) 
    \p1_q[1]_i_10 
       (.I0(\p1_q[3]_i_2_0 [1]),
        .I1(\p1_q[7]_i_25_n_0 ),
        .I2(\p1_q[7]_i_26_n_0 ),
        .I3(\mnemonic_q_reg[1]_2 ),
        .I4(\mnemonic_q_reg[5]_0 ),
        .I5(\psw_q_reg[2]_i_4_0 [1]),
        .O(\p1_q[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA9D4)) 
    \p1_q[1]_i_12 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4 [1]),
        .I3(\psw_q_reg[2]_i_4_0 [1]),
        .O(\p1_q[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \p1_q[1]_i_4 
       (.I0(\p2_q_reg[6] ),
        .I1(\p1_q[1]_i_10_n_0 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\p2_q_reg[1] ),
        .I4(\p1_q[7]_i_14_n_0 ),
        .I5(\p1_q[1]_i_12_n_0 ),
        .O(\p1_q[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \p1_q[1]_i_5 
       (.I0(\p1_q[2]_i_13_n_0 ),
        .I1(\sp_q_reg[1] ),
        .I2(dac_out[1]),
        .I3(\p1_q[6]_i_22_n_0 ),
        .I4(\p1_q[1]_i_2 ),
        .O(\p1_q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000020)) 
    \p1_q[1]_i_7 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\mnemonic_q_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h88888088FFFF8088)) 
    \p1_q[1]_i_9 
       (.I0(\opc_opcode_q_reg[7]_0 [1]),
        .I1(\opc_opcode_q_reg[7]_0 [2]),
        .I2(\mnemonic_q_reg[0]_1 ),
        .I3(\p2_q_reg[3]_0 ),
        .I4(\mnemonic_q_reg[0]_2 ),
        .I5(\p1_q[1]_i_3 ),
        .O(\p1_q[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h080C0800FB080808)) 
    \p1_q[2]_i_10 
       (.I0(\p1_q[3]_i_2_0 [2]),
        .I1(\p1_q[7]_i_25_n_0 ),
        .I2(\p1_q[7]_i_26_n_0 ),
        .I3(\mnemonic_q_reg[1]_2 ),
        .I4(\psw_q_reg[2]_i_4_0 [2]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\p1_q[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hA9D4)) 
    \p1_q[2]_i_12 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4 [2]),
        .I3(\psw_q_reg[2]_i_4_0 [2]),
        .O(\p1_q[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00ABABABABABABAB)) 
    \p1_q[2]_i_13 
       (.I0(\p1_q[6]_i_47_n_0 ),
        .I1(\p2_q_reg[3]_1 ),
        .I2(\psw_q_reg[3]_i_4_0 ),
        .I3(\pmem_addr_q[7]_i_5_n_0 ),
        .I4(\psw_q[3]_i_27_n_0 ),
        .I5(\bus_q_reg[7]_0 ),
        .O(\p1_q[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \p1_q[2]_i_16 
       (.I0(\p2_q_reg[3]_1 ),
        .I1(\opc_opcode_q_reg[7]_0 [4]),
        .I2(\opc_opcode_q_reg[7]_0 [6]),
        .I3(\opc_opcode_q_reg[7]_0 [5]),
        .O(\p1_q[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400040000)) 
    \p1_q[2]_i_17 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\opc_opcode_q_reg[7]_0 [3]),
        .I2(\p1_q_reg[7] ),
        .I3(\opc_opcode_q_reg[7]_0 [5]),
        .I4(\opc_opcode_q_reg[7]_0 [4]),
        .I5(\opc_opcode_q_reg[7]_0 [6]),
        .O(\p1_q[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p1_q[2]_i_18 
       (.I0(\opc_opcode_q_reg_n_0_[2] ),
        .I1(\opc_opcode_q_reg[7]_0 [2]),
        .O(\p1_q[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \p1_q[2]_i_4 
       (.I0(\p2_q_reg[6] ),
        .I1(\p1_q[2]_i_10_n_0 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\p2_q_reg[2] ),
        .I4(\p1_q[7]_i_14_n_0 ),
        .I5(\p1_q[2]_i_12_n_0 ),
        .O(\p1_q[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1F1FF)) 
    \p1_q[2]_i_5 
       (.I0(\p1_q[2]_i_13_n_0 ),
        .I1(\sp_q_reg[2]_0 ),
        .I2(\p1_q[2]_i_2 ),
        .I3(dac_out[2]),
        .I4(\p1_q[6]_i_22_n_0 ),
        .O(\p1_q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2F203F3F2F203F30)) 
    \p1_q[2]_i_9 
       (.I0(\p1_q[2]_i_16_n_0 ),
        .I1(\p1_q[2]_i_17_n_0 ),
        .I2(\mnemonic_q_reg[0]_1 ),
        .I3(\p2_q_reg[3]_1 ),
        .I4(\p1_q[2]_i_18_n_0 ),
        .I5(\p1_q[2]_i_3 ),
        .O(\p1_q[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFF7)) 
    \p1_q[3]_i_11 
       (.I0(Q[1]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\p1_q[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFF7F7)) 
    \p1_q[3]_i_13 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h111F111FFFFF111F)) 
    \p1_q[3]_i_17 
       (.I0(\mnemonic_q_reg[1]_4 ),
        .I1(\p1_q[7]_i_16 [2]),
        .I2(program_counter_q[3]),
        .I3(\p1_q[7]_i_16_0 ),
        .I4(\mnemonic_q_reg[1]_0 ),
        .I5(program_counter_q[10]),
        .O(\p1_q[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p1_q[3]_i_18 
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\p1_q[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \p1_q[3]_i_19 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4 [0]),
        .O(\temp_req_q_reg[0] ));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \p1_q[3]_i_2 
       (.I0(\p1_q[3]_i_7_n_0 ),
        .I1(\p1_q[7]_i_12_n_0 ),
        .I2(\p2_q_reg[3] ),
        .I3(\p1_q[7]_i_14_n_0 ),
        .I4(\p1_q[3]_i_9_n_0 ),
        .I5(\p2_q_reg[6] ),
        .O(\p1_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \p1_q[3]_i_20 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [3]),
        .I4(\psw_q_reg[2]_i_4 [3]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \p1_q[3]_i_21 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [2]),
        .I4(\psw_q_reg[2]_i_4 [2]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \p1_q[3]_i_22 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [1]),
        .I4(\psw_q_reg[2]_i_4 [1]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \p1_q[3]_i_5 
       (.I0(\p2_q_reg[3]_1 ),
        .I1(\opc_opcode_q_reg[7]_0 [4]),
        .I2(\opc_opcode_q_reg[7]_0 [6]),
        .I3(\opc_opcode_q_reg[7]_0 [5]),
        .I4(\mnemonic_q_reg[0]_1 ),
        .I5(\bus_q_reg[7]_0 ),
        .O(\p1_q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \p1_q[3]_i_6 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\mnemonic_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h080C0800FB080808)) 
    \p1_q[3]_i_7 
       (.I0(\p1_q[3]_i_2_0 [3]),
        .I1(\p1_q[7]_i_25_n_0 ),
        .I2(\p1_q[7]_i_26_n_0 ),
        .I3(\mnemonic_q_reg[1]_2 ),
        .I4(\psw_q_reg[2]_i_4_0 [3]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\p1_q[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA9D4)) 
    \p1_q[3]_i_9 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4 [3]),
        .I3(\psw_q_reg[2]_i_4_0 [3]),
        .O(\p1_q[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A200A200A2)) 
    \p1_q[4]_i_10 
       (.I0(\p1_q[6]_i_20_n_0 ),
        .I1(\p2_q_reg[7]_1 [4]),
        .I2(\p1_q[7]_i_17_n_0 ),
        .I3(\p1_q[7]_i_18_n_0 ),
        .I4(sfx_port[3]),
        .I5(\p1_q[4]_i_3 ),
        .O(\p1_q[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p1_q[4]_i_2 
       (.I0(\p1_q[4]_i_4_n_0 ),
        .I1(\p2_q_reg[4] ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\p1_q[4]_i_6_n_0 ),
        .I4(\p1_q[7]_i_14_n_0 ),
        .I5(\p1_q[4]_i_7_n_0 ),
        .O(\p1_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hAD94)) 
    \p1_q[4]_i_4 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [4]),
        .I3(\psw_q_reg[2]_i_4 [4]),
        .O(\p1_q[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \p1_q[4]_i_6 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\psw_q_reg[2]_i_4 [4]),
        .I2(\mnemonic_q_reg[5]_0 ),
        .I3(O[0]),
        .O(\p1_q[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p1_q[4]_i_7 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [4]),
        .O(\p1_q[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[4]_i_8 
       (.I0(\p1_q[6]_i_37_n_0 ),
        .I1(psw_bs_s),
        .I2(program_counter_q[4]),
        .I3(\p1_q[7]_i_16_0 ),
        .I4(\p1_q[7]_i_16 [3]),
        .I5(\mnemonic_q_reg[1]_4 ),
        .O(\p1_q[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00A2A2A2)) 
    \p1_q[5]_i_11 
       (.I0(\p1_q[6]_i_20_n_0 ),
        .I1(\p2_q_reg[7]_1 [5]),
        .I2(\p1_q[7]_i_17_n_0 ),
        .I3(sfx_port[0]),
        .I4(\p1_q[7]_i_18_n_0 ),
        .O(\p1_q[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAB000100AB550100)) 
    \p1_q[5]_i_12 
       (.I0(\p1_q[5]_i_14_n_0 ),
        .I1(\program_counter_q_reg[0] ),
        .I2(\p1_q[5]_i_15_n_0 ),
        .I3(\p1_q[5]_i_16_n_0 ),
        .I4(\p2_q_reg[3]_0 ),
        .I5(\opc_opcode_q_reg[7]_0 [3]),
        .O(\p1_q[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEBFFFFFFFFFFFFFB)) 
    \p1_q[5]_i_14 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\p1_q[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p1_q[5]_i_15 
       (.I0(\opc_opcode_q_reg[7]_0 [1]),
        .I1(\opc_opcode_q_reg[7]_0 [0]),
        .O(\p1_q[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000001100)) 
    \p1_q[5]_i_16 
       (.I0(Q[0]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\p1_q[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p1_q[5]_i_2 
       (.I0(\p1_q[5]_i_4_n_0 ),
        .I1(\p2_q_reg[5] ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\p1_q[5]_i_6_n_0 ),
        .I4(\p1_q[7]_i_14_n_0 ),
        .I5(\p1_q[5]_i_7_n_0 ),
        .O(\p1_q[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hB994)) 
    \p1_q[5]_i_4 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\psw_q_reg[2]_i_4_0 [5]),
        .I2(\mnemonic_q_reg[5]_0 ),
        .I3(\psw_q_reg[2]_i_4 [5]),
        .O(\p1_q[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \p1_q[5]_i_6 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\psw_q_reg[2]_i_4 [5]),
        .I2(\mnemonic_q_reg[5]_0 ),
        .I3(O[1]),
        .O(\p1_q[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p1_q[5]_i_7 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [5]),
        .O(\p1_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[5]_i_8 
       (.I0(\p1_q[6]_i_37_n_0 ),
        .I1(psw_f0_s),
        .I2(program_counter_q[5]),
        .I3(\p1_q[7]_i_16_0 ),
        .I4(\p1_q[7]_i_16 [4]),
        .I5(\mnemonic_q_reg[1]_4 ),
        .O(\p1_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFD4FFFFEFFBB)) 
    \p1_q[6]_i_13 
       (.I0(Q[2]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[3]_5 ));
  LUT6 #(
    .INIT(64'h30033503300F3503)) 
    \p1_q[6]_i_14 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\accumulator_q_reg[3] ),
        .I2(\mnemonic_q_reg[5]_6 ),
        .I3(\mnemonic_q_reg[2]_3 ),
        .I4(\mnemonic_q_reg[3]_4 ),
        .I5(\p1_q[6]_i_3 ),
        .O(\FSM_onehot_mstate_q_reg[0] ));
  LUT6 #(
    .INIT(64'h0462002004440402)) 
    \p1_q[6]_i_15 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\mnemonic_q_reg[4]_4 ));
  LUT3 #(
    .INIT(8'h15)) 
    \p1_q[6]_i_16 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\p1_q[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFEEF0FF)) 
    \p1_q[6]_i_17 
       (.I0(Q[3]),
        .I1(\p1_q[6]_i_30_n_0 ),
        .I2(\p1_q[6]_i_31_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\p1_q[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFFFEFEE)) 
    \p1_q[6]_i_18 
       (.I0(\psw_q[2]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\dmem_addr_q[5]_i_5_0 ),
        .I3(\psw_q[0]_i_3_n_0 ),
        .I4(\p1_q[6]_i_17_0 ),
        .I5(\p1_q[6]_i_34_n_0 ),
        .O(\p1_q[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF700FFFFF700F700)) 
    \p1_q[6]_i_19 
       (.I0(\p1_q[6]_i_5_0 [1]),
        .I1(\p1_q[6]_i_5_0 [0]),
        .I2(\p1_q[6]_i_5_1 ),
        .I3(\p1_q[7]_i_18_n_0 ),
        .I4(\p1_q[7]_i_17_n_0 ),
        .I5(\p2_q_reg[7]_1 [6]),
        .O(\p1_q[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p1_q[6]_i_2 
       (.I0(\p1_q[6]_i_6_n_0 ),
        .I1(\p2_q_reg[6]_0 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\p1_q[6]_i_8_n_0 ),
        .I4(\p1_q[7]_i_14_n_0 ),
        .I5(\p1_q[6]_i_9_n_0 ),
        .O(\p1_q[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3000D1C0)) 
    \p1_q[6]_i_20 
       (.I0(\program_counter_q_reg[0] ),
        .I1(\p1_q[6]_i_35_n_0 ),
        .I2(\p2_q_reg[3]_0 ),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(\p1_q[6]_i_36_n_0 ),
        .O(\p1_q[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[6]_i_21 
       (.I0(\p1_q[6]_i_37_n_0 ),
        .I1(psw_aux_carry_s),
        .I2(program_counter_q[6]),
        .I3(\p1_q[7]_i_16_0 ),
        .I4(\p1_q[7]_i_16 [5]),
        .I5(\mnemonic_q_reg[1]_4 ),
        .O(\p1_q[6]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \p1_q[6]_i_22 
       (.I0(\p1_q[7]_i_40_n_0 ),
        .I1(\program_counter_q_reg[0] ),
        .I2(\opc_opcode_q_reg[7]_0 [0]),
        .I3(\opc_opcode_q_reg[7]_0 [1]),
        .I4(\p1_q[6]_i_40_n_0 ),
        .O(\p1_q[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hBEB1BFEF1FC5BABA)) 
    \p1_q[6]_i_24 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[3]),
        .O(\mnemonic_q_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hFBF5FEFEFBBDFBF5)) 
    \p1_q[6]_i_27 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\mnemonic_q_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0252022091418B1D)) 
    \p1_q[6]_i_28 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[2]),
        .O(\mnemonic_q_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFDFDFCF0FFFF)) 
    \p1_q[6]_i_30 
       (.I0(\opc_opcode_q_reg[7]_0 [5]),
        .I1(\p2_q_reg[1]_2 ),
        .I2(\p1_q[6]_i_17_2 ),
        .I3(\opc_opcode_q_reg[7]_0 [2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\p1_q[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hD5DFD5DFFFFF0000)) 
    \p1_q[6]_i_31 
       (.I0(Q[4]),
        .I1(\p1_q[6]_i_17_0 ),
        .I2(Q[3]),
        .I3(\p2_q_reg[3]_1 ),
        .I4(\p1_q[6]_i_17_1 ),
        .I5(Q[1]),
        .O(\p1_q[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF404440444044)) 
    \p1_q[6]_i_34 
       (.I0(\p1_q[6]_i_45_n_0 ),
        .I1(\psw_q[0]_i_3_n_0 ),
        .I2(\program_counter_q_reg[8]_0 ),
        .I3(\program_counter_q_reg[0] ),
        .I4(\p1_q[6]_i_46_n_0 ),
        .I5(\bus_q_reg[7]_0 ),
        .O(\p1_q[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE7FFFFEFFFF)) 
    \p1_q[6]_i_35 
       (.I0(Q[4]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\p1_q[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFE7FFFFFFFFFFEF)) 
    \p1_q[6]_i_36 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[4]),
        .O(\p1_q[6]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \p1_q[6]_i_37 
       (.I0(\p1_q[6]_i_47_n_0 ),
        .I1(\program_counter_q_reg[0] ),
        .I2(Q[3]),
        .I3(\sp_q_reg[0]_1 ),
        .O(\p1_q[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \p1_q[6]_i_39 
       (.I0(\pmem_addr_q[11]_i_7_n_0 ),
        .I1(\sp_q[1]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\sp_q_reg[0]_1 ),
        .I5(\opc_opcode_q_reg[7]_0 [4]),
        .O(\mnemonic_q_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFDBBFFAF)) 
    \p1_q[6]_i_40 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\p1_q[6]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p1_q[6]_i_45 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\p1_q[6]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \p1_q[6]_i_46 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\p1_q[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFDF)) 
    \p1_q[6]_i_47 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\p1_q[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F4FF)) 
    \p1_q[6]_i_5 
       (.I0(\p1_q[6]_i_19_n_0 ),
        .I1(\p1_q[6]_i_20_n_0 ),
        .I2(\p1_q[6]_i_21_n_0 ),
        .I3(\p1_q[6]_i_22_n_0 ),
        .I4(dac_out[6]),
        .I5(\p2_q_reg[6]_1 ),
        .O(\p1_q[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hB994)) 
    \p1_q[6]_i_6 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\psw_q_reg[2]_i_4_0 [6]),
        .I2(\mnemonic_q_reg[5]_0 ),
        .I3(\psw_q_reg[2]_i_4 [6]),
        .O(\p1_q[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \p1_q[6]_i_8 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\psw_q_reg[2]_i_4 [6]),
        .I2(\mnemonic_q_reg[5]_0 ),
        .I3(O[2]),
        .O(\p1_q[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p1_q[6]_i_9 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [6]),
        .O(\p1_q[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    \p1_q[7]_i_1 
       (.I0(\opc_opcode_q_reg[7]_0 [0]),
        .I1(\p1_q_reg[7]_0 ),
        .I2(\p1_q[7]_i_4_n_0 ),
        .I3(\p1_q[7]_i_5_n_0 ),
        .I4(\opc_opcode_q_reg[7]_0 [1]),
        .O(\opc_opcode_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFF7E7FFE)) 
    \p1_q[7]_i_10 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\p1_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFAF00C000A000C0)) 
    \p1_q[7]_i_11 
       (.I0(O[3]),
        .I1(\p1_q[7]_i_24_n_0 ),
        .I2(\p1_q[7]_i_25_n_0 ),
        .I3(\p1_q[7]_i_26_n_0 ),
        .I4(\mnemonic_q_reg[1]_2 ),
        .I5(\p1_q[7]_i_28_n_0 ),
        .O(\p1_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005040004)) 
    \p1_q[7]_i_12 
       (.I0(\p1_q[7]_i_29_n_0 ),
        .I1(\p1_q[7]_i_30_n_0 ),
        .I2(\p1_q[7]_i_31_n_0 ),
        .I3(Q[0]),
        .I4(\p1_q[7]_i_32_n_0 ),
        .I5(\p1_q[7]_i_33_n_0 ),
        .O(\p1_q[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFE0)) 
    \p1_q[7]_i_14 
       (.I0(\p1_q[7]_i_11_0 ),
        .I1(\accumulator_q_reg[3] ),
        .I2(Q[1]),
        .I3(\p1_q[7]_i_37_n_0 ),
        .I4(\p1_q[7]_i_26_n_0 ),
        .O(\p1_q[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hAD94)) 
    \p1_q[7]_i_15 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\mnemonic_q_reg[5]_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [7]),
        .I3(\psw_q_reg[2]_i_4 [7]),
        .O(\p1_q[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \p1_q[7]_i_17 
       (.I0(\p1_q[7]_i_40_n_0 ),
        .I1(\program_counter_q_reg[0] ),
        .I2(\opc_opcode_q_reg[7]_0 [1]),
        .O(\p1_q[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \p1_q[7]_i_18 
       (.I0(\p1_q[7]_i_17_n_0 ),
        .I1(\p1_q[7]_i_41_n_0 ),
        .I2(\mnemonic_q_reg[5]_3 ),
        .I3(Q[1]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(\p2_q_reg[3]_0 ),
        .O(\p1_q[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE0EEEEEEEEEE)) 
    \p1_q[7]_i_19 
       (.I0(\p1_q[7]_i_42_n_0 ),
        .I1(\p1_q_reg[7] ),
        .I2(\temp_req_q[6]_i_4_n_0 ),
        .I3(\p1_q[7]_i_43_n_0 ),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[3]),
        .O(\p1_q[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \p1_q[7]_i_20 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\mnemonic_q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAA2022)) 
    \p1_q[7]_i_24 
       (.I0(\psw_q_reg[2]_i_4 [7]),
        .I1(\p1_q[7]_i_47_n_0 ),
        .I2(\p1_q[7]_i_11_1 ),
        .I3(\pmem_addr_q[11]_i_7_n_0 ),
        .I4(\p1_q[7]_i_49_n_0 ),
        .I5(O[3]),
        .O(\p1_q[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFDFDFD)) 
    \p1_q[7]_i_25 
       (.I0(\p1_q[7]_i_50_n_0 ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_11_0 ),
        .O(\p1_q[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \p1_q[7]_i_26 
       (.I0(\p1_q[7]_i_51_n_0 ),
        .I1(\p1_q[7]_i_52_n_0 ),
        .I2(\p1_q[7]_i_53_n_0 ),
        .I3(\p1_q[7]_i_54_n_0 ),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(\p1_q[7]_i_55_n_0 ),
        .O(\p1_q[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555777F)) 
    \p1_q[7]_i_27 
       (.I0(\inc_sel_q[0]_i_3_n_0 ),
        .I1(\mnemonic_q_reg[5]_5 ),
        .I2(\accumulator_q_reg[3] ),
        .I3(\p1_q[7]_i_11_0 ),
        .I4(\p1_q[7]_i_56_n_0 ),
        .I5(\p1_q[7]_i_57_n_0 ),
        .O(\mnemonic_q_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h2222222220222002)) 
    \p1_q[7]_i_28 
       (.I0(\psw_q_reg[2]_i_4_0 [7]),
        .I1(\p1_q[7]_i_49_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_47_n_0 ),
        .O(\p1_q[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hEE00EE00AEA00A00)) 
    \p1_q[7]_i_29 
       (.I0(Q[1]),
        .I1(\p2_q_reg[7]_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\sp_q_reg[0]_1 ),
        .I5(Q[3]),
        .O(\p1_q[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFEAFFEAFFEA)) 
    \p1_q[7]_i_30 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\accumulator_q_reg[3] ),
        .O(\p1_q[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA0BBB0AAA0)) 
    \p1_q[7]_i_31 
       (.I0(\p1_q[7]_i_58_n_0 ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(\p2_q_reg[7]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\p1_q[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D7F7DFFF)) 
    \p1_q[7]_i_32 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p2_q_reg[7]_0 ),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_59_n_0 ),
        .O(\p1_q[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h3F30F3CE3F30F3C2)) 
    \p1_q[7]_i_33 
       (.I0(\accumulator_q_reg[3] ),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(\p2_q_reg[7]_0 ),
        .O(\p1_q[7]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0150)) 
    \p1_q[7]_i_34 
       (.I0(\p1_q[7]_i_47_n_0 ),
        .I1(\accumulator_q_reg[3] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\p1_q[7]_i_49_n_0 ),
        .O(\mnemonic_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h5D5F5F5FFDFF5F5F)) 
    \p1_q[7]_i_37 
       (.I0(\temp_req_q[6]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[0]),
        .I5(\p2_q_reg[7]_0 ),
        .O(\p1_q[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h111F111F111FFFFF)) 
    \p1_q[7]_i_39 
       (.I0(\p1_q[6]_i_37_n_0 ),
        .I1(psw_carry_s),
        .I2(program_counter_q[7]),
        .I3(\p1_q[7]_i_16_0 ),
        .I4(\p1_q[7]_i_16 [6]),
        .I5(\mnemonic_q_reg[1]_4 ),
        .O(\p1_q[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \p1_q[7]_i_4 
       (.I0(\opc_opcode_q_reg[7]_0 [3]),
        .I1(\temp_req_q_reg[7] ),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\p1_q_reg[7] ),
        .O(\p1_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFEFF)) 
    \p1_q[7]_i_40 
       (.I0(Q[0]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\p1_q[7]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p1_q[7]_i_41 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\p1_q[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000040800020400)) 
    \p1_q[7]_i_42 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\p1_q[7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p1_q[7]_i_43 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\p1_q[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \p1_q[7]_i_45 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\mnemonic_q_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \p1_q[7]_i_46 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\mnemonic_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF8FAFFFFFF0F)) 
    \p1_q[7]_i_47 
       (.I0(\p2_q_reg[7]_0 ),
        .I1(\sp_q_reg[0]_1 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\p1_q[7]_i_62_n_0 ),
        .I5(Q[2]),
        .O(\p1_q[7]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h24002424)) 
    \p1_q[7]_i_49 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\p1_q[7]_i_63_n_0 ),
        .I4(\p1_q[7]_i_64_n_0 ),
        .O(\p1_q[7]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \p1_q[7]_i_5 
       (.I0(\p1_q[7]_i_10_n_0 ),
        .I1(\program_counter_q_reg[11]_0 ),
        .I2(\program_counter_q_reg[11] ),
        .I3(Q[3]),
        .O(\p1_q[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hBB00BBC0)) 
    \p1_q[7]_i_50 
       (.I0(\p2_q_reg[7]_0 ),
        .I1(Q[0]),
        .I2(\accumulator_q_reg[3] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\p1_q[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h4041404100404040)) 
    \p1_q[7]_i_51 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\opc_opcode_q_reg[7]_0 [3]),
        .I5(\accumulator_q_reg[3] ),
        .O(\p1_q[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFAAEEFA00)) 
    \p1_q[7]_i_52 
       (.I0(Q[0]),
        .I1(\sp_q_reg[0]_1 ),
        .I2(\p2_q_reg[7]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\p1_q[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h00B0000030B030B0)) 
    \p1_q[7]_i_53 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\accumulator_q_reg[3] ),
        .I5(Q[2]),
        .O(\p1_q[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h8A0A8A00AAAAAAAA)) 
    \p1_q[7]_i_54 
       (.I0(Q[3]),
        .I1(\p2_q_reg[7]_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\p1_q[7]_i_65_n_0 ),
        .O(\p1_q[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0000703B702A703B)) 
    \p1_q[7]_i_55 
       (.I0(Q[2]),
        .I1(\p2_q_reg[7]_0 ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\accumulator_q_reg[3] ),
        .O(\p1_q[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h1303000310000000)) 
    \p1_q[7]_i_56 
       (.I0(\p2_q_reg[7]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\p1_q[7]_i_27_0 ),
        .O(\p1_q[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A00AA80)) 
    \p1_q[7]_i_57 
       (.I0(\p1_q[7]_i_67_n_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [3]),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_68_n_0 ),
        .O(\p1_q[7]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h32003232)) 
    \p1_q[7]_i_58 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\sp_q_reg[0]_1 ),
        .I4(Q[3]),
        .O(\p1_q[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0CFFAEAEAE)) 
    \p1_q[7]_i_59 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\sp_q_reg[0]_1 ),
        .I4(Q[1]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\p1_q[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    \p1_q[7]_i_6 
       (.I0(\p1_q[7]_i_11_n_0 ),
        .I1(\p1_q[7]_i_12_n_0 ),
        .I2(\p2_q_reg[7] ),
        .I3(\p1_q[7]_i_14_n_0 ),
        .I4(\p1_q[7]_i_15_n_0 ),
        .I5(\p2_q_reg[6] ),
        .O(\p1_q[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \p1_q[7]_i_60 
       (.I0(\temp_req_q[6]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\mnemonic_q_reg[2]_6 ));
  LUT2 #(
    .INIT(4'h7)) 
    \p1_q[7]_i_62 
       (.I0(Q[0]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .O(\p1_q[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0000000C0404)) 
    \p1_q[7]_i_63 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\p1_q[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE2EFFFF)) 
    \p1_q[7]_i_64 
       (.I0(\p2_q_reg[7]_0 ),
        .I1(Q[3]),
        .I2(\opc_opcode_q_reg[7]_0 [3]),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[4]),
        .I5(\mnemonic_q_reg[0]_8 ),
        .O(\p1_q[7]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFF1A1F)) 
    \p1_q[7]_i_65 
       (.I0(Q[2]),
        .I1(\accumulator_q_reg[3] ),
        .I2(Q[0]),
        .I3(\program_counter_q_reg[0] ),
        .I4(Q[1]),
        .O(\p1_q[7]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p1_q[7]_i_67 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\p1_q[7]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \p1_q[7]_i_68 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\p1_q_reg[7] ),
        .I4(\mnemonic_q_reg[2]_0 ),
        .I5(\sp_q_reg[0]_1 ),
        .O(\p1_q[7]_i_68_n_0 ));
  MUXF7 \p1_q_reg[6]_i_4 
       (.I0(\p1_q[6]_i_17_n_0 ),
        .I1(\p1_q[6]_i_18_n_0 ),
        .O(\p1_q_reg[6]_i_4_n_0 ),
        .S(\p1_q[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \p2_o[3]_i_3 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF140000)) 
    \p2_q[7]_i_1 
       (.I0(\p2_q_reg[7]_0 ),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(\p1_q[7]_i_4_n_0 ),
        .I4(\opc_opcode_q_reg[7]_0 [1]),
        .I5(\p1_q[7]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \pmem_addr_q[11]_i_4 
       (.I0(\pmem_addr_q[11]_i_7_n_0 ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(\sp_q_reg[0]_2 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \pmem_addr_q[11]_i_6 
       (.I0(\mnemonic_q_reg[0]_8 ),
        .I1(\pmem_addr_q[11]_i_7_n_0 ),
        .I2(Q[2]),
        .I3(\opc_opcode_q_reg[7]_0 [5]),
        .I4(Q[1]),
        .I5(\p2_q_reg[3]_1 ),
        .O(\mnemonic_q_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pmem_addr_q[11]_i_7 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\pmem_addr_q[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2AAAAAA)) 
    \pmem_addr_q[7]_i_2 
       (.I0(\mnemonic_q_reg[3]_0 ),
        .I1(\p2_q_reg[3]_1 ),
        .I2(\pmem_addr_q[7]_i_3_n_0 ),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\pmem_addr_q[7]_i_4_n_0 ),
        .O(\pmem_addr_q[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \pmem_addr_q[7]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\pmem_addr_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \pmem_addr_q[7]_i_4 
       (.I0(\opc_opcode_q_reg[7]_0 [5]),
        .I1(\p2_q_reg[1]_2 ),
        .I2(\pmem_addr_q[7]_i_5_n_0 ),
        .I3(Q[2]),
        .I4(\pmem_addr_q[11]_i_7_n_0 ),
        .I5(\p1_q[2]_i_3 ),
        .O(\pmem_addr_q[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pmem_addr_q[7]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .O(\pmem_addr_q[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004200000000000)) 
    \program_counter_q[7]_i_10 
       (.I0(Q[0]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\program_counter_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFFFDFF)) 
    \program_counter_q[7]_i_11 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\program_counter_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020C22002)) 
    \program_counter_q[7]_i_3 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\program_counter_q_reg[8]_0 ),
        .I5(\program_counter_q[7]_i_7_n_0 ),
        .O(\mnemonic_q_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hFD0CFFFF0D0C0FFF)) 
    \program_counter_q[7]_i_5 
       (.I0(cnd_take_branch_s),
        .I1(\program_counter_q[7]_i_9_n_0 ),
        .I2(\program_counter_q[7]_i_10_n_0 ),
        .I3(\program_counter_q[7]_i_11_n_0 ),
        .I4(\program_counter_q_reg[8]_0 ),
        .I5(\program_counter_q_reg[0] ),
        .O(take_branch_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFBFFFD3F)) 
    \program_counter_q[7]_i_7 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\program_counter_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF1FDF2FFFEFF)) 
    \program_counter_q[7]_i_9 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\program_counter_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \psw_q[0]_i_2 
       (.I0(\psw_q[0]_i_3_n_0 ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\sp_q_reg[0]_1 ),
        .O(\psw_q[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \psw_q[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(\psw_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1001000000000000)) 
    \psw_q[1]_i_2 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\opc_opcode_q_reg[7]_0 [4]),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\mnemonic_q_reg[3]_3 ),
        .I5(\psw_q[1]_i_3_n_0 ),
        .O(\psw_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \psw_q[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\psw_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \psw_q[2]_i_3 
       (.I0(\psw_q[2]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\temp_req_q[6]_i_4_n_0 ),
        .I3(\accumulator_q_reg[3] ),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(\p2_q_reg[7]_0 ),
        .O(\psw_q[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \psw_q[2]_i_5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\psw_q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \psw_q[2]_i_6 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [7]),
        .I4(\psw_q_reg[2]_i_4 [7]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\accu_shadow_q_reg[7] [3]));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \psw_q[2]_i_7 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [6]),
        .I4(\psw_q_reg[2]_i_4 [6]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\accu_shadow_q_reg[7] [2]));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \psw_q[2]_i_8 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [5]),
        .I4(\psw_q_reg[2]_i_4 [5]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\accu_shadow_q_reg[7] [1]));
  LUT6 #(
    .INIT(64'h08F7FF0000FFF708)) 
    \psw_q[2]_i_9 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\psw_q_reg[2]_i_4_0 [4]),
        .I4(\psw_q_reg[2]_i_4 [4]),
        .I5(\mnemonic_q_reg[5]_0 ),
        .O(\accu_shadow_q_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hBD)) 
    \psw_q[3]_i_11 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\psw_q[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEFEFAA)) 
    \psw_q[3]_i_12 
       (.I0(\psw_q[3]_i_23_n_0 ),
        .I1(\opc_opcode_q_reg[7]_0 [3]),
        .I2(\psw_q_reg[3]_i_4_0 ),
        .I3(\accumulator_q_reg[3] ),
        .I4(Q[4]),
        .I5(\psw_q[3]_i_19_n_0 ),
        .O(\psw_q[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBFBFBFB)) 
    \psw_q[3]_i_13 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\psw_q[3]_i_25_n_0 ),
        .I2(\psw_q[3]_i_26_n_0 ),
        .I3(\opc_opcode_q_reg[7]_0 [3]),
        .I4(\psw_q[3]_i_27_n_0 ),
        .I5(\psw_q[3]_i_5_n_0 ),
        .O(\psw_q[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \psw_q[3]_i_14 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\psw_q[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h11400040)) 
    \psw_q[3]_i_15 
       (.I0(\mnemonic_q_reg[1]_2 ),
        .I1(\p1_q[7]_i_12_n_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [0]),
        .I3(\p1_q[7]_i_14_n_0 ),
        .I4(\psw_q[3]_i_8_0 ),
        .O(\psw_q[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \psw_q[3]_i_16 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\psw_q_reg[2]_i_4_0 [7]),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\mnemonic_q_reg[1]_2 ),
        .O(\psw_q[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \psw_q[3]_i_17 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(\sp_q_reg[0]_1 ),
        .I3(\opc_opcode_q_reg[7]_0 [3]),
        .O(\psw_q[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \psw_q[3]_i_18 
       (.I0(\sp_q_reg[0]_1 ),
        .I1(\opc_opcode_q_reg[7]_0 [4]),
        .I2(psw_f0_s),
        .I3(Q[4]),
        .I4(Q[1]),
        .O(\psw_q[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \psw_q[3]_i_19 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\sp_q_reg[0]_1 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\psw_q[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBF300FB00F300)) 
    \psw_q[3]_i_2 
       (.I0(\psw_q[3]_i_5_n_0 ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(\psw_q[3]_i_6_n_0 ),
        .I3(\psw_q[3]_i_7_n_0 ),
        .I4(\psw_q[3]_i_8_n_0 ),
        .I5(\psw_q[3]_i_9_n_0 ),
        .O(\psw_q[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hCF77)) 
    \psw_q[3]_i_20 
       (.I0(\psw_q[3]_i_8_0 ),
        .I1(\p1_q[7]_i_14_n_0 ),
        .I2(\psw_q_reg[2]_i_4_0 [0]),
        .I3(\p1_q[7]_i_12_n_0 ),
        .O(\psw_q[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \psw_q[3]_i_21 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .O(\psw_q[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEAFFE)) 
    \psw_q[3]_i_22 
       (.I0(\psw_q[2]_i_5_n_0 ),
        .I1(\accumulator_q_reg[3] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\sp_q_reg[0]_1 ),
        .I5(\opc_opcode_q_reg[7]_0 [3]),
        .O(\psw_q[3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFEFFF66)) 
    \psw_q[3]_i_23 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\psw_q[3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \psw_q[3]_i_25 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\psw_q[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \psw_q[3]_i_26 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .O(\psw_q[3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \psw_q[3]_i_27 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\psw_q[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \psw_q[3]_i_29 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\mnemonic_q_reg[1]_2 ),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\mnemonic_q_reg[5]_0 ),
        .O(\mnemonic_q_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFF5FFF5FFFFFFFC)) 
    \psw_q[3]_i_3 
       (.I0(int_in_progress_q_reg_1),
        .I1(Q[2]),
        .I2(\pmem_addr_q[11]_i_7_n_0 ),
        .I3(\psw_q[3]_i_11_n_0 ),
        .I4(\sp_q_reg[0]_1 ),
        .I5(Q[1]),
        .O(\psw_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \psw_q[3]_i_5 
       (.I0(\p2_q_reg[7]_0 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\psw_q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \psw_q[3]_i_6 
       (.I0(\psw_q[3]_i_14_n_0 ),
        .I1(\psw_q[3]_i_15_n_0 ),
        .I2(\mnemonic_q_reg[5]_0 ),
        .I3(\psw_q[3]_i_16_n_0 ),
        .I4(\psw_q[3]_i_17_n_0 ),
        .I5(\psw_q[3]_i_18_n_0 ),
        .O(\psw_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \psw_q[3]_i_7 
       (.I0(psw_carry_s),
        .I1(\psw_q[3]_i_19_n_0 ),
        .I2(\inc_sel_q[1]_i_4_n_0 ),
        .I3(\inc_sel_q_reg[0]_0 ),
        .I4(Q[3]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\psw_q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h40000000400000FF)) 
    \psw_q[3]_i_8 
       (.I0(\p1_q[7]_i_14_n_0 ),
        .I1(\psw_q_reg[2]_i_4_0 [7]),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\mnemonic_q_reg[5]_0 ),
        .I4(\mnemonic_q_reg[1]_2 ),
        .I5(\psw_q[3]_i_20_n_0 ),
        .O(\psw_q[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000040055555555)) 
    \psw_q[3]_i_9 
       (.I0(Q[0]),
        .I1(\p1_q[7]_i_11_0 ),
        .I2(\accumulator_q_reg[3] ),
        .I3(Q[2]),
        .I4(\psw_q[3]_i_21_n_0 ),
        .I5(\psw_q[3]_i_22_n_0 ),
        .O(\psw_q[3]_i_9_n_0 ));
  MUXF7 \psw_q_reg[3]_i_4 
       (.I0(\psw_q[3]_i_12_n_0 ),
        .I1(\psw_q[3]_i_13_n_0 ),
        .O(\psw_q_reg[3]_i_4_n_0 ),
        .S(\mnemonic_q_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'h0000000000007400)) 
    rd_q_i_2
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rd_q_i_3_n_0),
        .O(\mnemonic_q_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hFFFF3F33BFBBFFFF)) 
    rd_q_i_3
       (.I0(\opc_opcode_q_reg[7]_0 [3]),
        .I1(\p2_q_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(rd_q_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sp_q[0]_i_2 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\sp_q[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sp_q[0]_i_3 
       (.I0(\mnemonic_q_reg[1]_0 ),
        .I1(\sp_q[1]_i_3_n_0 ),
        .O(\sp_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \sp_q[1]_i_2 
       (.I0(\sp_q[1]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\program_counter_q_reg[0] ),
        .O(\mnemonic_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \sp_q[1]_i_3 
       (.I0(Q[0]),
        .I1(\p2_q_reg[3]_1 ),
        .I2(Q[2]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\pmem_addr_q[11]_i_7_n_0 ),
        .I5(Q[1]),
        .O(\sp_q[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sp_q[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\sp_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    \sp_q[2]_i_3 
       (.I0(\sp_q_reg[0]_2 ),
        .I1(\sp_q[2]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\sp_q_reg[0]_1 ),
        .I5(\sp_q[0]_i_3_n_0 ),
        .O(\psw_b/sp_q ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sp_q[2]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\sp_q[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h0C040004)) 
    take_branch_q_i_10
       (.I0(take_branch_q_i_22_n_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(take_branch_q_i_23_n_0),
        .O(take_branch_q_i_10_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    take_branch_q_i_11
       (.I0(\p1_q[5]_i_2_n_0 ),
        .I1(\p1_q[6]_i_2_n_0 ),
        .I2(\p1_q[3]_i_2_n_0 ),
        .I3(\p1_q[4]_i_2_n_0 ),
        .I4(\p2_q_reg[6] ),
        .O(take_branch_q_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    take_branch_q_i_12
       (.I0(\p1_q[1]_i_4_n_0 ),
        .I1(\p1_q[2]_i_4_n_0 ),
        .I2(\p1_q[0]_i_2_n_0 ),
        .I3(\p1_q[7]_i_6_n_0 ),
        .O(take_branch_q_i_12_n_0));
  LUT6 #(
    .INIT(64'h0080A080AFAFAFAF)) 
    take_branch_q_i_13
       (.I0(take_branch_q_i_24_n_0),
        .I1(\p2_q_reg[3]_1 ),
        .I2(take_branch_q_i_25_n_0),
        .I3(mem_reg_0_63_0_0_i_12_n_0),
        .I4(\program_counter_q_reg[0] ),
        .I5(\opc_opcode_q_reg[7]_0 [4]),
        .O(take_branch_q_i_13_n_0));
  LUT6 #(
    .INIT(64'h00002E2200000000)) 
    take_branch_q_i_14
       (.I0(take_branch_q_i_26_n_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(take_branch_q_i_14_n_0));
  LUT6 #(
    .INIT(64'h5F5A0000A0A10001)) 
    take_branch_q_i_15
       (.I0(Q[0]),
        .I1(\program_counter_q_reg[0] ),
        .I2(Q[2]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(\p2_q_reg[3]_1 ),
        .I5(Q[1]),
        .O(take_branch_q_i_15_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    take_branch_q_i_16
       (.I0(take_branch_q_i_13_n_0),
        .I1(sfx_port[2]),
        .I2(take_branch_q_i_10_n_0),
        .I3(sfx_port[1]),
        .O(take_branch_q_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    take_branch_q_i_17
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(take_branch_q_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    take_branch_q_i_19
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(take_branch_q_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    take_branch_q_i_2
       (.I0(Q[3]),
        .I1(\mnemonic_q_reg[3]_3 ),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(take_branch_q_i_7_n_0),
        .O(\mnemonic_q_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hA0AF3F3FA0AF3030)) 
    take_branch_q_i_20
       (.I0(\p1_q[2]_i_4_n_0 ),
        .I1(\p1_q[3]_i_2_n_0 ),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(\p1_q[0]_i_2_n_0 ),
        .I4(take_branch_q_i_13_n_0),
        .I5(\p1_q[1]_i_4_n_0 ),
        .O(take_branch_q_i_20_n_0));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    take_branch_q_i_21
       (.I0(take_branch_q_i_27_n_0),
        .I1(\p1_q[7]_i_6_n_0 ),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(take_branch_q_i_28_n_0),
        .I4(take_branch_q_i_13_n_0),
        .I5(take_branch_q_i_29_n_0),
        .O(take_branch_q_i_21_n_0));
  LUT6 #(
    .INIT(64'h3FFFFFFFFEFEFEFE)) 
    take_branch_q_i_22
       (.I0(\program_counter_q_reg[0] ),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(\opc_opcode_q_reg[7]_0 [6]),
        .I4(\p2_q_reg[3]_1 ),
        .I5(Q[0]),
        .O(take_branch_q_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h23C0)) 
    take_branch_q_i_23
       (.I0(\opc_opcode_q_reg[7]_0 [5]),
        .I1(Q[1]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(take_branch_q_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFEFEEEEFFEFFFEF)) 
    take_branch_q_i_24
       (.I0(\p1_q_reg[7] ),
        .I1(\sp_q_reg[0]_1 ),
        .I2(\opc_opcode_q_reg[7]_0 [5]),
        .I3(take_branch_q_i_30_n_0),
        .I4(take_branch_q_i_31_n_0),
        .I5(\opc_opcode_q_reg[7]_0 [3]),
        .O(take_branch_q_i_24_n_0));
  LUT6 #(
    .INIT(64'h0000428100000000)) 
    take_branch_q_i_25
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\mnemonic_q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(take_branch_q_i_25_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    take_branch_q_i_26
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(\opc_opcode_q_reg[7]_0 [6]),
        .I2(Q[0]),
        .I3(\p1_q_reg[7] ),
        .I4(Q[1]),
        .I5(\sp_q_reg[0]_1 ),
        .O(take_branch_q_i_26_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    take_branch_q_i_27
       (.I0(\p2_q_reg[6] ),
        .I1(take_branch_q_i_32_n_0),
        .I2(\p1_q[7]_i_12_n_0 ),
        .I3(\p2_q_reg[6]_0 ),
        .I4(\p1_q[7]_i_14_n_0 ),
        .I5(\p1_q[6]_i_6_n_0 ),
        .O(take_branch_q_i_27_n_0));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    take_branch_q_i_28
       (.I0(take_branch_q_i_33_n_0),
        .I1(\p1_q[7]_i_12_n_0 ),
        .I2(\p2_q_reg[4] ),
        .I3(\p1_q[7]_i_14_n_0 ),
        .I4(\p1_q[4]_i_4_n_0 ),
        .I5(\p2_q_reg[6] ),
        .O(take_branch_q_i_28_n_0));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    take_branch_q_i_29
       (.I0(take_branch_q_i_34_n_0),
        .I1(\p1_q[7]_i_12_n_0 ),
        .I2(\p2_q_reg[5] ),
        .I3(\p1_q[7]_i_14_n_0 ),
        .I4(\p1_q[5]_i_4_n_0 ),
        .I5(\p2_q_reg[6] ),
        .O(take_branch_q_i_29_n_0));
  LUT6 #(
    .INIT(64'hA2A202A20202A202)) 
    take_branch_q_i_3
       (.I0(take_branch_q_i_8_n_0),
        .I1(take_branch_q_reg_i_9_n_0),
        .I2(take_branch_q_i_10_n_0),
        .I3(take_branch_q_i_11_n_0),
        .I4(take_branch_q_i_12_n_0),
        .I5(take_branch_q_i_13_n_0),
        .O(\mnemonic_q_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000200900000000)) 
    take_branch_q_i_30
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(take_branch_q_i_30_n_0));
  LUT6 #(
    .INIT(64'h0200000000000002)) 
    take_branch_q_i_31
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(\mnemonic_q_reg_n_0_[0] ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(take_branch_q_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFAF00C000A000C0)) 
    take_branch_q_i_32
       (.I0(O[2]),
        .I1(take_branch_q_i_35_n_0),
        .I2(\p1_q[7]_i_25_n_0 ),
        .I3(\p1_q[7]_i_26_n_0 ),
        .I4(\mnemonic_q_reg[1]_2 ),
        .I5(take_branch_q_i_36_n_0),
        .O(take_branch_q_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFAF00C000A000C0)) 
    take_branch_q_i_33
       (.I0(O[0]),
        .I1(take_branch_q_i_37_n_0),
        .I2(\p1_q[7]_i_25_n_0 ),
        .I3(\p1_q[7]_i_26_n_0 ),
        .I4(\mnemonic_q_reg[1]_2 ),
        .I5(take_branch_q_i_38_n_0),
        .O(take_branch_q_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFAF00C000A000C0)) 
    take_branch_q_i_34
       (.I0(O[1]),
        .I1(take_branch_q_i_39_n_0),
        .I2(\p1_q[7]_i_25_n_0 ),
        .I3(\p1_q[7]_i_26_n_0 ),
        .I4(\mnemonic_q_reg[1]_2 ),
        .I5(take_branch_q_i_40_n_0),
        .O(take_branch_q_i_34_n_0));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAA2022)) 
    take_branch_q_i_35
       (.I0(\psw_q_reg[2]_i_4 [6]),
        .I1(\p1_q[7]_i_47_n_0 ),
        .I2(\p1_q[7]_i_11_1 ),
        .I3(\pmem_addr_q[11]_i_7_n_0 ),
        .I4(\p1_q[7]_i_49_n_0 ),
        .I5(O[2]),
        .O(take_branch_q_i_35_n_0));
  LUT6 #(
    .INIT(64'h2222222220222002)) 
    take_branch_q_i_36
       (.I0(\psw_q_reg[2]_i_4_0 [6]),
        .I1(\p1_q[7]_i_49_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_47_n_0 ),
        .O(take_branch_q_i_36_n_0));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAA2022)) 
    take_branch_q_i_37
       (.I0(\psw_q_reg[2]_i_4 [4]),
        .I1(\p1_q[7]_i_47_n_0 ),
        .I2(\p1_q[7]_i_11_1 ),
        .I3(\pmem_addr_q[11]_i_7_n_0 ),
        .I4(\p1_q[7]_i_49_n_0 ),
        .I5(O[0]),
        .O(take_branch_q_i_37_n_0));
  LUT6 #(
    .INIT(64'h2222222220222002)) 
    take_branch_q_i_38
       (.I0(\psw_q_reg[2]_i_4_0 [4]),
        .I1(\p1_q[7]_i_49_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_47_n_0 ),
        .O(take_branch_q_i_38_n_0));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAA2022)) 
    take_branch_q_i_39
       (.I0(\psw_q_reg[2]_i_4 [5]),
        .I1(\p1_q[7]_i_47_n_0 ),
        .I2(\p1_q[7]_i_11_1 ),
        .I3(\pmem_addr_q[11]_i_7_n_0 ),
        .I4(\p1_q[7]_i_49_n_0 ),
        .I5(O[1]),
        .O(take_branch_q_i_39_n_0));
  LUT6 #(
    .INIT(64'hBAAABABBBABBBAAA)) 
    take_branch_q_i_4
       (.I0(take_branch_q_i_14_n_0),
        .I1(take_branch_q_i_8_n_0),
        .I2(psw_f0_s),
        .I3(take_branch_q_i_10_n_0),
        .I4(psw_carry_s),
        .I5(take_branch_q_i_13_n_0),
        .O(\psw_q_reg[1] ));
  LUT6 #(
    .INIT(64'h2222222220222002)) 
    take_branch_q_i_40
       (.I0(\psw_q_reg[2]_i_4_0 [5]),
        .I1(\p1_q[7]_i_49_n_0 ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\accumulator_q_reg[3] ),
        .I5(\p1_q[7]_i_47_n_0 ),
        .O(take_branch_q_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    take_branch_q_i_6
       (.I0(take_branch_q_i_15_n_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\program_counter_q_reg[11]_0 ),
        .I4(\program_counter_q_reg[11] ),
        .O(take_branch_q));
  LUT6 #(
    .INIT(64'hA8A808A8080808A8)) 
    take_branch_q_i_7
       (.I0(take_branch_q_i_14_n_0),
        .I1(take_branch_q_i_16_n_0),
        .I2(take_branch_q_i_8_n_0),
        .I3(cnd_f1_s),
        .I4(take_branch_q_i_10_n_0),
        .I5(take_branch_q_i_2_0),
        .O(take_branch_q_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFF77FF5DFFFFFF)) 
    take_branch_q_i_8
       (.I0(take_branch_q_i_17_n_0),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(take_branch_q_i_3_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(take_branch_q_i_19_n_0),
        .O(take_branch_q_i_8_n_0));
  MUXF7 take_branch_q_reg_i_9
       (.I0(take_branch_q_i_20_n_0),
        .I1(take_branch_q_i_21_n_0),
        .O(take_branch_q_reg_i_9_n_0),
        .S(\opc_opcode_q_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \temp_req_q[6]_i_2 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[3]),
        .O(\temp_req_q[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_req_q[6]_i_4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(\temp_req_q[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \temp_req_q[6]_i_5 
       (.I0(\temp_req_q_reg[7] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\temp_req_q[6]_i_6_n_0 ),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\temp_req_q[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \temp_req_q[6]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\temp_req_q[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00FD000000DD0000)) 
    \temp_req_q[7]_i_1 
       (.I0(\temp_req_q[7]_i_3_n_0 ),
        .I1(\temp_req_q[7]_i_4_n_0 ),
        .I2(\temp_req_q_reg[7] ),
        .I3(\program_counter_q_reg[11] ),
        .I4(\program_counter_q_reg[11]_0 ),
        .I5(\temp_req_q[7]_i_6_n_0 ),
        .O(\use_xtal_div.xtal_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAFF7FFF6FFFEFFEE)) 
    \temp_req_q[7]_i_11 
       (.I0(Q[2]),
        .I1(\mnemonic_q_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\temp_req_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    \temp_req_q[7]_i_3 
       (.I0(\temp_req_q[6]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\sp_q_reg[0]_1 ),
        .I4(Q[3]),
        .I5(\temp_req_q[7]_i_7_n_0 ),
        .O(\temp_req_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5454045404040454)) 
    \temp_req_q[7]_i_4 
       (.I0(\temp_req_q[7]_i_8_n_0 ),
        .I1(\temp_req_q_reg[7] ),
        .I2(\temp_req_q[7]_i_9_n_0 ),
        .I3(\program_counter_q_reg[0] ),
        .I4(\temp_req_q[7]_i_11_n_0 ),
        .I5(\program_counter_q_reg[8]_0 ),
        .O(\temp_req_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \temp_req_q[7]_i_6 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[2]),
        .O(\temp_req_q[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \temp_req_q[7]_i_7 
       (.I0(\mnemonic_q_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\temp_req_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FDF77FFA7FEA)) 
    \temp_req_q[7]_i_8 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\mnemonic_q_reg_n_0_[0] ),
        .I5(Q[2]),
        .O(\temp_req_q[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000401100014804)) 
    \temp_req_q[7]_i_9 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\mnemonic_q_reg_n_0_[0] ),
        .O(\temp_req_q[7]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "t48_dmem_ctrl" *) 
module dkong_dkong_system_wrapper_0_0_t48_dmem_ctrl
   (\dmem_addr_q_reg[3]_0 ,
    Q,
    \dmem_addr_q_reg[3]_1 ,
    psw_bs_s,
    E,
    D,
    soundclk,
    \dmem_addr_q_reg[0]_0 );
  output \dmem_addr_q_reg[3]_0 ;
  output [5:0]Q;
  input \dmem_addr_q_reg[3]_1 ;
  input psw_bs_s;
  input [0:0]E;
  input [5:0]D;
  input soundclk;
  input \dmem_addr_q_reg[0]_0 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire \dmem_addr_q_reg[0]_0 ;
  wire \dmem_addr_q_reg[3]_0 ;
  wire \dmem_addr_q_reg[3]_1 ;
  wire psw_bs_s;
  wire soundclk;

  LUT3 #(
    .INIT(8'hB8)) 
    \dmem_addr_q[3]_i_2 
       (.I0(Q[3]),
        .I1(\dmem_addr_q_reg[3]_1 ),
        .I2(psw_bs_s),
        .O(\dmem_addr_q_reg[3]_0 ));
  FDCE \dmem_addr_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(\dmem_addr_q_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \dmem_addr_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(\dmem_addr_q_reg[0]_0 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \dmem_addr_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(\dmem_addr_q_reg[0]_0 ),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \dmem_addr_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(\dmem_addr_q_reg[0]_0 ),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \dmem_addr_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(\dmem_addr_q_reg[0]_0 ),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \dmem_addr_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(\dmem_addr_q_reg[0]_0 ),
        .D(D[5]),
        .Q(Q[5]));
endmodule

(* ORIG_REF_NAME = "t48_int" *) 
module dkong_dkong_system_wrapper_0_0_t48_int
   (cnd_tf_s,
    timer_int_enable_q_reg_0,
    int_type_q,
    timer_overflow_q_reg_0,
    ale_q,
    int_q_reg_0,
    int_enable_q_reg_0,
    int_in_progress_q_reg_0,
    D,
    \outreg_reg[1] ,
    \outreg_reg[2] ,
    \FSM_onehot_int_state_q_reg[1]_0 ,
    dmem_addr,
    \outreg_reg[5] ,
    \outreg_reg[0] ,
    \mnemonic_q_reg[1] ,
    \dmem_addr_q_reg[5] ,
    \outreg_reg[7] ,
    \accumulator_q_reg[7] ,
    \program_counter_q_reg[7] ,
    \counter_q_reg[6] ,
    \outreg_reg[4] ,
    \outreg_reg[4]_0 ,
    \outreg_reg[3] ,
    p_1_in,
    \outreg_reg[6] ,
    \FSM_onehot_int_state_q_reg[1]_1 ,
    timer_int_enable_q_reg_1,
    int_in_progress_q,
    timer_flag_q_reg_0,
    \mnemonic_q_reg[1]_0 ,
    \mnemonic_q_reg[3] ,
    \use_xtal_div.xtal_q_reg[1] ,
    \program_counter_q_reg[9] ,
    \program_counter_q_reg[8] ,
    \psw_q_reg[3] ,
    \psw_q_reg[2] ,
    \psw_q_reg[1] ,
    \psw_q_reg[0] ,
    \sp_q_reg[2] ,
    \sp_q_reg[0] ,
    \sp_q_reg[0]_0 ,
    \opc_opcode_q_reg[0] ,
    \opc_opcode_q_reg[0]_0 ,
    \opc_opcode_q_reg[0]_1 ,
    \opc_opcode_q_reg[0]_2 ,
    timer_flag_q_reg_1,
    soundclk,
    ale_q_reg_0,
    timer_int_enable_q_reg_2,
    int_type_q_reg_0,
    timer_overflow_q_reg_1,
    ale_q_reg_1,
    int_q_reg_1,
    int_enable_q_reg_1,
    int_in_progress_q_reg_1,
    \temp_req_q_reg[5] ,
    \p2_q_reg[3] ,
    timer_overflow_q_reg_2,
    Q,
    \p1_q[3]_i_4_0 ,
    \dmem_addr_q_reg[5]_0 ,
    \dmem_addr_q_reg[5]_1 ,
    \dmem_addr_q_reg[5]_2 ,
    dmem_addr_q,
    \program_counter_q_reg[11] ,
    \program_counter_q_reg[11]_0 ,
    \FSM_onehot_int_state_q[2]_i_2_0 ,
    \FSM_onehot_int_state_q[2]_i_2_1 ,
    clk_multi_cycle_s,
    \temp_req_q_reg[7] ,
    \accu_shadow_q_reg[7] ,
    \accu_shadow_q_reg[7]_0 ,
    program_counter_q,
    \pmem_addr_q_reg[7] ,
    \p2_q_reg[7] ,
    \temp_req_q_reg[5]_0 ,
    \temp_req_q_reg[6] ,
    \temp_req_q_reg[5]_1 ,
    \counter_q_reg[6]_0 ,
    \counter_q_reg[6]_1 ,
    \counter_q_reg[5] ,
    \p2_q_reg[6] ,
    \p2_q_reg[5] ,
    \p2_q_reg[5]_0 ,
    outreg,
    \dmem_addr_q_reg[2] ,
    psw_bs_s,
    \counter_q_reg[4] ,
    \opc_opcode_q_reg[2] ,
    \p2_q_reg[4] ,
    \dmem_addr_q_reg[3] ,
    \p2_q_reg[3]_0 ,
    \p2_q_reg[3]_1 ,
    \p2_q_reg[3]_2 ,
    \program_counter_q_reg[0] ,
    \p2_q_reg[0] ,
    \p2_q_reg[1] ,
    \counter_q_reg[6]_2 ,
    \p2_q_reg[6]_0 ,
    \p2_q_reg[6]_1 ,
    \sp_q_reg[1] ,
    \sp_q_reg[2]_0 ,
    \sp_q_reg[0]_1 ,
    \sp_q_reg[1]_0 ,
    \sp_q_reg[1]_1 ,
    \p2_q_reg[2] ,
    \p2_q_reg[2]_0 ,
    \p2_q_reg[2]_1 ,
    \p2_q_reg[2]_2 ,
    \p2_q_reg[2]_3 ,
    \p2_q_reg[2]_4 ,
    \p1_q[2]_i_3_0 ,
    \p2_q_reg[2]_5 ,
    \p2_q_reg[0]_0 ,
    \p2_q_reg[7]_0 ,
    \p2_q_reg[0]_1 ,
    \p2_q_reg[0]_2 ,
    \p2_q_reg[3]_3 ,
    \p1_q[3]_i_3_0 ,
    dac_out,
    \p2_q_reg[4]_0 ,
    \p1_q[3]_i_3_1 ,
    \p2_q_reg[4]_1 ,
    \p2_q_reg[4]_2 ,
    \p2_q_reg[4]_3 ,
    \p2_q_reg[5]_1 ,
    \p2_q_reg[5]_2 ,
    \p2_q_reg[5]_3 ,
    \p2_q_reg[7]_1 ,
    \p1_q[7]_i_7_0 ,
    \p1_q[7]_i_7_1 ,
    \p2_q_reg[2]_6 ,
    \p2_q_reg[2]_7 ,
    \p2_q_reg[1]_0 ,
    \p2_q_reg[1]_1 ,
    \p2_q_reg[0]_3 ,
    \p2_q_reg[1]_2 ,
    \p2_q_reg[0]_4 ,
    \p2_q_reg[1]_3 ,
    \p2_q_reg[1]_4 ,
    \p2_q_reg[1]_5 ,
    \p1_q[6]_i_23 ,
    \p1_q[6]_i_23_0 ,
    \p1_q[6]_i_23_1 ,
    mb_q,
    \p2_q_reg[3]_4 ,
    int_in_progress_q_reg_2,
    take_branch_q_reg,
    \program_counter_q_reg[8]_0 ,
    \program_counter_q_reg[9]_0 ,
    p_0_in,
    \program_counter_q_reg[8]_1 ,
    \psw_q_reg[3]_0 ,
    \sp_q_reg[0]_2 ,
    \psw_q_reg[3]_1 ,
    \psw_q_reg[3]_2 ,
    psw_carry_s,
    \psw_q_reg[2]_0 ,
    \psw_q_reg[2]_1 ,
    psw_aux_carry_s,
    \psw_q_reg[1]_0 ,
    psw_f0_s,
    \psw_q_reg[0]_0 ,
    sp_q,
    \sp_q_reg[0]_3 ,
    \sp_q_reg[0]_4 ,
    \sp_q_reg[0]_5 );
  output cnd_tf_s;
  output timer_int_enable_q_reg_0;
  output int_type_q;
  output timer_overflow_q_reg_0;
  output ale_q;
  output int_q_reg_0;
  output int_enable_q_reg_0;
  output int_in_progress_q_reg_0;
  output [7:0]D;
  output \outreg_reg[1] ;
  output \outreg_reg[2] ;
  output \FSM_onehot_int_state_q_reg[1]_0 ;
  output [5:0]dmem_addr;
  output \outreg_reg[5] ;
  output \outreg_reg[0] ;
  output \mnemonic_q_reg[1] ;
  output [5:0]\dmem_addr_q_reg[5] ;
  output \outreg_reg[7] ;
  output [7:0]\accumulator_q_reg[7] ;
  output [7:0]\program_counter_q_reg[7] ;
  output [4:0]\counter_q_reg[6] ;
  output \outreg_reg[4] ;
  output [1:0]\outreg_reg[4]_0 ;
  output \outreg_reg[3] ;
  output [0:0]p_1_in;
  output \outreg_reg[6] ;
  output \FSM_onehot_int_state_q_reg[1]_1 ;
  output timer_int_enable_q_reg_1;
  output int_in_progress_q;
  output timer_flag_q_reg_0;
  output \mnemonic_q_reg[1]_0 ;
  output \mnemonic_q_reg[3] ;
  output \use_xtal_div.xtal_q_reg[1] ;
  output \program_counter_q_reg[9] ;
  output \program_counter_q_reg[8] ;
  output \psw_q_reg[3] ;
  output \psw_q_reg[2] ;
  output \psw_q_reg[1] ;
  output \psw_q_reg[0] ;
  output \sp_q_reg[2] ;
  output \sp_q_reg[0] ;
  output \sp_q_reg[0]_0 ;
  output \opc_opcode_q_reg[0] ;
  output \opc_opcode_q_reg[0]_0 ;
  output \opc_opcode_q_reg[0]_1 ;
  output \opc_opcode_q_reg[0]_2 ;
  input timer_flag_q_reg_1;
  input soundclk;
  input ale_q_reg_0;
  input timer_int_enable_q_reg_2;
  input int_type_q_reg_0;
  input timer_overflow_q_reg_1;
  input [0:0]ale_q_reg_1;
  input int_q_reg_1;
  input int_enable_q_reg_1;
  input int_in_progress_q_reg_1;
  input \temp_req_q_reg[5] ;
  input \p2_q_reg[3] ;
  input timer_overflow_q_reg_2;
  input [5:0]Q;
  input \p1_q[3]_i_4_0 ;
  input \dmem_addr_q_reg[5]_0 ;
  input \dmem_addr_q_reg[5]_1 ;
  input [5:0]\dmem_addr_q_reg[5]_2 ;
  input dmem_addr_q;
  input \program_counter_q_reg[11] ;
  input \program_counter_q_reg[11]_0 ;
  input \FSM_onehot_int_state_q[2]_i_2_0 ;
  input \FSM_onehot_int_state_q[2]_i_2_1 ;
  input clk_multi_cycle_s;
  input \temp_req_q_reg[7] ;
  input [7:0]\accu_shadow_q_reg[7] ;
  input \accu_shadow_q_reg[7]_0 ;
  input [10:0]program_counter_q;
  input \pmem_addr_q_reg[7] ;
  input \p2_q_reg[7] ;
  input \temp_req_q_reg[5]_0 ;
  input \temp_req_q_reg[6] ;
  input \temp_req_q_reg[5]_1 ;
  input \counter_q_reg[6]_0 ;
  input [4:0]\counter_q_reg[6]_1 ;
  input \counter_q_reg[5] ;
  input \p2_q_reg[6] ;
  input \p2_q_reg[5] ;
  input \p2_q_reg[5]_0 ;
  input [7:0]outreg;
  input \dmem_addr_q_reg[2] ;
  input psw_bs_s;
  input \counter_q_reg[4] ;
  input \opc_opcode_q_reg[2] ;
  input \p2_q_reg[4] ;
  input \dmem_addr_q_reg[3] ;
  input \p2_q_reg[3]_0 ;
  input \p2_q_reg[3]_1 ;
  input \p2_q_reg[3]_2 ;
  input \program_counter_q_reg[0] ;
  input \p2_q_reg[0] ;
  input \p2_q_reg[1] ;
  input \counter_q_reg[6]_2 ;
  input \p2_q_reg[6]_0 ;
  input \p2_q_reg[6]_1 ;
  input \sp_q_reg[1] ;
  input \sp_q_reg[2]_0 ;
  input \sp_q_reg[0]_1 ;
  input \sp_q_reg[1]_0 ;
  input \sp_q_reg[1]_1 ;
  input \p2_q_reg[2] ;
  input \p2_q_reg[2]_0 ;
  input \p2_q_reg[2]_1 ;
  input \p2_q_reg[2]_2 ;
  input \p2_q_reg[2]_3 ;
  input \p2_q_reg[2]_4 ;
  input [7:0]\p1_q[2]_i_3_0 ;
  input \p2_q_reg[2]_5 ;
  input \p2_q_reg[0]_0 ;
  input [4:0]\p2_q_reg[7]_0 ;
  input \p2_q_reg[0]_1 ;
  input \p2_q_reg[0]_2 ;
  input \p2_q_reg[3]_3 ;
  input \p1_q[3]_i_3_0 ;
  input [3:0]dac_out;
  input \p2_q_reg[4]_0 ;
  input \p1_q[3]_i_3_1 ;
  input \p2_q_reg[4]_1 ;
  input \p2_q_reg[4]_2 ;
  input \p2_q_reg[4]_3 ;
  input \p2_q_reg[5]_1 ;
  input \p2_q_reg[5]_2 ;
  input \p2_q_reg[5]_3 ;
  input \p2_q_reg[7]_1 ;
  input \p1_q[7]_i_7_0 ;
  input \p1_q[7]_i_7_1 ;
  input \p2_q_reg[2]_6 ;
  input \p2_q_reg[2]_7 ;
  input \p2_q_reg[1]_0 ;
  input \p2_q_reg[1]_1 ;
  input \p2_q_reg[0]_3 ;
  input \p2_q_reg[1]_2 ;
  input [2:0]\p2_q_reg[0]_4 ;
  input \p2_q_reg[1]_3 ;
  input \p2_q_reg[1]_4 ;
  input \p2_q_reg[1]_5 ;
  input \p1_q[6]_i_23 ;
  input \p1_q[6]_i_23_0 ;
  input \p1_q[6]_i_23_1 ;
  input mb_q;
  input \p2_q_reg[3]_4 ;
  input int_in_progress_q_reg_2;
  input take_branch_q_reg;
  input \program_counter_q_reg[8]_0 ;
  input \program_counter_q_reg[9]_0 ;
  input [0:0]p_0_in;
  input \program_counter_q_reg[8]_1 ;
  input \psw_q_reg[3]_0 ;
  input \sp_q_reg[0]_2 ;
  input \psw_q_reg[3]_1 ;
  input \psw_q_reg[3]_2 ;
  input psw_carry_s;
  input \psw_q_reg[2]_0 ;
  input \psw_q_reg[2]_1 ;
  input psw_aux_carry_s;
  input \psw_q_reg[1]_0 ;
  input psw_f0_s;
  input \psw_q_reg[0]_0 ;
  input sp_q;
  input \sp_q_reg[0]_3 ;
  input \sp_q_reg[0]_4 ;
  input \sp_q_reg[0]_5 ;

  wire [7:0]D;
  wire \FSM_onehot_int_state_q[0]_i_1_n_0 ;
  wire \FSM_onehot_int_state_q[1]_i_1_n_0 ;
  wire \FSM_onehot_int_state_q[2]_i_1_n_0 ;
  wire \FSM_onehot_int_state_q[2]_i_2_0 ;
  wire \FSM_onehot_int_state_q[2]_i_2_1 ;
  wire \FSM_onehot_int_state_q[2]_i_3_n_0 ;
  wire \FSM_onehot_int_state_q[2]_i_4_n_0 ;
  wire \FSM_onehot_int_state_q_reg[1]_0 ;
  wire \FSM_onehot_int_state_q_reg[1]_1 ;
  wire \FSM_onehot_int_state_q_reg_n_0_[0] ;
  wire \FSM_onehot_int_state_q_reg_n_0_[2] ;
  wire [5:0]Q;
  wire [7:0]\accu_shadow_q_reg[7] ;
  wire \accu_shadow_q_reg[7]_0 ;
  wire [7:0]\accumulator_q_reg[7] ;
  wire ale_q;
  wire ale_q_reg_0;
  wire [0:0]ale_q_reg_1;
  wire clk_multi_cycle_s;
  wire cnd_tf_s;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[5] ;
  wire [4:0]\counter_q_reg[6] ;
  wire \counter_q_reg[6]_0 ;
  wire [4:0]\counter_q_reg[6]_1 ;
  wire \counter_q_reg[6]_2 ;
  wire [3:0]dac_out;
  wire [5:0]dmem_addr;
  wire dmem_addr_q;
  wire \dmem_addr_q_reg[2] ;
  wire \dmem_addr_q_reg[3] ;
  wire [5:0]\dmem_addr_q_reg[5] ;
  wire \dmem_addr_q_reg[5]_0 ;
  wire \dmem_addr_q_reg[5]_1 ;
  wire [5:0]\dmem_addr_q_reg[5]_2 ;
  wire int_enable_q_reg_0;
  wire int_enable_q_reg_1;
  wire int_in_progress_q;
  wire int_in_progress_q_reg_0;
  wire int_in_progress_q_reg_1;
  wire int_in_progress_q_reg_2;
  wire int_q_reg_0;
  wire int_q_reg_1;
  wire int_state_q;
  wire int_type_q;
  wire int_type_q_reg_0;
  wire mb_q;
  wire \mnemonic_q_reg[1] ;
  wire \mnemonic_q_reg[1]_0 ;
  wire \mnemonic_q_reg[3] ;
  wire \opc_opcode_q_reg[0] ;
  wire \opc_opcode_q_reg[0]_0 ;
  wire \opc_opcode_q_reg[0]_1 ;
  wire \opc_opcode_q_reg[0]_2 ;
  wire \opc_opcode_q_reg[2] ;
  wire [7:0]outreg;
  wire \outreg_reg[0] ;
  wire \outreg_reg[1] ;
  wire \outreg_reg[2] ;
  wire \outreg_reg[3] ;
  wire \outreg_reg[4] ;
  wire [1:0]\outreg_reg[4]_0 ;
  wire \outreg_reg[5] ;
  wire \outreg_reg[6] ;
  wire \outreg_reg[7] ;
  wire \p1_q[0]_i_10_n_0 ;
  wire \p1_q[0]_i_3_n_0 ;
  wire \p1_q[0]_i_4_n_0 ;
  wire \p1_q[1]_i_2_n_0 ;
  wire \p1_q[1]_i_3_n_0 ;
  wire \p1_q[2]_i_2_n_0 ;
  wire [7:0]\p1_q[2]_i_3_0 ;
  wire \p1_q[2]_i_3_n_0 ;
  wire \p1_q[2]_i_7_n_0 ;
  wire \p1_q[3]_i_10_n_0 ;
  wire \p1_q[3]_i_12_n_0 ;
  wire \p1_q[3]_i_3_0 ;
  wire \p1_q[3]_i_3_1 ;
  wire \p1_q[3]_i_3_n_0 ;
  wire \p1_q[3]_i_4_0 ;
  wire \p1_q[3]_i_4_n_0 ;
  wire \p1_q[4]_i_3_n_0 ;
  wire \p1_q[5]_i_3_n_0 ;
  wire \p1_q[6]_i_23 ;
  wire \p1_q[6]_i_23_0 ;
  wire \p1_q[6]_i_23_1 ;
  wire \p1_q[7]_i_16_n_0 ;
  wire \p1_q[7]_i_7_0 ;
  wire \p1_q[7]_i_7_1 ;
  wire \p1_q[7]_i_7_n_0 ;
  wire \p1_q[7]_i_8_n_0 ;
  wire \p2_q_reg[0] ;
  wire \p2_q_reg[0]_0 ;
  wire \p2_q_reg[0]_1 ;
  wire \p2_q_reg[0]_2 ;
  wire \p2_q_reg[0]_3 ;
  wire [2:0]\p2_q_reg[0]_4 ;
  wire \p2_q_reg[1] ;
  wire \p2_q_reg[1]_0 ;
  wire \p2_q_reg[1]_1 ;
  wire \p2_q_reg[1]_2 ;
  wire \p2_q_reg[1]_3 ;
  wire \p2_q_reg[1]_4 ;
  wire \p2_q_reg[1]_5 ;
  wire \p2_q_reg[2] ;
  wire \p2_q_reg[2]_0 ;
  wire \p2_q_reg[2]_1 ;
  wire \p2_q_reg[2]_2 ;
  wire \p2_q_reg[2]_3 ;
  wire \p2_q_reg[2]_4 ;
  wire \p2_q_reg[2]_5 ;
  wire \p2_q_reg[2]_6 ;
  wire \p2_q_reg[2]_7 ;
  wire \p2_q_reg[3] ;
  wire \p2_q_reg[3]_0 ;
  wire \p2_q_reg[3]_1 ;
  wire \p2_q_reg[3]_2 ;
  wire \p2_q_reg[3]_3 ;
  wire \p2_q_reg[3]_4 ;
  wire \p2_q_reg[4] ;
  wire \p2_q_reg[4]_0 ;
  wire \p2_q_reg[4]_1 ;
  wire \p2_q_reg[4]_2 ;
  wire \p2_q_reg[4]_3 ;
  wire \p2_q_reg[5] ;
  wire \p2_q_reg[5]_0 ;
  wire \p2_q_reg[5]_1 ;
  wire \p2_q_reg[5]_2 ;
  wire \p2_q_reg[5]_3 ;
  wire \p2_q_reg[6] ;
  wire \p2_q_reg[6]_0 ;
  wire \p2_q_reg[6]_1 ;
  wire \p2_q_reg[7] ;
  wire [4:0]\p2_q_reg[7]_0 ;
  wire \p2_q_reg[7]_1 ;
  wire [0:0]p_0_in;
  wire [0:0]p_1_in;
  wire \pmem_addr_q_reg[7] ;
  wire [10:0]program_counter_q;
  wire \program_counter_q_reg[0] ;
  wire \program_counter_q_reg[11] ;
  wire \program_counter_q_reg[11]_0 ;
  wire [7:0]\program_counter_q_reg[7] ;
  wire \program_counter_q_reg[8] ;
  wire \program_counter_q_reg[8]_0 ;
  wire \program_counter_q_reg[8]_1 ;
  wire \program_counter_q_reg[9] ;
  wire \program_counter_q_reg[9]_0 ;
  wire psw_aux_carry_s;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q_reg[0] ;
  wire \psw_q_reg[0]_0 ;
  wire \psw_q_reg[1] ;
  wire \psw_q_reg[1]_0 ;
  wire \psw_q_reg[2] ;
  wire \psw_q_reg[2]_0 ;
  wire \psw_q_reg[2]_1 ;
  wire \psw_q_reg[3] ;
  wire \psw_q_reg[3]_0 ;
  wire \psw_q_reg[3]_1 ;
  wire \psw_q_reg[3]_2 ;
  wire soundclk;
  wire sp_q;
  wire \sp_q[2]_i_2_n_0 ;
  wire \sp_q_reg[0] ;
  wire \sp_q_reg[0]_0 ;
  wire \sp_q_reg[0]_1 ;
  wire \sp_q_reg[0]_2 ;
  wire \sp_q_reg[0]_3 ;
  wire \sp_q_reg[0]_4 ;
  wire \sp_q_reg[0]_5 ;
  wire \sp_q_reg[1] ;
  wire \sp_q_reg[1]_0 ;
  wire \sp_q_reg[1]_1 ;
  wire \sp_q_reg[2] ;
  wire \sp_q_reg[2]_0 ;
  wire take_branch_q_reg;
  wire \temp_req_q_reg[5] ;
  wire \temp_req_q_reg[5]_0 ;
  wire \temp_req_q_reg[5]_1 ;
  wire \temp_req_q_reg[6] ;
  wire \temp_req_q_reg[7] ;
  wire timer_flag_q_reg_0;
  wire timer_flag_q_reg_1;
  wire timer_int_enable_q_reg_0;
  wire timer_int_enable_q_reg_1;
  wire timer_int_enable_q_reg_2;
  wire timer_overflow_q_reg_0;
  wire timer_overflow_q_reg_1;
  wire timer_overflow_q_reg_2;
  wire \use_xtal_div.xtal_q_reg[1] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_int_state_q[0]_i_1 
       (.I0(\FSM_onehot_int_state_q_reg_n_0_[2] ),
        .I1(int_state_q),
        .I2(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .O(\FSM_onehot_int_state_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_int_state_q[1]_i_1 
       (.I0(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .I1(int_state_q),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .O(\FSM_onehot_int_state_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_int_state_q[2]_i_1 
       (.I0(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I1(int_state_q),
        .I2(\FSM_onehot_int_state_q_reg_n_0_[2] ),
        .O(\FSM_onehot_int_state_q[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44404040)) 
    \FSM_onehot_int_state_q[2]_i_2 
       (.I0(\program_counter_q_reg[11] ),
        .I1(\program_counter_q_reg[11]_0 ),
        .I2(\FSM_onehot_int_state_q[2]_i_3_n_0 ),
        .I3(\FSM_onehot_int_state_q_reg_n_0_[2] ),
        .I4(\mnemonic_q_reg[1] ),
        .O(int_state_q));
  LUT6 #(
    .INIT(64'hBABBAAAAAAAAAAAA)) 
    \FSM_onehot_int_state_q[2]_i_3 
       (.I0(\FSM_onehot_int_state_q[2]_i_4_n_0 ),
        .I1(\FSM_onehot_int_state_q[2]_i_2_0 ),
        .I2(\FSM_onehot_int_state_q[2]_i_2_1 ),
        .I3(clk_multi_cycle_s),
        .I4(int_in_progress_q_reg_0),
        .I5(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .O(\FSM_onehot_int_state_q[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_int_state_q[2]_i_4 
       (.I0(\p2_q_reg[3] ),
        .I1(timer_overflow_q_reg_2),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .O(\FSM_onehot_int_state_q[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "idle:001,pending:010,int:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_int_state_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\FSM_onehot_int_state_q[0]_i_1_n_0 ),
        .PRE(ale_q_reg_0),
        .Q(\FSM_onehot_int_state_q_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "idle:001,pending:010,int:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_int_state_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(\FSM_onehot_int_state_q[1]_i_1_n_0 ),
        .Q(\FSM_onehot_int_state_q_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "idle:001,pending:010,int:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_int_state_q_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(\FSM_onehot_int_state_q[2]_i_1_n_0 ),
        .Q(\FSM_onehot_int_state_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[0]_i_1 
       (.I0(\accu_shadow_q_reg[7] [0]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[0] ),
        .O(\accumulator_q_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[1]_i_1 
       (.I0(\accu_shadow_q_reg[7] [1]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[1] ),
        .O(\accumulator_q_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[2]_i_1 
       (.I0(\accu_shadow_q_reg[7] [2]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[2] ),
        .O(\accumulator_q_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[3]_i_1 
       (.I0(\accu_shadow_q_reg[7] [3]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[3] ),
        .O(\accumulator_q_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[4]_i_1 
       (.I0(\accu_shadow_q_reg[7] [4]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[4] ),
        .O(\accumulator_q_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[5]_i_1 
       (.I0(\accu_shadow_q_reg[7] [5]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[5] ),
        .O(\accumulator_q_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[6]_i_1 
       (.I0(\accu_shadow_q_reg[7] [6]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[6] ),
        .O(\accumulator_q_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \accu_shadow_q[7]_i_2 
       (.I0(\accu_shadow_q_reg[7] [7]),
        .I1(\accu_shadow_q_reg[7]_0 ),
        .I2(\outreg_reg[7] ),
        .O(\accumulator_q_reg[7] [7]));
  FDCE ale_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(ale_q_reg_1),
        .Q(ale_q));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \counter_q[0]_i_1 
       (.I0(\outreg_reg[0] ),
        .I1(\counter_q_reg[6]_0 ),
        .I2(\counter_q_reg[6]_1 [0]),
        .O(\counter_q_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \counter_q[1]_i_1 
       (.I0(\outreg_reg[1] ),
        .I1(\counter_q_reg[6]_0 ),
        .I2(\counter_q_reg[6]_1 [0]),
        .I3(\counter_q_reg[6]_1 [1]),
        .O(\counter_q_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \counter_q[4]_i_1 
       (.I0(\outreg_reg[4] ),
        .I1(\counter_q_reg[6]_0 ),
        .I2(\counter_q_reg[6]_1 [2]),
        .I3(\counter_q_reg[4] ),
        .O(\counter_q_reg[6] [2]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \counter_q[5]_i_1 
       (.I0(\outreg_reg[5] ),
        .I1(\counter_q_reg[6]_0 ),
        .I2(\counter_q_reg[6]_1 [3]),
        .I3(\counter_q_reg[5] ),
        .O(\counter_q_reg[6] [3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \counter_q[6]_i_1 
       (.I0(\outreg_reg[6] ),
        .I1(\counter_q_reg[6]_0 ),
        .I2(\counter_q_reg[6]_1 [4]),
        .I3(\counter_q_reg[6]_2 ),
        .O(\counter_q_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \dmem_addr_q[0]_i_1 
       (.I0(\dmem_addr_q_reg[5]_0 ),
        .I1(\dmem_addr_q_reg[5]_1 ),
        .I2(\outreg_reg[0] ),
        .O(\dmem_addr_q_reg[5] [0]));
  LUT6 #(
    .INIT(64'hFF44F4444444F444)) 
    \dmem_addr_q[1]_i_1 
       (.I0(\dmem_addr_q_reg[2] ),
        .I1(\outreg_reg[1] ),
        .I2(\dmem_addr_q_reg[5]_2 [1]),
        .I3(\dmem_addr_q_reg[5]_1 ),
        .I4(\dmem_addr_q_reg[5]_0 ),
        .I5(\outreg_reg[0] ),
        .O(\dmem_addr_q_reg[5] [1]));
  LUT6 #(
    .INIT(64'hFF44F4444444F444)) 
    \dmem_addr_q[2]_i_1 
       (.I0(\dmem_addr_q_reg[2] ),
        .I1(\outreg_reg[2] ),
        .I2(\dmem_addr_q_reg[5]_2 [2]),
        .I3(\dmem_addr_q_reg[5]_1 ),
        .I4(\dmem_addr_q_reg[5]_0 ),
        .I5(\outreg_reg[1] ),
        .O(\dmem_addr_q_reg[5] [2]));
  LUT5 #(
    .INIT(32'h5C5CFC0C)) 
    \dmem_addr_q[3]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\dmem_addr_q_reg[3] ),
        .I2(\dmem_addr_q_reg[5]_0 ),
        .I3(\outreg_reg[3] ),
        .I4(\dmem_addr_q_reg[5]_1 ),
        .O(\dmem_addr_q_reg[5] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dmem_addr_q[4]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\outreg_reg[4] ),
        .I2(\dmem_addr_q_reg[5]_0 ),
        .I3(\dmem_addr_q_reg[5]_2 [4]),
        .I4(\dmem_addr_q_reg[2] ),
        .I5(psw_bs_s),
        .O(\dmem_addr_q_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \dmem_addr_q[5]_i_2 
       (.I0(\outreg_reg[5] ),
        .I1(\dmem_addr_q_reg[5]_0 ),
        .I2(\dmem_addr_q_reg[5]_1 ),
        .I3(\dmem_addr_q_reg[5]_2 [5]),
        .O(\dmem_addr_q_reg[5] [5]));
  LUT6 #(
    .INIT(64'hF6540058005CF71C)) 
    g0_b0__1
       (.I0(\p1_q[2]_i_3_0 [0]),
        .I1(\p1_q[2]_i_3_0 [1]),
        .I2(\p1_q[2]_i_3_0 [2]),
        .I3(\p1_q[2]_i_3_0 [3]),
        .I4(\p1_q[2]_i_3_0 [4]),
        .I5(\p1_q[2]_i_3_0 [5]),
        .O(\opc_opcode_q_reg[0] ));
  LUT6 #(
    .INIT(64'h00540010005C0058)) 
    g1_b0__0
       (.I0(\p1_q[2]_i_3_0 [0]),
        .I1(\p1_q[2]_i_3_0 [1]),
        .I2(\p1_q[2]_i_3_0 [2]),
        .I3(\p1_q[2]_i_3_0 [3]),
        .I4(\p1_q[2]_i_3_0 [4]),
        .I5(\p1_q[2]_i_3_0 [5]),
        .O(\opc_opcode_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF5F0018F75FF75B)) 
    g2_b0__0
       (.I0(\p1_q[2]_i_3_0 [0]),
        .I1(\p1_q[2]_i_3_0 [1]),
        .I2(\p1_q[2]_i_3_0 [2]),
        .I3(\p1_q[2]_i_3_0 [3]),
        .I4(\p1_q[2]_i_3_0 [4]),
        .I5(\p1_q[2]_i_3_0 [5]),
        .O(\opc_opcode_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0054FF58001C0050)) 
    g3_b0__0
       (.I0(\p1_q[2]_i_3_0 [0]),
        .I1(\p1_q[2]_i_3_0 [1]),
        .I2(\p1_q[2]_i_3_0 [2]),
        .I3(\p1_q[2]_i_3_0 [3]),
        .I4(\p1_q[2]_i_3_0 [4]),
        .I5(\p1_q[2]_i_3_0 [5]),
        .O(\opc_opcode_q_reg[0]_2 ));
  FDCE int_enable_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(int_enable_q_reg_1),
        .Q(int_enable_q_reg_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_in_progress_q_i_2
       (.I0(int_in_progress_q_reg_2),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[1] ));
  FDCE int_in_progress_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(int_in_progress_q_reg_1),
        .Q(int_in_progress_q_reg_0));
  FDCE int_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(int_q_reg_1),
        .Q(int_q_reg_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    int_type_q_i_2
       (.I0(int_q_reg_0),
        .I1(int_enable_q_reg_0),
        .I2(timer_overflow_q_reg_0),
        .I3(\mnemonic_q_reg[1] ),
        .O(int_in_progress_q));
  FDCE int_type_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(int_type_q_reg_0),
        .Q(int_type_q));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    mem_reg_0_63_0_0_i_2__0
       (.I0(\dmem_addr_q_reg[5]_0 ),
        .I1(\dmem_addr_q_reg[5]_1 ),
        .I2(\outreg_reg[0] ),
        .I3(dmem_addr_q),
        .I4(\dmem_addr_q_reg[5]_2 [0]),
        .O(dmem_addr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_3
       (.I0(\dmem_addr_q_reg[5] [1]),
        .I1(dmem_addr_q),
        .I2(\dmem_addr_q_reg[5]_2 [1]),
        .O(dmem_addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_4
       (.I0(\dmem_addr_q_reg[5] [2]),
        .I1(dmem_addr_q),
        .I2(\dmem_addr_q_reg[5]_2 [2]),
        .O(dmem_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_5
       (.I0(\dmem_addr_q_reg[5] [3]),
        .I1(dmem_addr_q),
        .I2(\dmem_addr_q_reg[5]_2 [3]),
        .O(dmem_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_63_0_0_i_6
       (.I0(\dmem_addr_q_reg[5] [4]),
        .I1(dmem_addr_q),
        .I2(\dmem_addr_q_reg[5]_2 [4]),
        .O(dmem_addr[4]));
  LUT5 #(
    .INIT(32'h3808FF00)) 
    mem_reg_0_63_0_0_i_7__0
       (.I0(\outreg_reg[5] ),
        .I1(\dmem_addr_q_reg[5]_0 ),
        .I2(\dmem_addr_q_reg[5]_1 ),
        .I3(\dmem_addr_q_reg[5]_2 [5]),
        .I4(dmem_addr_q),
        .O(dmem_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \opc_opcode_q_rep[2]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\opc_opcode_q_reg[2] ),
        .O(\outreg_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \opc_opcode_q_rep[4]_i_1 
       (.I0(\outreg_reg[4] ),
        .I1(\opc_opcode_q_reg[2] ),
        .O(\outreg_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h00A800A8000000A8)) 
    \p1_q[0]_i_1 
       (.I0(\p2_q_reg[0] ),
        .I1(\p2_q_reg[5]_0 ),
        .I2(outreg[0]),
        .I3(\p1_q[0]_i_3_n_0 ),
        .I4(\p1_q[7]_i_8_n_0 ),
        .I5(\p1_q[0]_i_4_n_0 ),
        .O(\outreg_reg[0] ));
  LUT6 #(
    .INIT(64'hDD55DD55DD5503FF)) 
    \p1_q[0]_i_10 
       (.I0(\p1_q[2]_i_3_0 [5]),
        .I1(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I2(\p1_q[2]_i_3_0 [0]),
        .I3(\p2_q_reg[1]_3 ),
        .I4(\p2_q_reg[0]_4 [0]),
        .I5(\p2_q_reg[0]_4 [2]),
        .O(\p1_q[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \p1_q[0]_i_3 
       (.I0(\p2_q_reg[0]_0 ),
        .I1(\p2_q_reg[7]_0 [0]),
        .I2(\p2_q_reg[0]_1 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[0]_2 ),
        .O(\p1_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5353535353535373)) 
    \p1_q[0]_i_4 
       (.I0(\p1_q[0]_i_10_n_0 ),
        .I1(\p2_q_reg[0]_3 ),
        .I2(\p2_q_reg[1]_2 ),
        .I3(\p2_q_reg[0]_4 [2]),
        .I4(\p2_q_reg[0]_4 [0]),
        .I5(\p2_q_reg[1]_3 ),
        .O(\p1_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E000E0E)) 
    \p1_q[1]_i_1 
       (.I0(\p2_q_reg[5]_0 ),
        .I1(outreg[1]),
        .I2(\p1_q[1]_i_2_n_0 ),
        .I3(\p1_q[1]_i_3_n_0 ),
        .I4(\p1_q[7]_i_8_n_0 ),
        .I5(\p2_q_reg[1] ),
        .O(\outreg_reg[1] ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    \p1_q[1]_i_2 
       (.I0(\p2_q_reg[0]_0 ),
        .I1(\p2_q_reg[7]_0 [1]),
        .I2(\p2_q_reg[1]_0 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[1]_1 ),
        .O(\p1_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF95800000)) 
    \p1_q[1]_i_3 
       (.I0(\p2_q_reg[1]_4 ),
        .I1(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I2(\p2_q_reg[1]_3 ),
        .I3(\p1_q[2]_i_3_0 [6]),
        .I4(\p2_q_reg[1]_2 ),
        .I5(\p2_q_reg[1]_5 ),
        .O(\p1_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E0E000E)) 
    \p1_q[2]_i_1 
       (.I0(\p2_q_reg[5]_0 ),
        .I1(outreg[2]),
        .I2(\p1_q[2]_i_2_n_0 ),
        .I3(\p1_q[7]_i_8_n_0 ),
        .I4(\p1_q[2]_i_3_n_0 ),
        .I5(\p2_q_reg[2] ),
        .O(\outreg_reg[2] ));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    \p1_q[2]_i_2 
       (.I0(\p2_q_reg[7]_0 [2]),
        .I1(\p2_q_reg[0]_0 ),
        .I2(\p2_q_reg[3]_3 ),
        .I3(\p2_q_reg[2]_6 ),
        .I4(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I5(\p2_q_reg[2]_7 ),
        .O(\p1_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAFFFFEAAA)) 
    \p1_q[2]_i_3 
       (.I0(\p1_q[2]_i_7_n_0 ),
        .I1(\p2_q_reg[2]_4 ),
        .I2(\p1_q[2]_i_3_0 [2]),
        .I3(\p1_q[2]_i_3_0 [3]),
        .I4(\p2_q_reg[3]_2 ),
        .I5(\p2_q_reg[2]_5 ),
        .O(\p1_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000888A0000888)) 
    \p1_q[2]_i_7 
       (.I0(\p2_q_reg[1]_2 ),
        .I1(\p1_q[2]_i_3_0 [7]),
        .I2(\p2_q_reg[1]_3 ),
        .I3(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I4(\p2_q_reg[1]_4 ),
        .I5(int_type_q),
        .O(\p1_q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222220222022202)) 
    \p1_q[3]_i_1 
       (.I0(\p2_q_reg[3]_0 ),
        .I1(\p1_q[3]_i_3_n_0 ),
        .I2(\p1_q[7]_i_8_n_0 ),
        .I3(\p1_q[3]_i_4_n_0 ),
        .I4(\p2_q_reg[3]_1 ),
        .I5(\p2_q_reg[3]_2 ),
        .O(\outreg_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    \p1_q[3]_i_10 
       (.I0(\p1_q[3]_i_3_0 ),
        .I1(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I2(dac_out[0]),
        .I3(\p2_q_reg[4]_0 ),
        .I4(\p1_q[3]_i_3_1 ),
        .O(\p1_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0001000800000000)) 
    \p1_q[3]_i_12 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(\p1_q[3]_i_4_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\FSM_onehot_int_state_q_reg[1]_0 ),
        .O(\p1_q[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1F1FFF1)) 
    \p1_q[3]_i_3 
       (.I0(\p2_q_reg[5]_0 ),
        .I1(outreg[3]),
        .I2(\p1_q[3]_i_10_n_0 ),
        .I3(\p2_q_reg[3]_3 ),
        .I4(\p2_q_reg[0]_0 ),
        .I5(\p2_q_reg[7]_0 [3]),
        .O(\p1_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    \p1_q[3]_i_4 
       (.I0(\p2_q_reg[3] ),
        .I1(\FSM_onehot_int_state_q_reg_n_0_[0] ),
        .I2(int_in_progress_q_reg_0),
        .I3(mb_q),
        .I4(\p2_q_reg[3]_4 ),
        .I5(\p1_q[3]_i_12_n_0 ),
        .O(\p1_q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DDD0)) 
    \p1_q[4]_i_1 
       (.I0(\p2_q_reg[6] ),
        .I1(\p2_q_reg[4] ),
        .I2(\p2_q_reg[5]_0 ),
        .I3(outreg[4]),
        .I4(\p1_q[4]_i_3_n_0 ),
        .I5(\p1_q[7]_i_8_n_0 ),
        .O(\outreg_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABFFAB)) 
    \p1_q[4]_i_3 
       (.I0(\p2_q_reg[4]_1 ),
        .I1(\p2_q_reg[4]_0 ),
        .I2(dac_out[1]),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[4]_2 ),
        .I5(\p2_q_reg[4]_3 ),
        .O(\p1_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DDD0)) 
    \p1_q[5]_i_1 
       (.I0(\p2_q_reg[6] ),
        .I1(\p2_q_reg[5] ),
        .I2(\p2_q_reg[5]_0 ),
        .I3(outreg[5]),
        .I4(\p1_q[5]_i_3_n_0 ),
        .I5(\p1_q[7]_i_8_n_0 ),
        .O(\outreg_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABABFFAB)) 
    \p1_q[5]_i_3 
       (.I0(\p2_q_reg[5]_1 ),
        .I1(\p2_q_reg[4]_0 ),
        .I2(dac_out[2]),
        .I3(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I4(\p2_q_reg[5]_2 ),
        .I5(\p2_q_reg[5]_3 ),
        .O(\p1_q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001101)) 
    \p1_q[5]_i_9 
       (.I0(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I1(\p1_q[6]_i_23 ),
        .I2(\FSM_onehot_int_state_q[2]_i_2_1 ),
        .I3(\p1_q[6]_i_23_0 ),
        .I4(\p2_q_reg[0]_4 [1]),
        .I5(\p1_q[6]_i_23_1 ),
        .O(\FSM_onehot_int_state_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h000000000000BBB0)) 
    \p1_q[6]_i_1 
       (.I0(\p2_q_reg[6]_0 ),
        .I1(\p2_q_reg[6] ),
        .I2(\p2_q_reg[5]_0 ),
        .I3(outreg[6]),
        .I4(\p2_q_reg[6]_1 ),
        .I5(\p1_q[7]_i_8_n_0 ),
        .O(\outreg_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    \p1_q[7]_i_16 
       (.I0(\p1_q[7]_i_7_0 ),
        .I1(\FSM_onehot_int_state_q_reg[1]_1 ),
        .I2(dac_out[3]),
        .I3(\p2_q_reg[4]_0 ),
        .I4(\p1_q[7]_i_7_1 ),
        .O(\p1_q[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \p1_q[7]_i_2 
       (.I0(\p2_q_reg[7] ),
        .I1(\p1_q[7]_i_7_n_0 ),
        .I2(\p1_q[7]_i_8_n_0 ),
        .O(\outreg_reg[7] ));
  LUT6 #(
    .INIT(64'hF1F1F1F1FFF1FFFF)) 
    \p1_q[7]_i_7 
       (.I0(\p2_q_reg[5]_0 ),
        .I1(outreg[7]),
        .I2(\p1_q[7]_i_16_n_0 ),
        .I3(\p2_q_reg[0]_0 ),
        .I4(\p2_q_reg[7]_0 [4]),
        .I5(\p2_q_reg[7]_1 ),
        .O(\p1_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDD00C0)) 
    \p1_q[7]_i_8 
       (.I0(\p2_q_reg[2]_0 ),
        .I1(timer_overflow_q_reg_2),
        .I2(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I3(\p2_q_reg[2]_1 ),
        .I4(\p2_q_reg[2]_2 ),
        .I5(\p2_q_reg[2]_3 ),
        .O(\p1_q[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[0]_i_1 
       (.I0(program_counter_q[0]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[0] ),
        .O(\program_counter_q_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[1]_i_1 
       (.I0(program_counter_q[1]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[1] ),
        .O(\program_counter_q_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[2]_i_1 
       (.I0(program_counter_q[2]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[2] ),
        .O(\program_counter_q_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[3]_i_1 
       (.I0(program_counter_q[3]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[3] ),
        .O(\program_counter_q_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[4]_i_1 
       (.I0(program_counter_q[4]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[4] ),
        .O(\program_counter_q_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[5]_i_1 
       (.I0(program_counter_q[5]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[5] ),
        .O(\program_counter_q_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[6]_i_1 
       (.I0(program_counter_q[6]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[6] ),
        .O(\program_counter_q_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pmem_addr_q[7]_i_1 
       (.I0(program_counter_q[7]),
        .I1(\pmem_addr_q_reg[7] ),
        .I2(\outreg_reg[7] ),
        .O(\program_counter_q_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \program_counter_q[0]_i_1 
       (.I0(program_counter_q[0]),
        .I1(\program_counter_q_reg[0] ),
        .I2(\outreg_reg[0] ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \program_counter_q[11]_i_1 
       (.I0(\outreg_reg[3] ),
        .I1(\program_counter_q_reg[8]_0 ),
        .I2(\program_counter_q_reg[0] ),
        .I3(\program_counter_q_reg[11]_0 ),
        .I4(\program_counter_q_reg[11] ),
        .I5(program_counter_q[10]),
        .O(\use_xtal_div.xtal_q_reg[1] ));
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \program_counter_q[8]_i_1 
       (.I0(\outreg_reg[0] ),
        .I1(\program_counter_q_reg[8]_0 ),
        .I2(\program_counter_q_reg[8]_1 ),
        .I3(p_0_in),
        .I4(program_counter_q[8]),
        .O(\program_counter_q_reg[8] ));
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \program_counter_q[9]_i_1 
       (.I0(\outreg_reg[1] ),
        .I1(\program_counter_q_reg[8]_0 ),
        .I2(\program_counter_q_reg[9]_0 ),
        .I3(p_0_in),
        .I4(program_counter_q[9]),
        .O(\program_counter_q_reg[9] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \psw_q[0]_i_1 
       (.I0(\psw_q_reg[3]_0 ),
        .I1(\outreg_reg[4] ),
        .I2(\sp_q_reg[0]_2 ),
        .I3(\psw_q_reg[0]_0 ),
        .I4(\psw_q_reg[3]_1 ),
        .I5(psw_bs_s),
        .O(\psw_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \psw_q[1]_i_1 
       (.I0(\psw_q_reg[3]_0 ),
        .I1(\outreg_reg[5] ),
        .I2(\sp_q_reg[0]_2 ),
        .I3(\psw_q_reg[1]_0 ),
        .I4(\psw_q_reg[3]_1 ),
        .I5(psw_f0_s),
        .O(\psw_q_reg[1] ));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \psw_q[2]_i_1 
       (.I0(\psw_q_reg[2]_0 ),
        .I1(\outreg_reg[6] ),
        .I2(\sp_q_reg[0]_2 ),
        .I3(\psw_q_reg[2]_1 ),
        .I4(\psw_q_reg[3]_1 ),
        .I5(psw_aux_carry_s),
        .O(\psw_q_reg[2] ));
  LUT6 #(
    .INIT(64'hFFAFCFCF00A0C0C0)) 
    \psw_q[3]_i_1 
       (.I0(\outreg_reg[7] ),
        .I1(\psw_q_reg[3]_0 ),
        .I2(\sp_q_reg[0]_2 ),
        .I3(\psw_q_reg[3]_1 ),
        .I4(\psw_q_reg[3]_2 ),
        .I5(psw_carry_s),
        .O(\psw_q_reg[3] ));
  LUT6 #(
    .INIT(64'hFFBF33330080CCCC)) 
    \sp_q[0]_i_1 
       (.I0(\outreg_reg[0] ),
        .I1(\sp_q_reg[0]_2 ),
        .I2(\sp_q_reg[0]_3 ),
        .I3(\sp_q_reg[0]_4 ),
        .I4(\sp_q_reg[0]_5 ),
        .I5(\sp_q_reg[0]_1 ),
        .O(\sp_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF04EFFFF0FE40000)) 
    \sp_q[1]_i_1 
       (.I0(\sp_q_reg[1] ),
        .I1(\outreg_reg[1] ),
        .I2(\sp_q_reg[0]_1 ),
        .I3(\sp_q_reg[1]_1 ),
        .I4(sp_q),
        .I5(\sp_q_reg[1]_0 ),
        .O(\sp_q_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sp_q[2]_i_1 
       (.I0(\sp_q[2]_i_2_n_0 ),
        .I1(sp_q),
        .I2(\sp_q_reg[2]_0 ),
        .O(\sp_q_reg[2] ));
  LUT6 #(
    .INIT(64'hF0F0F00F4EE4E4E4)) 
    \sp_q[2]_i_2 
       (.I0(\sp_q_reg[1] ),
        .I1(\outreg_reg[2] ),
        .I2(\sp_q_reg[2]_0 ),
        .I3(\sp_q_reg[0]_1 ),
        .I4(\sp_q_reg[1]_0 ),
        .I5(\sp_q_reg[1]_1 ),
        .O(\sp_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    take_branch_q_i_5
       (.I0(cnd_tf_s),
        .I1(Q[4]),
        .I2(take_branch_q_reg),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(timer_flag_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[0]_i_1 
       (.I0(\temp_req_q_reg[7] ),
        .I1(\outreg_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_req_q[1]_i_1 
       (.I0(\outreg_reg[1] ),
        .I1(\temp_req_q_reg[5] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp_req_q[2]_i_1 
       (.I0(\outreg_reg[2] ),
        .I1(\temp_req_q_reg[5] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[3]_i_1 
       (.I0(\temp_req_q_reg[7] ),
        .I1(\outreg_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[4]_i_1 
       (.I0(\temp_req_q_reg[7] ),
        .I1(\outreg_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \temp_req_q[5]_i_1 
       (.I0(\temp_req_q_reg[5]_0 ),
        .I1(\temp_req_q_reg[6] ),
        .I2(Q[3]),
        .I3(\temp_req_q_reg[5]_1 ),
        .I4(\outreg_reg[5] ),
        .I5(\temp_req_q_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \temp_req_q[6]_i_1 
       (.I0(\temp_req_q_reg[5]_0 ),
        .I1(\temp_req_q_reg[6] ),
        .I2(Q[3]),
        .I3(\temp_req_q_reg[5]_1 ),
        .I4(\outreg_reg[6] ),
        .I5(\temp_req_q_reg[5] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \temp_req_q[7]_i_2 
       (.I0(\temp_req_q_reg[7] ),
        .I1(\outreg_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    timer_flag_q_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\mnemonic_q_reg[1]_0 ));
  FDCE timer_flag_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(timer_flag_q_reg_1),
        .Q(cnd_tf_s));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    timer_int_enable_q_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\mnemonic_q_reg[3] ));
  FDCE timer_int_enable_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(timer_int_enable_q_reg_2),
        .Q(timer_int_enable_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h5555D555)) 
    timer_overflow_q_i_2
       (.I0(timer_int_enable_q_reg_0),
        .I1(\p2_q_reg[3] ),
        .I2(timer_overflow_q_reg_2),
        .I3(\FSM_onehot_int_state_q_reg[1]_0 ),
        .I4(int_type_q),
        .O(timer_int_enable_q_reg_1));
  FDCE timer_overflow_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(ale_q_reg_0),
        .D(timer_overflow_q_reg_1),
        .Q(timer_overflow_q_reg_0));
endmodule

(* ORIG_REF_NAME = "t48_p1" *) 
module dkong_dkong_system_wrapper_0_0_t48_p1
   (dac_out,
    E,
    \p1_q_reg[7]_0 ,
    soundclk,
    \p1_q_reg[7]_1 );
  output [7:0]dac_out;
  input [0:0]E;
  input [7:0]\p1_q_reg[7]_0 ;
  input soundclk;
  input \p1_q_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]dac_out;
  wire [7:0]\p1_q_reg[7]_0 ;
  wire \p1_q_reg[7]_1 ;
  wire soundclk;

  FDPE \p1_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [0]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[0]));
  FDPE \p1_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [1]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[1]));
  FDPE \p1_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [2]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[2]));
  FDPE \p1_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [3]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[3]));
  FDPE \p1_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [4]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[4]));
  FDPE \p1_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [5]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[5]));
  FDPE \p1_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [6]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[6]));
  FDPE \p1_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .D(\p1_q_reg[7]_0 [7]),
        .PRE(\p1_q_reg[7]_1 ),
        .Q(dac_out[7]));
endmodule

(* ORIG_REF_NAME = "t48_p2" *) 
module dkong_dkong_system_wrapper_0_0_t48_p2
   (Q,
    \rom_bank_sel_reg[1] ,
    \p2_o_reg[6]_0 ,
    \p2_o_reg[6]_1 ,
    dac_mute,
    addra,
    \p2_o_reg[0]_0 ,
    \p2_o_reg[3]_0 ,
    \in2_reg[6] ,
    E,
    \p2_q_reg[7]_0 ,
    soundclk,
    \p2_o_reg[7]_0 );
  output [7:0]Q;
  output [0:0]\rom_bank_sel_reg[1] ;
  output [0:0]\p2_o_reg[6]_0 ;
  output \p2_o_reg[6]_1 ;
  output dac_mute;
  output [3:0]addra;
  input \p2_o_reg[0]_0 ;
  input [3:0]\p2_o_reg[3]_0 ;
  input [1:0]\in2_reg[6] ;
  input [1:0]E;
  input [7:0]\p2_q_reg[7]_0 ;
  input soundclk;
  input \p2_o_reg[7]_0 ;

  wire [1:0]E;
  wire [7:0]Q;
  wire [3:0]addra;
  wire dac_mute;
  wire [1:0]\in2_reg[6] ;
  wire \p2_o[0]_i_1_n_0 ;
  wire \p2_o[1]_i_1_n_0 ;
  wire \p2_o[2]_i_1_n_0 ;
  wire \p2_o[3]_i_1_n_0 ;
  wire \p2_o_reg[0]_0 ;
  wire [3:0]\p2_o_reg[3]_0 ;
  wire [0:0]\p2_o_reg[6]_0 ;
  wire \p2_o_reg[6]_1 ;
  wire \p2_o_reg[7]_0 ;
  wire [7:0]\p2_q_reg[7]_0 ;
  wire [4:4]pb_out;
  wire [0:0]\rom_bank_sel_reg[1] ;
  wire soundclk;

  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \in2[6]_i_1 
       (.I0(\in2_reg[6] [1]),
        .I1(\in2_reg[6] [0]),
        .I2(pb_out),
        .O(\rom_bank_sel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \p1_q[6]_i_41 
       (.I0(\p2_o_reg[6]_0 ),
        .I1(\in2_reg[6] [1]),
        .I2(\in2_reg[6] [0]),
        .O(\p2_o_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[0]_i_1 
       (.I0(Q[0]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[3]_0 [0]),
        .O(\p2_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[1]_i_1 
       (.I0(Q[1]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[3]_0 [1]),
        .O(\p2_o[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[2]_i_1 
       (.I0(Q[2]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[3]_0 [2]),
        .O(\p2_o[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p2_o[3]_i_1 
       (.I0(Q[3]),
        .I1(\p2_o_reg[0]_0 ),
        .I2(\p2_o_reg[3]_0 [3]),
        .O(\p2_o[3]_i_1_n_0 ));
  FDPE \p2_o_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[0]_i_1_n_0 ),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(addra[0]));
  FDPE \p2_o_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[1]_i_1_n_0 ),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(addra[1]));
  FDPE \p2_o_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[2]_i_1_n_0 ),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(addra[2]));
  FDPE \p2_o_reg[3] 
       (.C(soundclk),
        .CE(1'b1),
        .D(\p2_o[3]_i_1_n_0 ),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(addra[3]));
  FDPE \p2_o_reg[4] 
       (.C(soundclk),
        .CE(1'b1),
        .D(Q[4]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(pb_out));
  FDPE \p2_o_reg[6] 
       (.C(soundclk),
        .CE(1'b1),
        .D(Q[6]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(\p2_o_reg[6]_0 ));
  FDPE \p2_o_reg[7] 
       (.C(soundclk),
        .CE(1'b1),
        .D(Q[7]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(dac_mute));
  FDPE \p2_q_reg[0] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [0]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[0]));
  FDPE \p2_q_reg[1] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [1]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[1]));
  FDPE \p2_q_reg[2] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [2]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[2]));
  FDPE \p2_q_reg[3] 
       (.C(soundclk),
        .CE(E[0]),
        .D(\p2_q_reg[7]_0 [3]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[3]));
  FDPE \p2_q_reg[4] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [4]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[4]));
  FDPE \p2_q_reg[5] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [5]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[5]));
  FDPE \p2_q_reg[6] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [6]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[6]));
  FDPE \p2_q_reg[7] 
       (.C(soundclk),
        .CE(E[1]),
        .D(\p2_q_reg[7]_0 [7]),
        .PRE(\p2_o_reg[7]_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "t48_pmem_ctrl" *) 
module dkong_dkong_system_wrapper_0_0_t48_pmem_ctrl
   (\program_counter_q_reg[11]_0 ,
    \program_counter_q_reg[6]_0 ,
    D,
    \program_counter_q_reg[8]_0 ,
    \program_counter_q_reg[10]_0 ,
    \program_counter_q_reg[9]_0 ,
    \program_counter_q_reg[8]_1 ,
    \pmem_addr_q_reg[11]_0 ,
    p_0_in,
    \program_counter_q_reg[0]_0 ,
    soundclk,
    \program_counter_q_reg[7]_0 ,
    \program_counter_q_reg[11]_1 ,
    \program_counter_q_reg[9]_1 ,
    \program_counter_q_reg[8]_2 ,
    \addr_reg[0] ,
    Q,
    \program_counter_q_reg[7]_1 ,
    \program_counter_q_reg[7]_2 ,
    \p1_q[1]_i_5 ,
    \p1_q[1]_i_5_0 ,
    \p1_q[2]_i_5 ,
    \p1_q[1]_i_5_1 ,
    \pmem_addr_q_reg[7]_0 ,
    \pmem_addr_q_reg[8]_0 ,
    \program_counter_q_reg[10]_1 ,
    E);
  output [10:0]\program_counter_q_reg[11]_0 ;
  output \program_counter_q_reg[6]_0 ;
  output [7:0]D;
  output \program_counter_q_reg[8]_0 ;
  output \program_counter_q_reg[10]_0 ;
  output \program_counter_q_reg[9]_0 ;
  output \program_counter_q_reg[8]_1 ;
  output [3:0]\pmem_addr_q_reg[11]_0 ;
  input [1:0]p_0_in;
  input [0:0]\program_counter_q_reg[0]_0 ;
  input soundclk;
  input \program_counter_q_reg[7]_0 ;
  input \program_counter_q_reg[11]_1 ;
  input \program_counter_q_reg[9]_1 ;
  input \program_counter_q_reg[8]_2 ;
  input \addr_reg[0] ;
  input [7:0]Q;
  input \program_counter_q_reg[7]_1 ;
  input [6:0]\program_counter_q_reg[7]_2 ;
  input \p1_q[1]_i_5 ;
  input \p1_q[1]_i_5_0 ;
  input [2:0]\p1_q[2]_i_5 ;
  input \p1_q[1]_i_5_1 ;
  input [7:0]\pmem_addr_q_reg[7]_0 ;
  input \pmem_addr_q_reg[8]_0 ;
  input \program_counter_q_reg[10]_1 ;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \addr_reg[0] ;
  wire \p1_q[1]_i_5 ;
  wire \p1_q[1]_i_5_0 ;
  wire \p1_q[1]_i_5_1 ;
  wire [2:0]\p1_q[2]_i_5 ;
  wire [1:0]p_0_in;
  wire [7:1]p_1_in;
  wire [3:0]\pmem_addr_q_reg[11]_0 ;
  wire [7:0]\pmem_addr_q_reg[7]_0 ;
  wire \pmem_addr_q_reg[8]_0 ;
  wire \pmem_addr_q_reg_n_0_[0] ;
  wire \pmem_addr_q_reg_n_0_[1] ;
  wire \pmem_addr_q_reg_n_0_[2] ;
  wire \pmem_addr_q_reg_n_0_[3] ;
  wire \pmem_addr_q_reg_n_0_[4] ;
  wire \pmem_addr_q_reg_n_0_[5] ;
  wire \pmem_addr_q_reg_n_0_[6] ;
  wire \pmem_addr_q_reg_n_0_[7] ;
  wire [11:8]pmem_addr_s;
  wire [10:10]program_counter_q;
  wire \program_counter_q[10]_i_1_n_0 ;
  wire \program_counter_q[4]_i_2_n_0 ;
  wire \program_counter_q[5]_i_2_n_0 ;
  wire \program_counter_q[7]_i_6_n_0 ;
  wire [0:0]\program_counter_q_reg[0]_0 ;
  wire \program_counter_q_reg[10]_0 ;
  wire \program_counter_q_reg[10]_1 ;
  wire [10:0]\program_counter_q_reg[11]_0 ;
  wire \program_counter_q_reg[11]_1 ;
  wire \program_counter_q_reg[6]_0 ;
  wire \program_counter_q_reg[7]_0 ;
  wire \program_counter_q_reg[7]_1 ;
  wire [6:0]\program_counter_q_reg[7]_2 ;
  wire \program_counter_q_reg[8]_0 ;
  wire \program_counter_q_reg[8]_1 ;
  wire \program_counter_q_reg[8]_2 ;
  wire \program_counter_q_reg[9]_0 ;
  wire \program_counter_q_reg[9]_1 ;
  wire soundclk;

  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[0]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[0] ),
        .I1(\addr_reg[0] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[1]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[1] ),
        .I1(\addr_reg[0] ),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[2]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[2] ),
        .I1(\addr_reg[0] ),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[3]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[3] ),
        .I1(\addr_reg[0] ),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[4]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[4] ),
        .I1(\addr_reg[0] ),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[5]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[5] ),
        .I1(\addr_reg[0] ),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[6]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[6] ),
        .I1(\addr_reg[0] ),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[7]_i_1 
       (.I0(\pmem_addr_q_reg_n_0_[7] ),
        .I1(\addr_reg[0] ),
        .I2(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \p1_q[0]_i_13 
       (.I0(\program_counter_q_reg[11]_0 [8]),
        .I1(\p1_q[1]_i_5 ),
        .I2(\program_counter_q_reg[11]_0 [0]),
        .I3(\p1_q[1]_i_5_0 ),
        .I4(\p1_q[2]_i_5 [0]),
        .I5(\p1_q[1]_i_5_1 ),
        .O(\program_counter_q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \p1_q[1]_i_13 
       (.I0(\program_counter_q_reg[11]_0 [9]),
        .I1(\p1_q[1]_i_5 ),
        .I2(\program_counter_q_reg[11]_0 [1]),
        .I3(\p1_q[1]_i_5_0 ),
        .I4(\p1_q[2]_i_5 [1]),
        .I5(\p1_q[1]_i_5_1 ),
        .O(\program_counter_q_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h444F444F444FFFFF)) 
    \p1_q[2]_i_14 
       (.I0(program_counter_q),
        .I1(\p1_q[1]_i_5 ),
        .I2(\program_counter_q_reg[11]_0 [2]),
        .I3(\p1_q[1]_i_5_0 ),
        .I4(\p1_q[2]_i_5 [2]),
        .I5(\p1_q[1]_i_5_1 ),
        .O(\program_counter_q_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pmem_addr_q[10]_i_1 
       (.I0(program_counter_q),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \pmem_addr_q[11]_i_2 
       (.I0(\program_counter_q_reg[11]_0 [10]),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[11]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pmem_addr_q[8]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [8]),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[8]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pmem_addr_q[9]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [9]),
        .I1(\pmem_addr_q_reg[8]_0 ),
        .O(pmem_addr_s[9]));
  FDCE \pmem_addr_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [0]),
        .Q(\pmem_addr_q_reg_n_0_[0] ));
  FDCE \pmem_addr_q_reg[10] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(pmem_addr_s[10]),
        .Q(\pmem_addr_q_reg[11]_0 [2]));
  FDCE \pmem_addr_q_reg[11] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(pmem_addr_s[11]),
        .Q(\pmem_addr_q_reg[11]_0 [3]));
  FDCE \pmem_addr_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [1]),
        .Q(\pmem_addr_q_reg_n_0_[1] ));
  FDCE \pmem_addr_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [2]),
        .Q(\pmem_addr_q_reg_n_0_[2] ));
  FDCE \pmem_addr_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [3]),
        .Q(\pmem_addr_q_reg_n_0_[3] ));
  FDCE \pmem_addr_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [4]),
        .Q(\pmem_addr_q_reg_n_0_[4] ));
  FDCE \pmem_addr_q_reg[5] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [5]),
        .Q(\pmem_addr_q_reg_n_0_[5] ));
  FDCE \pmem_addr_q_reg[6] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [6]),
        .Q(\pmem_addr_q_reg_n_0_[6] ));
  FDCE \pmem_addr_q_reg[7] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\pmem_addr_q_reg[7]_0 [7]),
        .Q(\pmem_addr_q_reg_n_0_[7] ));
  FDCE \pmem_addr_q_reg[8] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(pmem_addr_s[8]),
        .Q(\pmem_addr_q_reg[11]_0 [0]));
  FDCE \pmem_addr_q_reg[9] 
       (.C(soundclk),
        .CE(E),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(pmem_addr_s[9]),
        .Q(\pmem_addr_q_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'h8BBBFFFFB8880000)) 
    \program_counter_q[10]_i_1 
       (.I0(\program_counter_q_reg[7]_2 [1]),
        .I1(\program_counter_q_reg[10]_1 ),
        .I2(\program_counter_q_reg[8]_1 ),
        .I3(\program_counter_q_reg[11]_0 [9]),
        .I4(p_0_in[1]),
        .I5(program_counter_q),
        .O(\program_counter_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \program_counter_q[10]_i_2 
       (.I0(\program_counter_q_reg[11]_0 [8]),
        .I1(\program_counter_q_reg[11]_0 [7]),
        .I2(\program_counter_q[7]_i_6_n_0 ),
        .I3(\program_counter_q_reg[11]_0 [6]),
        .O(\program_counter_q_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[1]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [0]),
        .I1(\program_counter_q_reg[11]_0 [1]),
        .I2(\program_counter_q_reg[7]_1 ),
        .I3(\program_counter_q_reg[7]_2 [0]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \program_counter_q[2]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [2]),
        .I1(\program_counter_q_reg[11]_0 [1]),
        .I2(\program_counter_q_reg[11]_0 [0]),
        .I3(\program_counter_q_reg[7]_1 ),
        .I4(\program_counter_q_reg[7]_2 [1]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \program_counter_q[3]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [3]),
        .I1(\program_counter_q_reg[11]_0 [2]),
        .I2(\program_counter_q_reg[11]_0 [0]),
        .I3(\program_counter_q_reg[11]_0 [1]),
        .I4(\program_counter_q_reg[7]_1 ),
        .I5(\program_counter_q_reg[7]_2 [2]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[4]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [4]),
        .I1(\program_counter_q[4]_i_2_n_0 ),
        .I2(\program_counter_q_reg[7]_1 ),
        .I3(\program_counter_q_reg[7]_2 [3]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \program_counter_q[4]_i_2 
       (.I0(\program_counter_q_reg[11]_0 [2]),
        .I1(\program_counter_q_reg[11]_0 [0]),
        .I2(\program_counter_q_reg[11]_0 [1]),
        .I3(\program_counter_q_reg[11]_0 [3]),
        .O(\program_counter_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[5]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [5]),
        .I1(\program_counter_q[5]_i_2_n_0 ),
        .I2(\program_counter_q_reg[7]_1 ),
        .I3(\program_counter_q_reg[7]_2 [4]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \program_counter_q[5]_i_2 
       (.I0(\program_counter_q_reg[11]_0 [3]),
        .I1(\program_counter_q_reg[11]_0 [1]),
        .I2(\program_counter_q_reg[11]_0 [0]),
        .I3(\program_counter_q_reg[11]_0 [2]),
        .I4(\program_counter_q_reg[11]_0 [4]),
        .O(\program_counter_q[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \program_counter_q[6]_i_1 
       (.I0(\program_counter_q_reg[11]_0 [6]),
        .I1(\program_counter_q[7]_i_6_n_0 ),
        .I2(\program_counter_q_reg[7]_1 ),
        .I3(\program_counter_q_reg[7]_2 [5]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \program_counter_q[7]_i_2 
       (.I0(\program_counter_q_reg[11]_0 [7]),
        .I1(\program_counter_q_reg[11]_0 [6]),
        .I2(\program_counter_q[7]_i_6_n_0 ),
        .I3(\program_counter_q_reg[7]_1 ),
        .I4(\program_counter_q_reg[7]_2 [6]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \program_counter_q[7]_i_6 
       (.I0(\program_counter_q_reg[11]_0 [4]),
        .I1(\program_counter_q_reg[11]_0 [2]),
        .I2(\program_counter_q_reg[11]_0 [0]),
        .I3(\program_counter_q_reg[11]_0 [1]),
        .I4(\program_counter_q_reg[11]_0 [3]),
        .I5(\program_counter_q_reg[11]_0 [5]),
        .O(\program_counter_q[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \program_counter_q[8]_i_2 
       (.I0(\program_counter_q_reg[11]_0 [6]),
        .I1(\program_counter_q[7]_i_6_n_0 ),
        .I2(\program_counter_q_reg[11]_0 [7]),
        .O(\program_counter_q_reg[6]_0 ));
  FDCE \program_counter_q_reg[0] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\program_counter_q_reg[0]_0 ),
        .Q(\program_counter_q_reg[11]_0 [0]));
  FDCE \program_counter_q_reg[10] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\program_counter_q[10]_i_1_n_0 ),
        .Q(program_counter_q));
  FDCE \program_counter_q_reg[11] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\program_counter_q_reg[11]_1 ),
        .Q(\program_counter_q_reg[11]_0 [10]));
  FDCE \program_counter_q_reg[1] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[1]),
        .Q(\program_counter_q_reg[11]_0 [1]));
  FDCE \program_counter_q_reg[2] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[2]),
        .Q(\program_counter_q_reg[11]_0 [2]));
  FDCE \program_counter_q_reg[3] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[3]),
        .Q(\program_counter_q_reg[11]_0 [3]));
  FDCE \program_counter_q_reg[4] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[4]),
        .Q(\program_counter_q_reg[11]_0 [4]));
  FDCE \program_counter_q_reg[5] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[5]),
        .Q(\program_counter_q_reg[11]_0 [5]));
  FDCE \program_counter_q_reg[6] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[6]),
        .Q(\program_counter_q_reg[11]_0 [6]));
  FDCE \program_counter_q_reg[7] 
       (.C(soundclk),
        .CE(p_0_in[0]),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(p_1_in[7]),
        .Q(\program_counter_q_reg[11]_0 [7]));
  FDCE \program_counter_q_reg[8] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\program_counter_q_reg[8]_2 ),
        .Q(\program_counter_q_reg[11]_0 [8]));
  FDCE \program_counter_q_reg[9] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\program_counter_q_reg[7]_0 ),
        .D(\program_counter_q_reg[9]_1 ),
        .Q(\program_counter_q_reg[11]_0 [9]));
endmodule

(* ORIG_REF_NAME = "t48_psw" *) 
module dkong_dkong_system_wrapper_0_0_t48_psw
   (psw_carry_s,
    psw_aux_carry_s,
    psw_f0_s,
    psw_bs_s,
    \sp_q_reg[2]_0 ,
    \sp_q_reg[1]_0 ,
    \sp_q_reg[0]_0 ,
    \psw_q_reg[3]_0 ,
    \psw_q_reg[3]_1 ,
    \psw_q_reg[3]_2 ,
    soundclk,
    \psw_q_reg[3]_3 ,
    \psw_q_reg[2]_0 ,
    \psw_q_reg[1]_0 ,
    \psw_q_reg[0]_0 ,
    \sp_q_reg[2]_1 ,
    \sp_q_reg[1]_1 ,
    \sp_q_reg[0]_1 ,
    \p1_q[7]_i_13 ,
    Q);
  output psw_carry_s;
  output psw_aux_carry_s;
  output psw_f0_s;
  output psw_bs_s;
  output \sp_q_reg[2]_0 ;
  output \sp_q_reg[1]_0 ;
  output \sp_q_reg[0]_0 ;
  output \psw_q_reg[3]_0 ;
  output \psw_q_reg[3]_1 ;
  input \psw_q_reg[3]_2 ;
  input soundclk;
  input \psw_q_reg[3]_3 ;
  input \psw_q_reg[2]_0 ;
  input \psw_q_reg[1]_0 ;
  input \psw_q_reg[0]_0 ;
  input \sp_q_reg[2]_1 ;
  input \sp_q_reg[1]_1 ;
  input \sp_q_reg[0]_1 ;
  input \p1_q[7]_i_13 ;
  input [1:0]Q;

  wire [1:0]Q;
  wire \p1_q[7]_i_13 ;
  wire psw_aux_carry_s;
  wire psw_bs_s;
  wire psw_carry_s;
  wire psw_f0_s;
  wire \psw_q_reg[0]_0 ;
  wire \psw_q_reg[1]_0 ;
  wire \psw_q_reg[2]_0 ;
  wire \psw_q_reg[3]_0 ;
  wire \psw_q_reg[3]_1 ;
  wire \psw_q_reg[3]_2 ;
  wire \psw_q_reg[3]_3 ;
  wire soundclk;
  wire \sp_q_reg[0]_0 ;
  wire \sp_q_reg[0]_1 ;
  wire \sp_q_reg[1]_0 ;
  wire \sp_q_reg[1]_1 ;
  wire \sp_q_reg[2]_0 ;
  wire \sp_q_reg[2]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p1_q[0]_i_12 
       (.I0(psw_carry_s),
        .I1(\p1_q[7]_i_13 ),
        .I2(Q[1]),
        .O(\psw_q_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p1_q[7]_i_35 
       (.I0(psw_carry_s),
        .I1(\p1_q[7]_i_13 ),
        .I2(Q[0]),
        .O(\psw_q_reg[3]_1 ));
  FDCE \psw_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\psw_q_reg[0]_0 ),
        .Q(psw_bs_s));
  FDCE \psw_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\psw_q_reg[1]_0 ),
        .Q(psw_f0_s));
  FDCE \psw_q_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\psw_q_reg[2]_0 ),
        .Q(psw_aux_carry_s));
  FDCE \psw_q_reg[3] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\psw_q_reg[3]_2 ),
        .Q(psw_carry_s));
  FDCE \sp_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\sp_q_reg[0]_1 ),
        .Q(\sp_q_reg[0]_0 ));
  FDCE \sp_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\sp_q_reg[1]_1 ),
        .Q(\sp_q_reg[1]_0 ));
  FDCE \sp_q_reg[2] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\psw_q_reg[3]_3 ),
        .D(\sp_q_reg[2]_1 ),
        .Q(\sp_q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "t48_timer" *) 
module dkong_dkong_system_wrapper_0_0_t48_timer
   (tim_of_s,
    t1_q_reg_0,
    \inc_sel_q_reg[1]_0 ,
    \inc_sel_q_reg[0]_0 ,
    \counter_q_reg[3]_0 ,
    Q,
    \inc_sel_q_reg[0]_1 ,
    \counter_q_reg[4]_0 ,
    \counter_q_reg[3]_1 ,
    overflow_q_reg_0,
    soundclk,
    \inc_sel_q_reg[0]_2 ,
    t1_q_reg_1,
    \inc_sel_q_reg[1]_1 ,
    \inc_sel_q_reg[0]_3 ,
    D,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[7]_1 ,
    tim_start_t_s,
    sfx_port,
    overflow_q_reg_1,
    E,
    \counter_q_reg[7]_2 );
  output tim_of_s;
  output t1_q_reg_0;
  output \inc_sel_q_reg[1]_0 ;
  output \inc_sel_q_reg[0]_0 ;
  output \counter_q_reg[3]_0 ;
  output [7:0]Q;
  output \inc_sel_q_reg[0]_1 ;
  output \counter_q_reg[4]_0 ;
  output \counter_q_reg[3]_1 ;
  input overflow_q_reg_0;
  input soundclk;
  input \inc_sel_q_reg[0]_2 ;
  input t1_q_reg_1;
  input \inc_sel_q_reg[1]_1 ;
  input \inc_sel_q_reg[0]_3 ;
  input [4:0]D;
  input [2:0]\counter_q_reg[7]_0 ;
  input \counter_q_reg[7]_1 ;
  input tim_start_t_s;
  input [0:0]sfx_port;
  input overflow_q_reg_1;
  input [0:0]E;
  input [0:0]\counter_q_reg[7]_2 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \counter_q_reg[3]_0 ;
  wire \counter_q_reg[3]_1 ;
  wire \counter_q_reg[4]_0 ;
  wire [2:0]\counter_q_reg[7]_0 ;
  wire \counter_q_reg[7]_1 ;
  wire [0:0]\counter_q_reg[7]_2 ;
  wire \inc_sel_q_reg[0]_0 ;
  wire \inc_sel_q_reg[0]_1 ;
  wire \inc_sel_q_reg[0]_2 ;
  wire \inc_sel_q_reg[0]_3 ;
  wire \inc_sel_q_reg[1]_0 ;
  wire \inc_sel_q_reg[1]_1 ;
  wire overflow_q1_out;
  wire overflow_q_i_5_n_0;
  wire overflow_q_reg_0;
  wire overflow_q_reg_1;
  wire [4:0]p_0_in__0;
  wire [7:2]p_0_in__1;
  wire [4:0]prescaler_q_reg;
  wire [0:0]sfx_port;
  wire soundclk;
  wire t1_q_reg_0;
  wire t1_q_reg_1;
  wire tim_of_s;
  wire tim_start_t_s;

  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \counter_q[2]_i_1 
       (.I0(\counter_q_reg[7]_0 [0]),
        .I1(\counter_q_reg[7]_1 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \counter_q[3]_i_1 
       (.I0(\counter_q_reg[7]_0 [1]),
        .I1(\counter_q_reg[7]_1 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter_q[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\counter_q_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \counter_q[5]_i_2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\counter_q_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \counter_q[7]_i_2 
       (.I0(\counter_q_reg[7]_0 [2]),
        .I1(\counter_q_reg[7]_1 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\counter_q_reg[3]_0 ),
        .O(p_0_in__1[7]));
  FDCE \counter_q_reg[0] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \counter_q_reg[1] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \counter_q_reg[2] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__1[2]),
        .Q(Q[2]));
  FDCE \counter_q_reg[3] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__1[3]),
        .Q(Q[3]));
  FDCE \counter_q_reg[4] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(D[2]),
        .Q(Q[4]));
  FDCE \counter_q_reg[5] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(D[3]),
        .Q(Q[5]));
  FDCE \counter_q_reg[6] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(D[4]),
        .Q(Q[6]));
  FDCE \counter_q_reg[7] 
       (.C(soundclk),
        .CE(\counter_q_reg[7]_2 ),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__1[7]),
        .Q(Q[7]));
  FDCE \inc_sel_q_reg[0] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(\inc_sel_q_reg[0]_3 ),
        .Q(\inc_sel_q_reg[0]_0 ));
  FDCE \inc_sel_q_reg[1] 
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(\inc_sel_q_reg[1]_1 ),
        .Q(\inc_sel_q_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    overflow_q_i_1
       (.I0(\inc_sel_q_reg[0]_1 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\counter_q_reg[3]_0 ),
        .I4(\counter_q_reg[7]_1 ),
        .O(overflow_q1_out));
  LUT6 #(
    .INIT(64'h8B88888800000000)) 
    overflow_q_i_2
       (.I0(overflow_q_i_5_n_0),
        .I1(\inc_sel_q_reg[0]_0 ),
        .I2(sfx_port),
        .I3(t1_q_reg_0),
        .I4(\inc_sel_q_reg[1]_0 ),
        .I5(overflow_q_reg_1),
        .O(\inc_sel_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    overflow_q_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\counter_q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    overflow_q_i_5
       (.I0(prescaler_q_reg[3]),
        .I1(prescaler_q_reg[0]),
        .I2(prescaler_q_reg[1]),
        .I3(prescaler_q_reg[2]),
        .I4(prescaler_q_reg[4]),
        .I5(\inc_sel_q_reg[1]_0 ),
        .O(overflow_q_i_5_n_0));
  FDCE overflow_q_reg
       (.C(soundclk),
        .CE(overflow_q_reg_0),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(overflow_q1_out),
        .Q(tim_of_s));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \prescaler_q[0]_i_1 
       (.I0(prescaler_q_reg[0]),
        .I1(tim_start_t_s),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \prescaler_q[1]_i_1 
       (.I0(prescaler_q_reg[1]),
        .I1(prescaler_q_reg[0]),
        .I2(tim_start_t_s),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \prescaler_q[2]_i_1 
       (.I0(prescaler_q_reg[0]),
        .I1(prescaler_q_reg[1]),
        .I2(prescaler_q_reg[2]),
        .I3(tim_start_t_s),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \prescaler_q[3]_i_1 
       (.I0(prescaler_q_reg[2]),
        .I1(prescaler_q_reg[1]),
        .I2(prescaler_q_reg[0]),
        .I3(prescaler_q_reg[3]),
        .I4(tim_start_t_s),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \prescaler_q[4]_i_2 
       (.I0(prescaler_q_reg[3]),
        .I1(prescaler_q_reg[0]),
        .I2(prescaler_q_reg[1]),
        .I3(prescaler_q_reg[2]),
        .I4(prescaler_q_reg[4]),
        .I5(tim_start_t_s),
        .O(p_0_in__0[4]));
  FDCE \prescaler_q_reg[0] 
       (.C(soundclk),
        .CE(E),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__0[0]),
        .Q(prescaler_q_reg[0]));
  FDCE \prescaler_q_reg[1] 
       (.C(soundclk),
        .CE(E),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__0[1]),
        .Q(prescaler_q_reg[1]));
  FDCE \prescaler_q_reg[2] 
       (.C(soundclk),
        .CE(E),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__0[2]),
        .Q(prescaler_q_reg[2]));
  FDCE \prescaler_q_reg[3] 
       (.C(soundclk),
        .CE(E),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__0[3]),
        .Q(prescaler_q_reg[3]));
  FDCE \prescaler_q_reg[4] 
       (.C(soundclk),
        .CE(E),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(p_0_in__0[4]),
        .Q(prescaler_q_reg[4]));
  FDCE t1_q_reg
       (.C(soundclk),
        .CE(1'b1),
        .CLR(\inc_sel_q_reg[0]_2 ),
        .D(t1_q_reg_1),
        .Q(t1_q_reg_0));
endmodule

(* CHECK_LICENSE_TYPE = "tile_2n_banked_prom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "tile_2n_banked_prom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [3:0]douta;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [3:0]NLW_U0_doutb_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.105199 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "tile_2n_banked_prom.mem" *) 
  (* C_INIT_FILE_NAME = "tile_2n_banked_prom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "4" *) 
  (* C_READ_WIDTH_B = "4" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "4" *) 
  (* C_WRITE_WIDTH_B = "4" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[3:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[3:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "tile_3n_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "tile_3n_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "tile_3n_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "tile_3n_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "tile_3p_banked_rom,blk_mem_gen_v8_4_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "tile_3p_banked_rom" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
module dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [7:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "tile_3p_banked_rom.mem" *) 
  (* C_INIT_FILE_NAME = "tile_3p_banked_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[7:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "tilegen" *) 
module dkong_dkong_system_wrapper_0_0_tilegen
   (mem_reg,
    \htiming_reg[9] ,
    flip_ena_reg,
    vram_busy_reg_0,
    \tile_col_reg[3]_0 ,
    masterclk,
    Q,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    addra,
    mem_reg_0,
    \master_out[dmaster] ,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    A,
    mem_reg_8,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ,
    SR);
  output [10:0]mem_reg;
  output \htiming_reg[9] ;
  output [1:0]flip_ena_reg;
  output vram_busy_reg_0;
  output [3:0]\tile_col_reg[3]_0 ;
  input masterclk;
  input [1:0]Q;
  input [0:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [0:0]addra;
  input mem_reg_0;
  input [7:0]\master_out[dmaster] ;
  input [0:0]mem_reg_1;
  input mem_reg_2;
  input [9:0]mem_reg_3;
  input mem_reg_4;
  input [6:0]mem_reg_5;
  input [2:0]mem_reg_6;
  input mem_reg_7;
  input [2:0]A;
  input [7:0]mem_reg_8;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ;
  input [0:0]SR;

  wire [2:0]A;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]addra;
  wire [3:0]col_out;
  wire [1:0]flip_ena_reg;
  wire \htiming_reg[9] ;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire [10:0]mem_reg;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire mem_reg_2;
  wire [9:0]mem_reg_3;
  wire mem_reg_4;
  wire [6:0]mem_reg_5;
  wire [2:0]mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [0:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire p_3_in;
  wire prom_2e_i_10_n_0;
  wire prom_2e_i_7_n_0;
  wire prom_2e_i_8_n_0;
  wire prom_2e_i_9_n_0;
  wire \tile_col[3]_i_1_n_0 ;
  wire [3:0]\tile_col_reg[3]_0 ;
  wire [9:0]tileram_addr;
  wire tilerom_buf;
  wire \tilerom_buf_reg_n_0_[0][0] ;
  wire \tilerom_buf_reg_n_0_[0][1] ;
  wire \tilerom_buf_reg_n_0_[0][2] ;
  wire \tilerom_buf_reg_n_0_[0][3] ;
  wire \tilerom_buf_reg_n_0_[0][4] ;
  wire \tilerom_buf_reg_n_0_[0][5] ;
  wire \tilerom_buf_reg_n_0_[0][6] ;
  wire \tilerom_buf_reg_n_0_[0][7] ;
  wire \tilerom_buf_reg_n_0_[1][0] ;
  wire \tilerom_buf_reg_n_0_[1][1] ;
  wire \tilerom_buf_reg_n_0_[1][2] ;
  wire \tilerom_buf_reg_n_0_[1][3] ;
  wire \tilerom_buf_reg_n_0_[1][4] ;
  wire \tilerom_buf_reg_n_0_[1][5] ;
  wire \tilerom_buf_reg_n_0_[1][6] ;
  wire \tilerom_buf_reg_n_0_[1][7] ;
  wire [7:0]\tilerom_out[0]_1 ;
  wire [7:0]\tilerom_out[1]_0 ;
  wire vram_busy_i_1_n_0;
  wire vram_busy_reg_0;

  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    prom_2e_i_10
       (.I0(\tilerom_buf_reg_n_0_[0][0] ),
        .I1(\tilerom_buf_reg_n_0_[0][1] ),
        .I2(\tilerom_buf_reg_n_0_[0][2] ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ),
        .I4(\tilerom_buf_reg_n_0_[0][3] ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ),
        .O(prom_2e_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF417D)) 
    prom_2e_i_5
       (.I0(prom_2e_i_7_n_0),
        .I1(mem_reg_2),
        .I2(mem_reg_3[3]),
        .I3(prom_2e_i_8_n_0),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [0]),
        .O(flip_ena_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BE82)) 
    prom_2e_i_6
       (.I0(prom_2e_i_9_n_0),
        .I1(mem_reg_2),
        .I2(mem_reg_3[3]),
        .I3(prom_2e_i_10_n_0),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram [0]),
        .O(flip_ena_reg[0]));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    prom_2e_i_7
       (.I0(\tilerom_buf_reg_n_0_[1][6] ),
        .I1(\tilerom_buf_reg_n_0_[1][7] ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ),
        .I3(\tilerom_buf_reg_n_0_[1][4] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ),
        .I5(\tilerom_buf_reg_n_0_[1][5] ),
        .O(prom_2e_i_7_n_0));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    prom_2e_i_8
       (.I0(\tilerom_buf_reg_n_0_[1][2] ),
        .I1(\tilerom_buf_reg_n_0_[1][3] ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ),
        .I3(\tilerom_buf_reg_n_0_[1][0] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ),
        .I5(\tilerom_buf_reg_n_0_[1][1] ),
        .O(prom_2e_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    prom_2e_i_9
       (.I0(\tilerom_buf_reg_n_0_[0][4] ),
        .I1(\tilerom_buf_reg_n_0_[0][5] ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0 ),
        .I3(\tilerom_buf_reg_n_0_[0][6] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1 ),
        .I5(\tilerom_buf_reg_n_0_[0][7] ),
        .O(prom_2e_i_9_n_0));
  (* CHECK_LICENSE_TYPE = "tile_2n_banked_prom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_tile_2n_banked_prom prom_2n
       (.addra({Q,tileram_addr[9:7],tileram_addr[4:0]}),
        .clka(masterclk),
        .douta(col_out),
        .ena(1'b1));
  (* CHECK_LICENSE_TYPE = "tile_3n_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_tile_3n_banked_rom rom_3n
       (.addra({Q,addra,mem_reg}),
        .clka(masterclk),
        .douta(\tilerom_out[0]_1 ),
        .ena(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ));
  (* CHECK_LICENSE_TYPE = "tile_3p_banked_rom,blk_mem_gen_v8_4_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
  dkong_dkong_system_wrapper_0_0_tile_3p_banked_rom rom_3p
       (.addra({Q,addra,mem_reg}),
        .clka(masterclk),
        .douta(\tilerom_out[1]_0 ),
        .ena(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    rom_3p_i_2
       (.I0(mem_reg_2),
        .I1(mem_reg_8[2]),
        .O(mem_reg[2]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_3p_i_3
       (.I0(mem_reg_2),
        .I1(mem_reg_8[1]),
        .O(mem_reg[1]));
  LUT2 #(
    .INIT(4'h6)) 
    rom_3p_i_4
       (.I0(mem_reg_2),
        .I1(mem_reg_8[0]),
        .O(mem_reg[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \tile_col[3]_i_1 
       (.I0(mem_reg_3[3]),
        .I1(mem_reg_3[2]),
        .I2(mem_reg_3[1]),
        .O(\tile_col[3]_i_1_n_0 ));
  FDRE \tile_col_reg[0] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[0]),
        .Q(\tile_col_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \tile_col_reg[1] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[1]),
        .Q(\tile_col_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \tile_col_reg[2] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[2]),
        .Q(\tile_col_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \tile_col_reg[3] 
       (.C(masterclk),
        .CE(\tile_col[3]_i_1_n_0 ),
        .D(col_out[3]),
        .Q(\tile_col_reg[3]_0 [3]),
        .R(1'b0));
  dkong_dkong_system_wrapper_0_0_ram__parameterized0 tileram
       (.A(A),
        .addra({tileram_addr[9:7],tileram_addr[4:0]}),
        .\htiming_reg[9] (\htiming_reg[9] ),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg_0(mem_reg[10:3]),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_3[9:4]),
        .mem_reg_5(mem_reg_4),
        .mem_reg_6(mem_reg_5),
        .mem_reg_7(mem_reg_6),
        .mem_reg_8(mem_reg_7),
        .mem_reg_9(mem_reg_8[7:3]));
  LUT4 #(
    .INIT(16'h0080)) 
    \tilerom_buf[0][7]_i_1 
       (.I0(mem_reg_3[1]),
        .I1(mem_reg_3[2]),
        .I2(mem_reg_3[3]),
        .I3(mem_reg_3[0]),
        .O(tilerom_buf));
  FDRE \tilerom_buf_reg[0][0] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [0]),
        .Q(\tilerom_buf_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][1] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [1]),
        .Q(\tilerom_buf_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][2] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [2]),
        .Q(\tilerom_buf_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][3] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [3]),
        .Q(\tilerom_buf_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][4] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [4]),
        .Q(\tilerom_buf_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][5] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [5]),
        .Q(\tilerom_buf_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][6] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [6]),
        .Q(\tilerom_buf_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[0][7] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[0]_1 [7]),
        .Q(\tilerom_buf_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][0] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [0]),
        .Q(\tilerom_buf_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][1] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [1]),
        .Q(\tilerom_buf_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][2] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [2]),
        .Q(\tilerom_buf_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][3] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [3]),
        .Q(\tilerom_buf_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][4] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [4]),
        .Q(\tilerom_buf_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][5] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [5]),
        .Q(\tilerom_buf_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][6] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [6]),
        .Q(\tilerom_buf_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \tilerom_buf_reg[1][7] 
       (.C(masterclk),
        .CE(tilerom_buf),
        .D(\tilerom_out[1]_0 [7]),
        .Q(\tilerom_buf_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF8F)) 
    vram_busy_i_1
       (.I0(p_3_in),
        .I1(mem_reg_3[2]),
        .I2(mem_reg_3[9]),
        .I3(vram_busy_reg_0),
        .O(vram_busy_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    vram_busy_i_2
       (.I0(mem_reg_3[7]),
        .I1(mem_reg_3[6]),
        .I2(mem_reg_3[4]),
        .I3(mem_reg_3[5]),
        .O(p_3_in));
  FDRE vram_busy_reg
       (.C(masterclk),
        .CE(1'b1),
        .D(vram_busy_i_1_n_0),
        .Q(vram_busy_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "tv80_core" *) 
module dkong_dkong_system_wrapper_0_0_tv80_core
   (BusAck_reg_0,
    BusAck_reg_rep_0,
    cpuclk_d_reg,
    \m_obus_reg[addr][0] ,
    \m_obus_reg[addr][1] ,
    cpuclk_d_reg_0,
    \m_obus_reg[rdn] ,
    rst_n_0,
    \m_obus_reg[addr][14] ,
    \m_obus_reg[addr][8] ,
    \m_obus_reg[addr][7] ,
    wr_n_reg,
    \rom_bank_sel_reg[0] ,
    \dout_reg[7]_0 ,
    \rom_bank_sel_reg[0]_0 ,
    \rom_bank_sel_reg[0]_1 ,
    \rom_bank_sel_reg[0]_2 ,
    \IR_reg[5]_0 ,
    dma_rdy_reg,
    \tstate_reg[1]_0 ,
    E,
    \mcycle_reg[0]_rep_0 ,
    \mcycle_reg[0]_rep_1 ,
    \A_reg[10]_0 ,
    WEA,
    \A_reg[10]_1 ,
    \A_reg[3]_0 ,
    \A_reg[6]_0 ,
    \cref_reg[1] ,
    \m_obus_reg[dmaster][0] ,
    \cref_reg[0] ,
    \rom_bank_sel_reg[0]_3 ,
    \master_out[dmaster] ,
    \dout_reg[0]_0 ,
    \sfx_port_reg[5] ,
    \m_obus_reg[addr][3] ,
    \m_obus_reg[addr][4] ,
    \sfx_port_reg[4] ,
    \sfx_port_reg[3] ,
    \sfx_port_reg[2] ,
    \dout_reg[0]_1 ,
    \sfx_port_reg[0] ,
    \A_reg[8]_0 ,
    wr_n_reg_0,
    \tstate_reg[1]_1 ,
    \htiming_reg[1] ,
    \m_obus_reg[addr][1]_0 ,
    \m_obus_reg[wrn] ,
    \m_obus_reg[addr][2] ,
    \htiming_reg[1]_0 ,
    dma_cnt,
    \A_reg[0]_0 ,
    \m_obus_reg[addr][1]_1 ,
    \m_obus_reg[addr][3]_0 ,
    cpu_wait_reg,
    \slave_shared_master_bus[rdn] ,
    \htiming_reg[1]_1 ,
    \m_obus_reg[addr][3]_1 ,
    ADDRARDADDR,
    debug_enables,
    wr_n_reg_1,
    wr_n_reg_2,
    \A_reg[8]_1 ,
    \m_obus_reg[addr][10] ,
    D,
    \m_obus_reg[addr][13] ,
    addra,
    \m_obus_reg[addr][15] ,
    \A_reg[0]_1 ,
    \m_obus_reg[addr][7]_0 ,
    \m_obus_reg[addr][3]_2 ,
    \m_obus_reg[addr][7]_1 ,
    \m_obus_reg[addr][1]_2 ,
    \A_reg[5]_0 ,
    \m_obus_reg[rdn]_0 ,
    \m_obus_reg[addr][0]_0 ,
    \A_reg[1]_0 ,
    outreg,
    debug_cpu_sig,
    \in2_reg[7] ,
    \A_reg[14]_0 ,
    \m_obus_reg[dmaster][7] ,
    cpu_wait_reg_0,
    Q,
    \IR_reg[0]_rep__0_0 ,
    BusReq_s_reg_0,
    cpu_nmi,
    cpu_wait,
    \F_reg[7]_0 ,
    \dma_cnt_reg[2][13] ,
    cpuclk_d,
    mem_reg,
    \dma_master_bus[rdn] ,
    rdn_d_reg,
    \dma_master_bus[wrn] ,
    mem_reg_0,
    rst_n,
    \bgm_port_reg[4] ,
    \dma_addr_reg[3][15] ,
    \state[0]_i_2 ,
    \debug_ahi[7] ,
    \s_obus_reg[dslave][7] ,
    \cref_reg[1]_0 ,
    \bgm_port_reg[4]_0 ,
    sfx_port,
    crash_out,
    jump_out,
    walk_out,
    \dma_cnt_reg[0][13] ,
    cpu_clk_rise,
    \dma_addr_reg[0][7] ,
    \dma_cnt_reg[1][13] ,
    first_last__0,
    wrn_d,
    rdn_d,
    \dma_addr_reg[3][0] ,
    mem_reg_1,
    \di_reg_reg[0] ,
    \dma_slave_bus[dslave] ,
    \di_reg_reg[7] ,
    \di_reg_reg[1] ,
    \di_reg_reg[2] ,
    \di_reg_reg[3] ,
    \di_reg_reg[4] ,
    \di_reg_reg[5] ,
    \di_reg_reg[6] ,
    \di_reg_reg[7]_0 ,
    \debug_cpu_sig[5] ,
    \io_bus_reg[dslave][7] ,
    \io_bus_reg[dslave][4] ,
    \io_bus_reg[dslave][4]_0 ,
    \RegAddrB_r[2]_i_10_0 ,
    \ACC[1]_i_5 );
  output BusAck_reg_0;
  output BusAck_reg_rep_0;
  output cpuclk_d_reg;
  output \m_obus_reg[addr][0] ;
  output \m_obus_reg[addr][1] ;
  output cpuclk_d_reg_0;
  output \m_obus_reg[rdn] ;
  output rst_n_0;
  output \m_obus_reg[addr][14] ;
  output \m_obus_reg[addr][8] ;
  output \m_obus_reg[addr][7] ;
  output wr_n_reg;
  output \rom_bank_sel_reg[0] ;
  output [7:0]\dout_reg[7]_0 ;
  output \rom_bank_sel_reg[0]_0 ;
  output \rom_bank_sel_reg[0]_1 ;
  output \rom_bank_sel_reg[0]_2 ;
  output [2:0]\IR_reg[5]_0 ;
  output dma_rdy_reg;
  output \tstate_reg[1]_0 ;
  output [0:0]E;
  output \mcycle_reg[0]_rep_0 ;
  output \mcycle_reg[0]_rep_1 ;
  output \A_reg[10]_0 ;
  output [0:0]WEA;
  output [0:0]\A_reg[10]_1 ;
  output \A_reg[3]_0 ;
  output [4:0]\A_reg[6]_0 ;
  output \cref_reg[1] ;
  output \m_obus_reg[dmaster][0] ;
  output \cref_reg[0] ;
  output \rom_bank_sel_reg[0]_3 ;
  output [6:0]\master_out[dmaster] ;
  output \dout_reg[0]_0 ;
  output \sfx_port_reg[5] ;
  output \m_obus_reg[addr][3] ;
  output \m_obus_reg[addr][4] ;
  output \sfx_port_reg[4] ;
  output \sfx_port_reg[3] ;
  output \sfx_port_reg[2] ;
  output \dout_reg[0]_1 ;
  output \sfx_port_reg[0] ;
  output \A_reg[8]_0 ;
  output wr_n_reg_0;
  output \tstate_reg[1]_1 ;
  output [0:0]\htiming_reg[1] ;
  output \m_obus_reg[addr][1]_0 ;
  output \m_obus_reg[wrn] ;
  output \m_obus_reg[addr][2] ;
  output \htiming_reg[1]_0 ;
  output dma_cnt;
  output \A_reg[0]_0 ;
  output \m_obus_reg[addr][1]_1 ;
  output \m_obus_reg[addr][3]_0 ;
  output cpu_wait_reg;
  output \slave_shared_master_bus[rdn] ;
  output \htiming_reg[1]_1 ;
  output [0:0]\m_obus_reg[addr][3]_1 ;
  output [9:0]ADDRARDADDR;
  output [4:0]debug_enables;
  output wr_n_reg_1;
  output [0:0]wr_n_reg_2;
  output \A_reg[8]_1 ;
  output \m_obus_reg[addr][10] ;
  output [7:0]D;
  output \m_obus_reg[addr][13] ;
  output [5:0]addra;
  output \m_obus_reg[addr][15] ;
  output \A_reg[0]_1 ;
  output \m_obus_reg[addr][7]_0 ;
  output \m_obus_reg[addr][3]_2 ;
  output \m_obus_reg[addr][7]_1 ;
  output \m_obus_reg[addr][1]_2 ;
  output \A_reg[5]_0 ;
  output [0:0]\m_obus_reg[rdn]_0 ;
  output \m_obus_reg[addr][0]_0 ;
  output \A_reg[1]_0 ;
  output outreg;
  output [1:0]debug_cpu_sig;
  output [6:0]\in2_reg[7] ;
  output \A_reg[14]_0 ;
  output [7:0]\m_obus_reg[dmaster][7] ;
  output cpu_wait_reg_0;
  input [8:0]Q;
  input \IR_reg[0]_rep__0_0 ;
  input [0:0]BusReq_s_reg_0;
  input cpu_nmi;
  input cpu_wait;
  input [7:0]\F_reg[7]_0 ;
  input \dma_cnt_reg[2][13] ;
  input cpuclk_d;
  input mem_reg;
  input \dma_master_bus[rdn] ;
  input rdn_d_reg;
  input \dma_master_bus[wrn] ;
  input mem_reg_0;
  input rst_n;
  input [1:0]\bgm_port_reg[4] ;
  input [7:0]\dma_addr_reg[3][15] ;
  input \state[0]_i_2 ;
  input [15:0]\debug_ahi[7] ;
  input \s_obus_reg[dslave][7] ;
  input [1:0]\cref_reg[1]_0 ;
  input \bgm_port_reg[4]_0 ;
  input [3:0]sfx_port;
  input crash_out;
  input jump_out;
  input walk_out;
  input \dma_cnt_reg[0][13] ;
  input cpu_clk_rise;
  input \dma_addr_reg[0][7] ;
  input \dma_cnt_reg[1][13] ;
  input first_last__0;
  input wrn_d;
  input rdn_d;
  input \dma_addr_reg[3][0] ;
  input mem_reg_1;
  input \di_reg_reg[0] ;
  input [7:0]\dma_slave_bus[dslave] ;
  input [6:0]\di_reg_reg[7] ;
  input \di_reg_reg[1] ;
  input \di_reg_reg[2] ;
  input \di_reg_reg[3] ;
  input \di_reg_reg[4] ;
  input \di_reg_reg[5] ;
  input \di_reg_reg[6] ;
  input \di_reg_reg[7]_0 ;
  input \debug_cpu_sig[5] ;
  input [3:0]\io_bus_reg[dslave][7] ;
  input [4:0]\io_bus_reg[dslave][4] ;
  input [4:0]\io_bus_reg[dslave][4]_0 ;
  input \RegAddrB_r[2]_i_10_0 ;
  input \ACC[1]_i_5 ;

  wire [15:1]A0;
  wire \ACC[0]_i_1_n_0 ;
  wire \ACC[0]_i_3_n_0 ;
  wire \ACC[1]_i_1_n_0 ;
  wire \ACC[1]_i_3_n_0 ;
  wire \ACC[1]_i_5 ;
  wire \ACC[2]_i_1_n_0 ;
  wire \ACC[2]_i_3_n_0 ;
  wire \ACC[3]_i_1_n_0 ;
  wire \ACC[3]_i_3_n_0 ;
  wire \ACC[4]_i_1_n_0 ;
  wire \ACC[4]_i_3_n_0 ;
  wire \ACC[5]_i_1_n_0 ;
  wire \ACC[5]_i_3_n_0 ;
  wire \ACC[6]_i_16_n_0 ;
  wire \ACC[6]_i_17_n_0 ;
  wire \ACC[6]_i_18_n_0 ;
  wire \ACC[6]_i_19_n_0 ;
  wire \ACC[6]_i_1_n_0 ;
  wire \ACC[6]_i_20_n_0 ;
  wire \ACC[6]_i_21_n_0 ;
  wire \ACC[6]_i_3_n_0 ;
  wire \ACC[7]_i_12_n_0 ;
  wire \ACC[7]_i_1_n_0 ;
  wire \ACC[7]_i_26_n_0 ;
  wire \ACC[7]_i_27_n_0 ;
  wire \ACC[7]_i_28_n_0 ;
  wire \ACC[7]_i_29_n_0 ;
  wire \ACC[7]_i_2_n_0 ;
  wire \ACC[7]_i_30_n_0 ;
  wire \ACC[7]_i_3_n_0 ;
  wire \ACC[7]_i_4_n_0 ;
  wire \ACC[7]_i_5_n_0 ;
  wire \ACC[7]_i_7_n_0 ;
  wire \ACC[7]_i_8_n_0 ;
  wire \ACC_reg[6]_i_13_n_2 ;
  wire \ACC_reg[6]_i_13_n_3 ;
  wire \ACC_reg[6]_i_15_n_1 ;
  wire \ACC_reg[6]_i_15_n_2 ;
  wire \ACC_reg[6]_i_15_n_3 ;
  wire \ACC_reg[7]_i_22_n_1 ;
  wire \ACC_reg[7]_i_22_n_2 ;
  wire \ACC_reg[7]_i_22_n_3 ;
  wire \ACC_reg_n_0_[0] ;
  wire \ACC_reg_n_0_[1] ;
  wire \ACC_reg_n_0_[2] ;
  wire \ACC_reg_n_0_[3] ;
  wire \ACC_reg_n_0_[4] ;
  wire \ACC_reg_n_0_[5] ;
  wire \ACC_reg_n_0_[6] ;
  wire \ACC_reg_n_0_[7] ;
  wire [9:0]ADDRARDADDR;
  wire [3:0]ALU_Op_r;
  wire \ALU_Op_r[0]_i_10_n_0 ;
  wire \ALU_Op_r[0]_i_11_n_0 ;
  wire \ALU_Op_r[0]_i_12_n_0 ;
  wire \ALU_Op_r[0]_i_13_n_0 ;
  wire \ALU_Op_r[0]_i_14_n_0 ;
  wire \ALU_Op_r[0]_i_1_n_0 ;
  wire \ALU_Op_r[0]_i_3_n_0 ;
  wire \ALU_Op_r[0]_i_4_n_0 ;
  wire \ALU_Op_r[0]_i_6_n_0 ;
  wire \ALU_Op_r[0]_i_7_n_0 ;
  wire \ALU_Op_r[0]_i_8_n_0 ;
  wire \ALU_Op_r[0]_i_9_n_0 ;
  wire \ALU_Op_r[1]_i_10_n_0 ;
  wire \ALU_Op_r[1]_i_11_n_0 ;
  wire \ALU_Op_r[1]_i_12_n_0 ;
  wire \ALU_Op_r[1]_i_13_n_0 ;
  wire \ALU_Op_r[1]_i_14_n_0 ;
  wire \ALU_Op_r[1]_i_1_n_0 ;
  wire \ALU_Op_r[1]_i_2_n_0 ;
  wire \ALU_Op_r[1]_i_3_n_0 ;
  wire \ALU_Op_r[1]_i_4_n_0 ;
  wire \ALU_Op_r[1]_i_5_n_0 ;
  wire \ALU_Op_r[1]_i_6_n_0 ;
  wire \ALU_Op_r[1]_i_7_n_0 ;
  wire \ALU_Op_r[1]_i_8_n_0 ;
  wire \ALU_Op_r[1]_i_9_n_0 ;
  wire \ALU_Op_r[2]_i_10_n_0 ;
  wire \ALU_Op_r[2]_i_11_n_0 ;
  wire \ALU_Op_r[2]_i_12_n_0 ;
  wire \ALU_Op_r[2]_i_1_n_0 ;
  wire \ALU_Op_r[2]_i_3_n_0 ;
  wire \ALU_Op_r[2]_i_4_n_0 ;
  wire \ALU_Op_r[2]_i_7_n_0 ;
  wire \ALU_Op_r[2]_i_8_n_0 ;
  wire \ALU_Op_r[2]_i_9_n_0 ;
  wire \ALU_Op_r[3]_i_1_n_0 ;
  wire \ALU_Op_r[3]_i_2_n_0 ;
  wire \ALU_Op_r[3]_i_3_n_0 ;
  wire \ALU_Op_r[3]_i_4_n_0 ;
  wire \ALU_Op_r[3]_i_5_n_0 ;
  wire \ALU_Op_r[3]_i_6_n_0 ;
  wire \ALU_Op_r_reg[0]_i_2_n_0 ;
  wire \ALU_Op_r_reg[0]_i_5_n_0 ;
  wire \ALU_Op_r_reg[2]_i_2_n_0 ;
  wire \ALU_Op_r_reg[2]_i_5_n_0 ;
  wire \ALU_Op_r_reg[2]_i_6_n_0 ;
  wire [3:1]ALU_Q;
  wire \A[0]_i_5_n_0 ;
  wire \A[10]_i_4_n_0 ;
  wire \A[11]_i_4_n_0 ;
  wire \A[12]_i_4_n_0 ;
  wire \A[13]_i_4_n_0 ;
  wire \A[14]_i_5_n_0 ;
  wire \A[15]_i_10_n_0 ;
  wire \A[15]_i_11_n_0 ;
  wire \A[15]_i_12_n_0 ;
  wire \A[15]_i_16_n_0 ;
  wire \A[15]_i_17_n_0 ;
  wire \A[15]_i_18_n_0 ;
  wire \A[15]_i_19_n_0 ;
  wire \A[15]_i_21_n_0 ;
  wire \A[15]_i_22_n_0 ;
  wire \A[15]_i_23_n_0 ;
  wire \A[15]_i_24_n_0 ;
  wire \A[15]_i_25_n_0 ;
  wire \A[15]_i_4_n_0 ;
  wire \A[15]_i_6_n_0 ;
  wire \A[15]_i_8_n_0 ;
  wire \A[1]_i_3_n_0 ;
  wire \A[2]_i_4_n_0 ;
  wire \A[3]_i_4_n_0 ;
  wire \A[4]_i_4_n_0 ;
  wire \A[5]_i_4_n_0 ;
  wire \A[6]_i_4_n_0 ;
  wire \A[6]_i_5_n_0 ;
  wire \A[7]_i_4_n_0 ;
  wire \A[8]_i_4_n_0 ;
  wire \A[9]_i_5_n_0 ;
  wire \A_reg[0]_0 ;
  wire \A_reg[0]_1 ;
  wire \A_reg[10]_0 ;
  wire [0:0]\A_reg[10]_1 ;
  wire \A_reg[12]_i_7_n_0 ;
  wire \A_reg[12]_i_7_n_1 ;
  wire \A_reg[12]_i_7_n_2 ;
  wire \A_reg[12]_i_7_n_3 ;
  wire \A_reg[14]_0 ;
  wire \A_reg[15]_i_15_n_2 ;
  wire \A_reg[15]_i_15_n_3 ;
  wire \A_reg[15]_i_20_n_0 ;
  wire \A_reg[1]_0 ;
  wire \A_reg[3]_0 ;
  wire \A_reg[4]_i_7_n_0 ;
  wire \A_reg[4]_i_7_n_1 ;
  wire \A_reg[4]_i_7_n_2 ;
  wire \A_reg[4]_i_7_n_3 ;
  wire \A_reg[5]_0 ;
  wire [4:0]\A_reg[6]_0 ;
  wire \A_reg[8]_0 ;
  wire \A_reg[8]_1 ;
  wire \A_reg[8]_i_7_n_0 ;
  wire \A_reg[8]_i_7_n_1 ;
  wire \A_reg[8]_i_7_n_2 ;
  wire \A_reg[8]_i_7_n_3 ;
  wire [2:0]AddrC;
  wire Alternate_i_1_n_0;
  wire Alternate_i_2_n_0;
  wire Alternate_i_3_n_0;
  wire Alternate_reg_n_0;
  wire Ap;
  wire \Ap[7]_i_3_n_0 ;
  wire \Ap_reg_n_0_[0] ;
  wire \Ap_reg_n_0_[1] ;
  wire \Ap_reg_n_0_[2] ;
  wire \Ap_reg_n_0_[3] ;
  wire \Ap_reg_n_0_[4] ;
  wire \Ap_reg_n_0_[5] ;
  wire \Ap_reg_n_0_[6] ;
  wire \Ap_reg_n_0_[7] ;
  wire Arith16;
  wire Arith16_r;
  wire Arith16_r_i_2_n_0;
  wire Auto_Wait_t1;
  wire Auto_Wait_t1_reg_n_0;
  wire Auto_Wait_t2;
  wire Auto_Wait_t20;
  wire [15:1]B;
  wire BTR_r;
  wire BTR_r_i_1_n_0;
  wire BTR_r_i_2_n_0;
  wire BTR_r_i_4_n_0;
  wire BTR_r_reg_n_0;
  wire [7:0]BusA;
  wire \BusA[7]_i_2_n_0 ;
  wire \BusA[7]_i_3_n_0 ;
  wire \BusA_reg_n_0_[0] ;
  wire \BusA_reg_n_0_[1] ;
  wire \BusA_reg_n_0_[2] ;
  wire \BusA_reg_n_0_[3] ;
  wire \BusA_reg_n_0_[4] ;
  wire \BusA_reg_n_0_[5] ;
  wire \BusA_reg_n_0_[6] ;
  wire \BusA_reg_n_0_[7] ;
  wire BusAck_i_1_n_0;
  wire BusAck_reg_0;
  wire BusAck_reg_rep_0;
  wire BusAck_rep_i_1_n_0;
  wire [7:0]BusB;
  wire \BusB[0]_i_2_n_0 ;
  wire \BusB[0]_i_3_n_0 ;
  wire \BusB[0]_i_4_n_0 ;
  wire \BusB[1]_i_2_n_0 ;
  wire \BusB[1]_i_3_n_0 ;
  wire \BusB[1]_i_4_n_0 ;
  wire \BusB[2]_i_2_n_0 ;
  wire \BusB[2]_i_3_n_0 ;
  wire \BusB[2]_i_4_n_0 ;
  wire \BusB[3]_i_2_n_0 ;
  wire \BusB[3]_i_3_n_0 ;
  wire \BusB[3]_i_4_n_0 ;
  wire \BusB[4]_i_2_n_0 ;
  wire \BusB[4]_i_3_n_0 ;
  wire \BusB[4]_i_4_n_0 ;
  wire \BusB[5]_i_2_n_0 ;
  wire \BusB[5]_i_3_n_0 ;
  wire \BusB[5]_i_4_n_0 ;
  wire \BusB[6]_i_2_n_0 ;
  wire \BusB[6]_i_3_n_0 ;
  wire \BusB[6]_i_4_n_0 ;
  wire \BusB[7]_i_10_n_0 ;
  wire \BusB[7]_i_11_n_0 ;
  wire \BusB[7]_i_12_n_0 ;
  wire \BusB[7]_i_13_n_0 ;
  wire \BusB[7]_i_14_n_0 ;
  wire \BusB[7]_i_15_n_0 ;
  wire \BusB[7]_i_16_n_0 ;
  wire \BusB[7]_i_17_n_0 ;
  wire \BusB[7]_i_18_n_0 ;
  wire \BusB[7]_i_21_n_0 ;
  wire \BusB[7]_i_22_n_0 ;
  wire \BusB[7]_i_23_n_0 ;
  wire \BusB[7]_i_24_n_0 ;
  wire \BusB[7]_i_25_n_0 ;
  wire \BusB[7]_i_26_n_0 ;
  wire \BusB[7]_i_27_n_0 ;
  wire \BusB[7]_i_28_n_0 ;
  wire \BusB[7]_i_29_n_0 ;
  wire \BusB[7]_i_2_n_0 ;
  wire \BusB[7]_i_30_n_0 ;
  wire \BusB[7]_i_31_n_0 ;
  wire \BusB[7]_i_32_n_0 ;
  wire \BusB[7]_i_33_n_0 ;
  wire \BusB[7]_i_34_n_0 ;
  wire \BusB[7]_i_35_n_0 ;
  wire \BusB[7]_i_36_n_0 ;
  wire \BusB[7]_i_37_n_0 ;
  wire \BusB[7]_i_3_n_0 ;
  wire \BusB[7]_i_5_n_0 ;
  wire \BusB[7]_i_6_n_0 ;
  wire \BusB[7]_i_9_n_0 ;
  wire \BusB_reg[7]_i_19_n_0 ;
  wire \BusB_reg_n_0_[0] ;
  wire \BusB_reg_n_0_[1] ;
  wire \BusB_reg_n_0_[2] ;
  wire \BusB_reg_n_0_[3] ;
  wire \BusB_reg_n_0_[4] ;
  wire \BusB_reg_n_0_[5] ;
  wire \BusB_reg_n_0_[6] ;
  wire \BusB_reg_n_0_[7] ;
  wire BusReq_s;
  wire [0:0]BusReq_s_reg_0;
  wire Call;
  wire [7:0]D;
  wire [0:0]E;
  wire ExchangeAF;
  wire \F[0]_i_10_n_0 ;
  wire \F[0]_i_11_n_0 ;
  wire \F[0]_i_14_n_0 ;
  wire \F[0]_i_1_n_0 ;
  wire \F[0]_i_2_n_0 ;
  wire \F[0]_i_3_n_0 ;
  wire \F[0]_i_4_n_0 ;
  wire \F[0]_i_6_n_0 ;
  wire \F[0]_i_8_n_0 ;
  wire \F[0]_i_9_n_0 ;
  wire \F[1]_i_1_n_0 ;
  wire \F[1]_i_2_n_0 ;
  wire \F[1]_i_3_n_0 ;
  wire \F[1]_i_4_n_0 ;
  wire \F[2]_i_10_n_0 ;
  wire \F[2]_i_11_n_0 ;
  wire \F[2]_i_12_n_0 ;
  wire \F[2]_i_13_n_0 ;
  wire \F[2]_i_14_n_0 ;
  wire \F[2]_i_15_n_0 ;
  wire \F[2]_i_16_n_0 ;
  wire \F[2]_i_17_n_0 ;
  wire \F[2]_i_18_n_0 ;
  wire \F[2]_i_1_n_0 ;
  wire \F[2]_i_20_n_0 ;
  wire \F[2]_i_21_n_0 ;
  wire \F[2]_i_22_n_0 ;
  wire \F[2]_i_23_n_0 ;
  wire \F[2]_i_24_n_0 ;
  wire \F[2]_i_25_n_0 ;
  wire \F[2]_i_27_n_0 ;
  wire \F[2]_i_28_n_0 ;
  wire \F[2]_i_29_n_0 ;
  wire \F[2]_i_2_n_0 ;
  wire \F[2]_i_30_n_0 ;
  wire \F[2]_i_31_n_0 ;
  wire \F[2]_i_32_n_0 ;
  wire \F[2]_i_3_n_0 ;
  wire \F[2]_i_4_n_0 ;
  wire \F[2]_i_5_n_0 ;
  wire \F[2]_i_6_n_0 ;
  wire \F[2]_i_7_n_0 ;
  wire \F[2]_i_8_n_0 ;
  wire \F[3]_i_1_n_0 ;
  wire \F[3]_i_2_n_0 ;
  wire \F[3]_i_3_n_0 ;
  wire \F[3]_i_4_n_0 ;
  wire \F[3]_i_6_n_0 ;
  wire \F[3]_i_7_n_0 ;
  wire \F[4]_i_1_n_0 ;
  wire \F[4]_i_2_n_0 ;
  wire \F[4]_i_3_n_0 ;
  wire \F[4]_i_5_n_0 ;
  wire \F[4]_i_6_n_0 ;
  wire \F[4]_i_7_n_0 ;
  wire \F[4]_i_8_n_0 ;
  wire \F[5]_i_11_n_0 ;
  wire \F[5]_i_12_n_0 ;
  wire \F[5]_i_13_n_0 ;
  wire \F[5]_i_1_n_0 ;
  wire \F[5]_i_2_n_0 ;
  wire \F[5]_i_3_n_0 ;
  wire \F[5]_i_4_n_0 ;
  wire \F[5]_i_5_n_0 ;
  wire \F[5]_i_6_n_0 ;
  wire \F[5]_i_7_n_0 ;
  wire \F[5]_i_9_n_0 ;
  wire \F[6]_i_1_n_0 ;
  wire \F[6]_i_2_n_0 ;
  wire \F[6]_i_3_n_0 ;
  wire \F[6]_i_4_n_0 ;
  wire \F[6]_i_6_n_0 ;
  wire \F[6]_i_7_n_0 ;
  wire \F[6]_i_8_n_0 ;
  wire \F[6]_i_9_n_0 ;
  wire \F[7]_i_11_n_0 ;
  wire \F[7]_i_12_n_0 ;
  wire \F[7]_i_1_n_0 ;
  wire \F[7]_i_2_n_0 ;
  wire \F[7]_i_3_n_0 ;
  wire \F[7]_i_4_n_0 ;
  wire \F[7]_i_5_n_0 ;
  wire \F[7]_i_6_n_0 ;
  wire \F[7]_i_7_n_0 ;
  wire \F[7]_i_8_n_0 ;
  wire \F[7]_i_9_n_0 ;
  wire \F_reg[0]_i_5_n_0 ;
  wire \F_reg[2]_i_9_n_0 ;
  wire \F_reg[3]_i_5_n_0 ;
  wire \F_reg[4]_i_4_n_0 ;
  wire \F_reg[5]_i_10_n_0 ;
  wire [7:0]\F_reg[7]_0 ;
  wire \F_reg[7]_i_10_n_0 ;
  wire \F_reg_n_0_[0] ;
  wire \F_reg_n_0_[1] ;
  wire \F_reg_n_0_[2] ;
  wire \F_reg_n_0_[3] ;
  wire \F_reg_n_0_[4] ;
  wire \F_reg_n_0_[5] ;
  wire \F_reg_n_0_[6] ;
  wire \F_reg_n_0_[7] ;
  wire [7:0]Fp;
  wire Halt;
  wire Halt_FF;
  wire Halt_FF_i_1_n_0;
  wire Halt_FF_i_4_n_0;
  wire Halt_FF_reg_n_0;
  wire I;
  wire IR;
  wire \IR[0]_i_1_n_0 ;
  wire \IR[0]_rep_i_1__0_n_0 ;
  wire \IR[0]_rep_i_1_n_0 ;
  wire \IR[1]_i_1_n_0 ;
  wire \IR[2]_i_1_n_0 ;
  wire \IR[3]_i_1_n_0 ;
  wire \IR[4]_i_1_n_0 ;
  wire \IR[5]_i_1_n_0 ;
  wire \IR[6]_i_1_n_0 ;
  wire \IR[7]_i_2_n_0 ;
  wire \IR[7]_i_3_n_0 ;
  wire \IR[7]_i_4_n_0 ;
  wire \IR_reg[0]_rep__0_0 ;
  wire \IR_reg[0]_rep__0_n_0 ;
  wire \IR_reg[0]_rep_n_0 ;
  wire [2:0]\IR_reg[5]_0 ;
  wire \IR_reg_n_0_[0] ;
  wire \IR_reg_n_0_[1] ;
  wire \IR_reg_n_0_[2] ;
  wire \IR_reg_n_0_[6] ;
  wire \IR_reg_n_0_[7] ;
  wire ISet;
  wire \ISet[0]_i_1_n_0 ;
  wire \ISet[1]_i_1_n_0 ;
  wire \ISet[1]_i_5_n_0 ;
  wire \ISet[1]_i_6_n_0 ;
  wire \ISet_reg_n_0_[0] ;
  wire \ISet_reg_n_0_[1] ;
  wire \I[7]_i_2_n_0 ;
  wire \I[7]_i_3_n_0 ;
  wire \I[7]_i_4_n_0 ;
  wire \I[7]_i_5_n_0 ;
  wire \I[7]_i_6_n_0 ;
  wire I_BT;
  wire I_CPL;
  wire I_INRC;
  wire I_RLD;
  wire I_RRD;
  wire I_SCF;
  wire \I_reg_n_0_[0] ;
  wire \I_reg_n_0_[1] ;
  wire \I_reg_n_0_[2] ;
  wire \I_reg_n_0_[3] ;
  wire \I_reg_n_0_[4] ;
  wire \I_reg_n_0_[5] ;
  wire \I_reg_n_0_[6] ;
  wire IncDecZ22_out;
  wire IncDecZ_i_10_n_0;
  wire IncDecZ_i_11_n_0;
  wire IncDecZ_i_12_n_0;
  wire IncDecZ_i_13_n_0;
  wire IncDecZ_i_14_n_0;
  wire IncDecZ_i_16_n_0;
  wire IncDecZ_i_17_n_0;
  wire IncDecZ_i_18_n_0;
  wire IncDecZ_i_19_n_0;
  wire IncDecZ_i_20_n_0;
  wire IncDecZ_i_21_n_0;
  wire IncDecZ_i_22_n_0;
  wire IncDecZ_i_23_n_0;
  wire IncDecZ_i_24_n_0;
  wire IncDecZ_i_2_n_0;
  wire IncDecZ_i_3_n_0;
  wire IncDecZ_i_7_n_0;
  wire IncDecZ_i_8_n_0;
  wire IncDecZ_reg_i_6_n_0;
  wire IncDecZ_reg_n_0;
  wire Inc_WZ;
  wire IntE_FF2_i_1_n_0;
  wire IntE_FF2_i_3_n_0;
  wire IntE_FF2_i_4_n_0;
  wire IntE_FF2_i_5_n_0;
  wire Jump;
  wire JumpE;
  wire JumpXY;
  wire LDSPHL;
  wire LDW;
  wire NMICycle_i_1_n_0;
  wire NMICycle_i_2_n_0;
  wire NMICycle_i_3_n_0;
  wire NMICycle_reg_n_0;
  wire NMI_s_i_1_n_0;
  wire NMI_s_reg_n_0;
  wire No_BTR;
  wire No_BTR0;
  wire Oldnmi_n;
  wire PC;
  wire [15:0]PC16;
  wire \PC[0]_i_15_n_0 ;
  wire \PC[0]_i_19_n_0 ;
  wire \PC[0]_i_20_n_0 ;
  wire \PC[0]_i_23_n_0 ;
  wire \PC[0]_i_25_n_0 ;
  wire \PC[0]_i_26_n_0 ;
  wire \PC[0]_i_27_n_0 ;
  wire \PC[0]_i_28_n_0 ;
  wire \PC[0]_i_30_n_0 ;
  wire \PC[0]_i_33_n_0 ;
  wire \PC[0]_i_34_n_0 ;
  wire \PC[0]_i_36_n_0 ;
  wire \PC[0]_i_37_n_0 ;
  wire \PC[0]_i_38_n_0 ;
  wire \PC[0]_i_39_n_0 ;
  wire \PC[0]_i_3_n_0 ;
  wire \PC[0]_i_40_n_0 ;
  wire \PC[0]_i_41_n_0 ;
  wire \PC[0]_i_42_n_0 ;
  wire \PC[0]_i_43_n_0 ;
  wire \PC[0]_i_44_n_0 ;
  wire \PC[0]_i_45_n_0 ;
  wire \PC[0]_i_46_n_0 ;
  wire \PC[0]_i_4_n_0 ;
  wire \PC[0]_i_5_n_0 ;
  wire \PC[0]_i_6_n_0 ;
  wire \PC[0]_i_7_n_0 ;
  wire \PC[0]_i_8_n_0 ;
  wire \PC[12]_i_10_n_0 ;
  wire \PC[12]_i_11_n_0 ;
  wire \PC[12]_i_12_n_0 ;
  wire \PC[12]_i_13_n_0 ;
  wire \PC[12]_i_14_n_0 ;
  wire \PC[12]_i_15_n_0 ;
  wire \PC[12]_i_16_n_0 ;
  wire \PC[12]_i_17_n_0 ;
  wire \PC[12]_i_18_n_0 ;
  wire \PC[12]_i_19_n_0 ;
  wire \PC[12]_i_20_n_0 ;
  wire \PC[12]_i_21_n_0 ;
  wire \PC[12]_i_6_n_0 ;
  wire \PC[12]_i_7_n_0 ;
  wire \PC[12]_i_9_n_0 ;
  wire \PC[4]_i_15_n_0 ;
  wire \PC[4]_i_18_n_0 ;
  wire \PC[4]_i_20_n_0 ;
  wire \PC[4]_i_21_n_0 ;
  wire \PC[4]_i_22_n_0 ;
  wire \PC[4]_i_23_n_0 ;
  wire \PC[4]_i_2_n_0 ;
  wire \PC[4]_i_3_n_0 ;
  wire \PC[4]_i_4_n_0 ;
  wire \PC[4]_i_5_n_0 ;
  wire \PC[8]_i_10_n_0 ;
  wire \PC[8]_i_11_n_0 ;
  wire \PC[8]_i_12_n_0 ;
  wire \PC[8]_i_13_n_0 ;
  wire \PC[8]_i_14_n_0 ;
  wire \PC[8]_i_15_n_0 ;
  wire \PC[8]_i_16_n_0 ;
  wire \PC[8]_i_17_n_0 ;
  wire \PC[8]_i_19_n_0 ;
  wire \PC[8]_i_20_n_0 ;
  wire \PC[8]_i_21_n_0 ;
  wire \PC[8]_i_22_n_0 ;
  wire \PC[8]_i_6_n_0 ;
  wire \PC[8]_i_7_n_0 ;
  wire \PC[8]_i_8_n_0 ;
  wire \PC[8]_i_9_n_0 ;
  wire \PC_reg[0]_i_29_n_0 ;
  wire \PC_reg[0]_i_29_n_1 ;
  wire \PC_reg[0]_i_29_n_2 ;
  wire \PC_reg[0]_i_29_n_3 ;
  wire \PC_reg[0]_i_35_n_0 ;
  wire \PC_reg[12]_i_8_n_1 ;
  wire \PC_reg[12]_i_8_n_2 ;
  wire \PC_reg[12]_i_8_n_3 ;
  wire \PC_reg[4]_i_12_n_0 ;
  wire \PC_reg[4]_i_12_n_1 ;
  wire \PC_reg[4]_i_12_n_2 ;
  wire \PC_reg[4]_i_12_n_3 ;
  wire \PC_reg[8]_i_18_n_0 ;
  wire \PC_reg[8]_i_18_n_1 ;
  wire \PC_reg[8]_i_18_n_2 ;
  wire \PC_reg[8]_i_18_n_3 ;
  wire \PC_reg_n_0_[0] ;
  wire \PC_reg_n_0_[1] ;
  wire \PC_reg_n_0_[2] ;
  wire \PC_reg_n_0_[3] ;
  wire \PC_reg_n_0_[4] ;
  wire \PC_reg_n_0_[5] ;
  wire \PC_reg_n_0_[6] ;
  wire \PC_reg_n_0_[7] ;
  wire [2:2]Pre_XY_F_M;
  wire \Pre_XY_F_M[0]_i_1_n_0 ;
  wire \Pre_XY_F_M[0]_i_2_n_0 ;
  wire \Pre_XY_F_M[1]_i_1_n_0 ;
  wire \Pre_XY_F_M[1]_i_2_n_0 ;
  wire \Pre_XY_F_M[1]_i_3_n_0 ;
  wire \Pre_XY_F_M[1]_i_4_n_0 ;
  wire \Pre_XY_F_M[2]_i_1_n_0 ;
  wire \Pre_XY_F_M_reg_n_0_[0] ;
  wire \Pre_XY_F_M_reg_n_0_[1] ;
  wire \Pre_XY_F_M_reg_n_0_[2] ;
  wire [1:0]Prefix;
  wire PreserveC;
  wire PreserveC_r;
  wire PreserveC_r_i_2_n_0;
  wire PreserveC_r_i_3_n_0;
  wire PreserveC_r_i_4_n_0;
  wire PreserveC_r_i_5_n_0;
  wire [8:0]Q;
  wire Read_To_Acc;
  wire [4:0]Read_To_Reg_r;
  wire \Read_To_Reg_r[0]_i_11_n_0 ;
  wire \Read_To_Reg_r[0]_i_12_n_0 ;
  wire \Read_To_Reg_r[0]_i_13_n_0 ;
  wire \Read_To_Reg_r[0]_i_14_n_0 ;
  wire \Read_To_Reg_r[0]_i_15_n_0 ;
  wire \Read_To_Reg_r[0]_i_1_n_0 ;
  wire \Read_To_Reg_r[0]_i_3_n_0 ;
  wire \Read_To_Reg_r[0]_i_4_n_0 ;
  wire \Read_To_Reg_r[0]_i_5_n_0 ;
  wire \Read_To_Reg_r[0]_i_6_n_0 ;
  wire \Read_To_Reg_r[0]_i_7_n_0 ;
  wire \Read_To_Reg_r[0]_i_9_n_0 ;
  wire \Read_To_Reg_r[1]_i_10_n_0 ;
  wire \Read_To_Reg_r[1]_i_12_n_0 ;
  wire \Read_To_Reg_r[1]_i_13_n_0 ;
  wire \Read_To_Reg_r[1]_i_14_n_0 ;
  wire \Read_To_Reg_r[1]_i_15_n_0 ;
  wire \Read_To_Reg_r[1]_i_16_n_0 ;
  wire \Read_To_Reg_r[1]_i_17_n_0 ;
  wire \Read_To_Reg_r[1]_i_1_n_0 ;
  wire \Read_To_Reg_r[1]_i_3_n_0 ;
  wire \Read_To_Reg_r[1]_i_4_n_0 ;
  wire \Read_To_Reg_r[1]_i_6_n_0 ;
  wire \Read_To_Reg_r[1]_i_7_n_0 ;
  wire \Read_To_Reg_r[1]_i_8_n_0 ;
  wire \Read_To_Reg_r[1]_i_9_n_0 ;
  wire \Read_To_Reg_r[2]_i_10_n_0 ;
  wire \Read_To_Reg_r[2]_i_11_n_0 ;
  wire \Read_To_Reg_r[2]_i_12_n_0 ;
  wire \Read_To_Reg_r[2]_i_13_n_0 ;
  wire \Read_To_Reg_r[2]_i_14_n_0 ;
  wire \Read_To_Reg_r[2]_i_15_n_0 ;
  wire \Read_To_Reg_r[2]_i_16_n_0 ;
  wire \Read_To_Reg_r[2]_i_17_n_0 ;
  wire \Read_To_Reg_r[2]_i_1_n_0 ;
  wire \Read_To_Reg_r[2]_i_3_n_0 ;
  wire \Read_To_Reg_r[2]_i_4_n_0 ;
  wire \Read_To_Reg_r[2]_i_6_n_0 ;
  wire \Read_To_Reg_r[2]_i_7_n_0 ;
  wire \Read_To_Reg_r[2]_i_8_n_0 ;
  wire \Read_To_Reg_r[2]_i_9_n_0 ;
  wire \Read_To_Reg_r[3]_i_10_n_0 ;
  wire \Read_To_Reg_r[3]_i_11_n_0 ;
  wire \Read_To_Reg_r[3]_i_12_n_0 ;
  wire \Read_To_Reg_r[3]_i_13_n_0 ;
  wire \Read_To_Reg_r[3]_i_1_n_0 ;
  wire \Read_To_Reg_r[3]_i_4_n_0 ;
  wire \Read_To_Reg_r[3]_i_5_n_0 ;
  wire \Read_To_Reg_r[3]_i_6_n_0 ;
  wire \Read_To_Reg_r[3]_i_7_n_0 ;
  wire \Read_To_Reg_r[3]_i_8_n_0 ;
  wire \Read_To_Reg_r[3]_i_9_n_0 ;
  wire \Read_To_Reg_r[4]_i_10_n_0 ;
  wire \Read_To_Reg_r[4]_i_11_n_0 ;
  wire \Read_To_Reg_r[4]_i_12_n_0 ;
  wire \Read_To_Reg_r[4]_i_13_n_0 ;
  wire \Read_To_Reg_r[4]_i_14_n_0 ;
  wire \Read_To_Reg_r[4]_i_15_n_0 ;
  wire \Read_To_Reg_r[4]_i_1_n_0 ;
  wire \Read_To_Reg_r[4]_i_2_n_0 ;
  wire \Read_To_Reg_r[4]_i_3_n_0 ;
  wire \Read_To_Reg_r[4]_i_4_n_0 ;
  wire \Read_To_Reg_r[4]_i_5_n_0 ;
  wire \Read_To_Reg_r[4]_i_6_n_0 ;
  wire \Read_To_Reg_r[4]_i_8_n_0 ;
  wire \Read_To_Reg_r[4]_i_9_n_0 ;
  wire \Read_To_Reg_r_reg[0]_i_8_n_0 ;
  wire \Read_To_Reg_r_reg[1]_i_11_n_0 ;
  wire \Read_To_Reg_r_reg[1]_i_5_n_0 ;
  wire \Read_To_Reg_r_reg[2]_i_5_n_0 ;
  wire \Read_To_Reg_r_reg[4]_i_7_n_0 ;
  wire [2:0]RegAddrA_r;
  wire \RegAddrA_r[0]_i_1_n_0 ;
  wire \RegAddrA_r[1]_i_1_n_0 ;
  wire \RegAddrA_r[2]_i_1_n_0 ;
  wire \RegAddrA_r[2]_i_2_n_0 ;
  wire [2:0]RegAddrB_r;
  wire \RegAddrB_r[0]_i_1_n_0 ;
  wire \RegAddrB_r[0]_i_2_n_0 ;
  wire \RegAddrB_r[1]_i_1_n_0 ;
  wire \RegAddrB_r[2]_i_10_0 ;
  wire \RegAddrB_r[2]_i_10_n_0 ;
  wire \RegAddrB_r[2]_i_11_n_0 ;
  wire \RegAddrB_r[2]_i_12_n_0 ;
  wire \RegAddrB_r[2]_i_13_n_0 ;
  wire \RegAddrB_r[2]_i_14_n_0 ;
  wire \RegAddrB_r[2]_i_16_n_0 ;
  wire \RegAddrB_r[2]_i_18_n_0 ;
  wire \RegAddrB_r[2]_i_19_n_0 ;
  wire \RegAddrB_r[2]_i_1_n_0 ;
  wire \RegAddrB_r[2]_i_21_n_0 ;
  wire \RegAddrB_r[2]_i_22_n_0 ;
  wire \RegAddrB_r[2]_i_24_n_0 ;
  wire \RegAddrB_r[2]_i_25_n_0 ;
  wire \RegAddrB_r[2]_i_26_n_0 ;
  wire \RegAddrB_r[2]_i_27_n_0 ;
  wire \RegAddrB_r[2]_i_28_n_0 ;
  wire \RegAddrB_r[2]_i_29_n_0 ;
  wire \RegAddrB_r[2]_i_30_n_0 ;
  wire \RegAddrB_r[2]_i_31_n_0 ;
  wire \RegAddrB_r[2]_i_32_n_0 ;
  wire \RegAddrB_r[2]_i_33_n_0 ;
  wire \RegAddrB_r[2]_i_34_n_0 ;
  wire \RegAddrB_r[2]_i_35_n_0 ;
  wire \RegAddrB_r[2]_i_36_n_0 ;
  wire \RegAddrB_r[2]_i_37_n_0 ;
  wire \RegAddrB_r[2]_i_38_n_0 ;
  wire \RegAddrB_r[2]_i_39_n_0 ;
  wire \RegAddrB_r[2]_i_40_n_0 ;
  wire \RegAddrB_r[2]_i_4_n_0 ;
  wire \RegAddrB_r[2]_i_5_n_0 ;
  wire \RegAddrB_r[2]_i_6_n_0 ;
  wire \RegAddrB_r[2]_i_7_n_0 ;
  wire \RegAddrB_r[2]_i_8_n_0 ;
  wire \RegAddrB_r[2]_i_9_n_0 ;
  wire \RegAddrB_r_reg[2]_i_15_n_0 ;
  wire \RegAddrB_r_reg[2]_i_17_n_0 ;
  wire \RegAddrB_r_reg[2]_i_20_n_0 ;
  wire \RegAddrB_r_reg[2]_i_23_n_0 ;
  wire \RegAddrC[0]_i_10_n_0 ;
  wire \RegAddrC[0]_i_11_n_0 ;
  wire \RegAddrC[0]_i_12_n_0 ;
  wire \RegAddrC[0]_i_13_n_0 ;
  wire \RegAddrC[0]_i_14_n_0 ;
  wire \RegAddrC[0]_i_15_n_0 ;
  wire \RegAddrC[0]_i_16_n_0 ;
  wire \RegAddrC[0]_i_17_n_0 ;
  wire \RegAddrC[0]_i_18_n_0 ;
  wire \RegAddrC[0]_i_19_n_0 ;
  wire \RegAddrC[0]_i_1_n_0 ;
  wire \RegAddrC[0]_i_20_n_0 ;
  wire \RegAddrC[0]_i_21_n_0 ;
  wire \RegAddrC[0]_i_22_n_0 ;
  wire \RegAddrC[0]_i_23_n_0 ;
  wire \RegAddrC[0]_i_24_n_0 ;
  wire \RegAddrC[0]_i_25_n_0 ;
  wire \RegAddrC[0]_i_26_n_0 ;
  wire \RegAddrC[0]_i_27_n_0 ;
  wire \RegAddrC[0]_i_28_n_0 ;
  wire \RegAddrC[0]_i_29_n_0 ;
  wire \RegAddrC[0]_i_3_n_0 ;
  wire \RegAddrC[0]_i_5_n_0 ;
  wire \RegAddrC[0]_i_6_n_0 ;
  wire \RegAddrC[0]_i_7_n_0 ;
  wire \RegAddrC[0]_i_8_n_0 ;
  wire \RegAddrC[0]_i_9_n_0 ;
  wire \RegAddrC[1]_i_10_n_0 ;
  wire \RegAddrC[1]_i_12_n_0 ;
  wire \RegAddrC[1]_i_13_n_0 ;
  wire \RegAddrC[1]_i_14_n_0 ;
  wire \RegAddrC[1]_i_15_n_0 ;
  wire \RegAddrC[1]_i_16_n_0 ;
  wire \RegAddrC[1]_i_17_n_0 ;
  wire \RegAddrC[1]_i_1_n_0 ;
  wire \RegAddrC[1]_i_3_n_0 ;
  wire \RegAddrC[1]_i_4_n_0 ;
  wire \RegAddrC[1]_i_5_n_0 ;
  wire \RegAddrC[1]_i_6_n_0 ;
  wire \RegAddrC[1]_i_7_n_0 ;
  wire \RegAddrC[1]_i_8_n_0 ;
  wire \RegAddrC[1]_i_9_n_0 ;
  wire \RegAddrC[2]_i_1_n_0 ;
  wire \RegAddrC[2]_i_3_n_0 ;
  wire \RegAddrC_reg[0]_i_4_n_0 ;
  wire \RegAddrC_reg[1]_i_11_n_0 ;
  wire [15:0]RegBusA;
  wire [15:0]RegBusA_r;
  wire RstP;
  wire [15:0]SP16;
  wire [15:15]SP16_B;
  wire \SP[15]_i_1_n_0 ;
  wire \SP[15]_i_3_n_0 ;
  wire \SP[15]_i_4_n_0 ;
  wire \SP[15]_i_7_n_0 ;
  wire \SP[15]_i_8_n_0 ;
  wire \SP[7]_i_1_n_0 ;
  wire \SP[7]_i_3_n_0 ;
  wire \SP_reg_n_0_[0] ;
  wire \SP_reg_n_0_[1] ;
  wire \SP_reg_n_0_[2] ;
  wire \SP_reg_n_0_[3] ;
  wire \SP_reg_n_0_[4] ;
  wire \SP_reg_n_0_[5] ;
  wire \SP_reg_n_0_[6] ;
  wire \SP_reg_n_0_[7] ;
  wire Save_ALU_r;
  wire Save_ALU_r_i_10_n_0;
  wire Save_ALU_r_i_11_n_0;
  wire Save_ALU_r_i_12_n_0;
  wire Save_ALU_r_i_13_n_0;
  wire Save_ALU_r_i_14_n_0;
  wire Save_ALU_r_i_15_n_0;
  wire Save_ALU_r_i_2_n_0;
  wire Save_ALU_r_i_3_n_0;
  wire Save_ALU_r_i_5_n_0;
  wire Save_ALU_r_i_6_n_0;
  wire Save_ALU_r_i_7_n_0;
  wire Save_ALU_r_i_8_n_0;
  wire Save_ALU_r_i_9_n_0;
  wire Save_ALU_r_reg_i_4_n_0;
  wire Save_ALU_r_reg_n_0;
  wire SetEI;
  wire [2:0]Set_Addr_To;
  wire [3:0]Set_BusA_To;
  wire [3:0]Set_BusB_To;
  wire \TmpAddr[0]_i_1_n_0 ;
  wire \TmpAddr[10]_i_1_n_0 ;
  wire \TmpAddr[11]_i_1_n_0 ;
  wire \TmpAddr[12]_i_1_n_0 ;
  wire \TmpAddr[13]_i_1_n_0 ;
  wire \TmpAddr[14]_i_1_n_0 ;
  wire \TmpAddr[15]_i_10_n_0 ;
  wire \TmpAddr[15]_i_11_n_0 ;
  wire \TmpAddr[15]_i_12_n_0 ;
  wire \TmpAddr[15]_i_1_n_0 ;
  wire \TmpAddr[15]_i_2_n_0 ;
  wire \TmpAddr[15]_i_4_n_0 ;
  wire \TmpAddr[15]_i_5_n_0 ;
  wire \TmpAddr[15]_i_6_n_0 ;
  wire \TmpAddr[15]_i_8_n_0 ;
  wire \TmpAddr[15]_i_9_n_0 ;
  wire \TmpAddr[1]_i_1_n_0 ;
  wire \TmpAddr[2]_i_1_n_0 ;
  wire \TmpAddr[3]_i_1_n_0 ;
  wire \TmpAddr[3]_i_2_n_0 ;
  wire \TmpAddr[4]_i_1_n_0 ;
  wire \TmpAddr[4]_i_2_n_0 ;
  wire \TmpAddr[5]_i_1_n_0 ;
  wire \TmpAddr[5]_i_2_n_0 ;
  wire \TmpAddr[6]_i_1_n_0 ;
  wire \TmpAddr[7]_i_10_n_0 ;
  wire \TmpAddr[7]_i_1_n_0 ;
  wire \TmpAddr[7]_i_2_n_0 ;
  wire \TmpAddr[7]_i_3_n_0 ;
  wire \TmpAddr[7]_i_4_n_0 ;
  wire \TmpAddr[7]_i_5_n_0 ;
  wire \TmpAddr[7]_i_6_n_0 ;
  wire \TmpAddr[7]_i_7_n_0 ;
  wire \TmpAddr[7]_i_8_n_0 ;
  wire \TmpAddr[7]_i_9_n_0 ;
  wire \TmpAddr[8]_i_1_n_0 ;
  wire \TmpAddr[9]_i_1_n_0 ;
  wire \TmpAddr_reg_n_0_[10] ;
  wire \TmpAddr_reg_n_0_[11] ;
  wire \TmpAddr_reg_n_0_[12] ;
  wire \TmpAddr_reg_n_0_[13] ;
  wire \TmpAddr_reg_n_0_[14] ;
  wire \TmpAddr_reg_n_0_[15] ;
  wire \TmpAddr_reg_n_0_[8] ;
  wire \TmpAddr_reg_n_0_[9] ;
  wire [0:0]WEA;
  wire XY_Ind_i_1_n_0;
  wire XY_Ind_i_2_n_0;
  wire XY_Ind_reg_n_0;
  wire \XY_State[0]_i_1_n_0 ;
  wire \XY_State[1]_i_1_n_0 ;
  wire \XY_State_reg_n_0_[0] ;
  wire \XY_State_reg_n_0_[1] ;
  wire Z16_r;
  wire Z16_r0;
  wire [5:0]addra;
  wire \bgm_port[3]_i_4_n_0 ;
  wire [1:0]\bgm_port_reg[4] ;
  wire \bgm_port_reg[4]_0 ;
  wire [15:0]\cpu_bus[addr] ;
  wire cpu_busack;
  wire cpu_clk_rise;
  wire cpu_m1;
  wire cpu_nmi;
  wire cpu_wait;
  wire cpu_wait_i_3_n_0;
  wire cpu_wait_reg;
  wire cpu_wait_reg_0;
  wire cpuclk_d;
  wire cpuclk_d_reg;
  wire cpuclk_d_reg_0;
  wire crash_out;
  wire \cref[0]_i_2_n_0 ;
  wire \cref[0]_i_3_n_0 ;
  wire \cref[0]_i_4_n_0 ;
  wire \cref[1]_i_2_n_0 ;
  wire \cref_reg[0] ;
  wire \cref_reg[1] ;
  wire [1:0]\cref_reg[1]_0 ;
  wire [7:0]data0;
  wire [7:0]data4;
  wire [7:0]data7;
  wire [15:0]\debug_ahi[7] ;
  wire [1:0]debug_cpu_sig;
  wire \debug_cpu_sig[5] ;
  wire \debug_cpu_sig[5]_INST_0_i_1_n_0 ;
  wire \debug_cpu_sig[5]_INST_0_i_2_n_0 ;
  wire \debug_dslave[5]_INST_0_i_2_n_0 ;
  wire \debug_dslave[7]_INST_0_i_10_n_0 ;
  wire \debug_dslave[7]_INST_0_i_11_n_0 ;
  wire \debug_dslave[7]_INST_0_i_12_n_0 ;
  wire \debug_dslave[7]_INST_0_i_1_n_0 ;
  wire \debug_dslave[7]_INST_0_i_3_n_0 ;
  wire \debug_dslave[7]_INST_0_i_4_n_0 ;
  wire \debug_dslave[7]_INST_0_i_6_n_0 ;
  wire \debug_dslave[7]_INST_0_i_7_n_0 ;
  wire \debug_dslave[7]_INST_0_i_8_n_0 ;
  wire \debug_dslave[7]_INST_0_i_9_n_0 ;
  wire [4:0]debug_enables;
  wire \debug_enables[1]_INST_0_i_1_n_0 ;
  wire \debug_enables[4]_INST_0_i_1_n_0 ;
  wire \debug_enables[4]_INST_0_i_2_n_0 ;
  wire \debug_enables[4]_INST_0_i_3_n_0 ;
  wire \debug_enables[4]_INST_0_i_4_n_0 ;
  wire \debug_enables[7]_INST_0_i_1_n_0 ;
  wire \debug_enables[7]_INST_0_i_2_n_0 ;
  wire \debug_enables[7]_INST_0_i_3_n_0 ;
  wire \debug_enables[7]_INST_0_i_4_n_0 ;
  wire \di_reg_reg[0] ;
  wire \di_reg_reg[1] ;
  wire \di_reg_reg[2] ;
  wire \di_reg_reg[3] ;
  wire \di_reg_reg[4] ;
  wire \di_reg_reg[5] ;
  wire \di_reg_reg[6] ;
  wire [6:0]\di_reg_reg[7] ;
  wire \di_reg_reg[7]_0 ;
  wire \dma_addr[3][7]_i_3_n_0 ;
  wire \dma_addr_reg[0][7] ;
  wire \dma_addr_reg[3][0] ;
  wire [7:0]\dma_addr_reg[3][15] ;
  wire dma_cnt;
  wire \dma_cnt[0][13]_i_4_n_0 ;
  wire \dma_cnt[3][0]_i_3_n_0 ;
  wire \dma_cnt_reg[0][13] ;
  wire \dma_cnt_reg[1][13] ;
  wire \dma_cnt_reg[2][13] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire dma_rdy_reg;
  wire [7:0]\dma_slave_bus[dslave] ;
  wire \dmac/first_last0 ;
  wire \dout[0]_i_1_n_0 ;
  wire \dout[0]_i_2_n_0 ;
  wire \dout[1]_i_1_n_0 ;
  wire \dout[1]_i_2_n_0 ;
  wire \dout[2]_i_1_n_0 ;
  wire \dout[2]_i_2_n_0 ;
  wire \dout[3]_i_1_n_0 ;
  wire \dout[3]_i_2_n_0 ;
  wire \dout[4]_i_1_n_0 ;
  wire \dout[4]_i_2_n_0 ;
  wire \dout[5]_i_1_n_0 ;
  wire \dout[5]_i_2_n_0 ;
  wire \dout[6]_i_1_n_0 ;
  wire \dout[6]_i_2_n_0 ;
  wire \dout[7]_i_1_n_0 ;
  wire \dout[7]_i_2_n_0 ;
  wire \dout[7]_i_3_n_0 ;
  wire \dout[7]_i_4_n_0 ;
  wire \dout[7]_i_7_n_0 ;
  wire \dout[7]_i_8_n_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [7:0]\dout_reg[7]_0 ;
  wire first_last__0;
  wire flip_ena_i_3_n_0;
  wire [0:0]\htiming_reg[1] ;
  wire \htiming_reg[1]_0 ;
  wire \htiming_reg[1]_1 ;
  wire [3:3]\i_alu/BitMask ;
  wire \i_alu/Carry_In ;
  wire [8:5]\i_alu/DAA_Q ;
  wire [8:1]\i_alu/DAA_Q0 ;
  wire [7:7]\i_alu/DAA_Q0_in ;
  wire \i_alu/DAA_Q11_out ;
  wire \i_alu/DAA_Q13_out ;
  wire [1:1]\i_alu/DAA_Q__0 ;
  wire [7:1]\i_alu/DAA_Q__1 ;
  wire [2:0]\i_alu/F_Out5_out ;
  wire [7:0]\i_alu/Q_t ;
  wire \i_alu/p_0_in ;
  wire \i_alu/p_10_in ;
  wire \i_alu/p_3_in ;
  wire \i_alu/p_5_in ;
  wire \i_alu/p_9_in ;
  wire i_reg_n_112;
  wire i_reg_n_113;
  wire i_reg_n_114;
  wire i_reg_n_115;
  wire i_reg_n_116;
  wire i_reg_n_117;
  wire i_reg_n_118;
  wire i_reg_n_119;
  wire i_reg_n_120;
  wire i_reg_n_121;
  wire i_reg_n_122;
  wire i_reg_n_123;
  wire i_reg_n_124;
  wire i_reg_n_125;
  wire i_reg_n_126;
  wire i_reg_n_127;
  wire i_reg_n_144;
  wire i_reg_n_145;
  wire i_reg_n_146;
  wire i_reg_n_147;
  wire i_reg_n_148;
  wire i_reg_n_149;
  wire i_reg_n_150;
  wire i_reg_n_151;
  wire i_reg_n_152;
  wire i_reg_n_153;
  wire i_reg_n_154;
  wire i_reg_n_155;
  wire i_reg_n_156;
  wire i_reg_n_157;
  wire i_reg_n_158;
  wire i_reg_n_159;
  wire i_reg_n_18;
  wire i_reg_n_19;
  wire i_reg_n_20;
  wire i_reg_n_21;
  wire i_reg_n_22;
  wire i_reg_n_23;
  wire i_reg_n_24;
  wire i_reg_n_25;
  wire i_reg_n_26;
  wire i_reg_n_27;
  wire i_reg_n_28;
  wire i_reg_n_29;
  wire i_reg_n_30;
  wire i_reg_n_41;
  wire i_reg_n_43;
  wire i_reg_n_44;
  wire i_reg_n_51;
  wire i_reg_n_52;
  wire i_reg_n_53;
  wire i_reg_n_55;
  wire i_reg_n_56;
  wire i_reg_n_57;
  wire i_reg_n_58;
  wire i_reg_n_59;
  wire i_reg_n_60;
  wire i_reg_n_61;
  wire i_reg_n_62;
  wire i_reg_n_63;
  wire i_reg_n_64;
  wire i_reg_n_65;
  wire i_reg_n_66;
  wire i_reg_n_67;
  wire i_reg_n_68;
  wire i_reg_n_69;
  wire i_reg_n_70;
  wire i_reg_n_71;
  wire i_reg_n_72;
  wire i_reg_n_73;
  wire i_reg_n_74;
  wire i_reg_n_75;
  wire i_reg_n_76;
  wire i_reg_n_77;
  wire i_reg_n_78;
  wire i_reg_n_79;
  wire i_reg_n_80;
  wire i_reg_n_81;
  wire i_reg_n_82;
  wire i_reg_n_83;
  wire i_reg_n_84;
  wire i_reg_n_85;
  wire i_reg_n_86;
  wire i_reg_n_87;
  wire i_reg_n_88;
  wire i_reg_n_89;
  wire i_reg_n_90;
  wire i_reg_n_91;
  wire i_reg_n_92;
  wire i_reg_n_93;
  wire i_reg_n_94;
  wire i_reg_n_95;
  wire [6:0]\in2_reg[7] ;
  wire \io_bus[dslave][7]_i_3_n_0 ;
  wire [4:0]\io_bus_reg[dslave][4] ;
  wire [4:0]\io_bus_reg[dslave][4]_0 ;
  wire [3:0]\io_bus_reg[dslave][7] ;
  wire iorq;
  wire iorq_n_inv_i_3_n_0;
  wire iorq_n_inv_i_4_n_0;
  wire iorq_n_inv_i_5_n_0;
  wire iorq_n_inv_i_6_n_0;
  wire iorq_n_inv_i_7_n_0;
  wire iorq_n_inv_i_8_n_0;
  wire jump_out;
  wire m1_n_i_1_n_0;
  wire \m_obus_reg[addr][0] ;
  wire \m_obus_reg[addr][0]_0 ;
  wire \m_obus_reg[addr][10] ;
  wire \m_obus_reg[addr][13] ;
  wire \m_obus_reg[addr][14] ;
  wire \m_obus_reg[addr][15] ;
  wire \m_obus_reg[addr][1] ;
  wire \m_obus_reg[addr][1]_0 ;
  wire \m_obus_reg[addr][1]_1 ;
  wire \m_obus_reg[addr][1]_2 ;
  wire \m_obus_reg[addr][2] ;
  wire \m_obus_reg[addr][3] ;
  wire \m_obus_reg[addr][3]_0 ;
  wire [0:0]\m_obus_reg[addr][3]_1 ;
  wire \m_obus_reg[addr][3]_2 ;
  wire \m_obus_reg[addr][4] ;
  wire \m_obus_reg[addr][7] ;
  wire \m_obus_reg[addr][7]_0 ;
  wire \m_obus_reg[addr][7]_1 ;
  wire \m_obus_reg[addr][8] ;
  wire \m_obus_reg[dmaster][0] ;
  wire [7:0]\m_obus_reg[dmaster][7] ;
  wire \m_obus_reg[rdn] ;
  wire [0:0]\m_obus_reg[rdn]_0 ;
  wire \m_obus_reg[wrn] ;
  wire [6:0]\master_out[dmaster] ;
  wire mcycle;
  wire \mcycle[0]_i_1_n_0 ;
  wire \mcycle[0]_rep_i_1_n_0 ;
  wire \mcycle[1]_i_1_n_0 ;
  wire \mcycle[1]_i_2_n_0 ;
  wire \mcycle[1]_rep_i_1_n_0 ;
  wire \mcycle[2]_i_1_n_0 ;
  wire \mcycle[2]_i_2_n_0 ;
  wire \mcycle[3]_i_1_n_0 ;
  wire \mcycle[4]_i_1_n_0 ;
  wire \mcycle[4]_i_2_n_0 ;
  wire \mcycle[5]_i_1_n_0 ;
  wire \mcycle[6]_i_10_n_0 ;
  wire \mcycle[6]_i_11_n_0 ;
  wire \mcycle[6]_i_12_n_0 ;
  wire \mcycle[6]_i_13_n_0 ;
  wire \mcycle[6]_i_14_n_0 ;
  wire \mcycle[6]_i_15_n_0 ;
  wire \mcycle[6]_i_16_n_0 ;
  wire \mcycle[6]_i_17_n_0 ;
  wire \mcycle[6]_i_18_n_0 ;
  wire \mcycle[6]_i_19_n_0 ;
  wire \mcycle[6]_i_1_n_0 ;
  wire \mcycle[6]_i_20_n_0 ;
  wire \mcycle[6]_i_21_n_0 ;
  wire \mcycle[6]_i_23_n_0 ;
  wire \mcycle[6]_i_2_n_0 ;
  wire \mcycle[6]_i_3_n_0 ;
  wire \mcycle[6]_i_4_n_0 ;
  wire \mcycle[6]_i_5_n_0 ;
  wire \mcycle[6]_i_6_n_0 ;
  wire \mcycle[6]_i_8_n_0 ;
  wire \mcycle[6]_i_9_n_0 ;
  wire \mcycle_reg[0]_rep_0 ;
  wire \mcycle_reg[0]_rep_1 ;
  wire \mcycle_reg[0]_rep_n_0 ;
  wire \mcycle_reg[1]_rep_n_0 ;
  wire \mcycle_reg_n_0_[1] ;
  wire \mcycle_reg_n_0_[2] ;
  wire \mcycle_reg_n_0_[3] ;
  wire \mcycle_reg_n_0_[4] ;
  wire \mcycle_reg_n_0_[5] ;
  wire \mcycle_reg_n_0_[6] ;
  wire [2:0]mcycles;
  wire \mcycles[0]_i_2_n_0 ;
  wire \mcycles[0]_i_3_n_0 ;
  wire \mcycles[0]_i_4_n_0 ;
  wire \mcycles[0]_i_5_n_0 ;
  wire \mcycles[0]_i_6_n_0 ;
  wire \mcycles[0]_i_7_n_0 ;
  wire \mcycles[0]_i_8_n_0 ;
  wire \mcycles[0]_i_9_n_0 ;
  wire \mcycles[1]_i_10_n_0 ;
  wire \mcycles[1]_i_11_n_0 ;
  wire \mcycles[1]_i_13_n_0 ;
  wire \mcycles[1]_i_15_n_0 ;
  wire \mcycles[1]_i_16_n_0 ;
  wire \mcycles[1]_i_2_n_0 ;
  wire \mcycles[1]_i_3_n_0 ;
  wire \mcycles[1]_i_4_n_0 ;
  wire \mcycles[1]_i_5_n_0 ;
  wire \mcycles[1]_i_6_n_0 ;
  wire \mcycles[1]_i_7_n_0 ;
  wire \mcycles[1]_i_8_n_0 ;
  wire \mcycles[1]_i_9_n_0 ;
  wire \mcycles[2]_i_2_n_0 ;
  wire \mcycles[2]_i_3_n_0 ;
  wire \mcycles[2]_i_4_n_0 ;
  wire \mcycles[2]_i_6_n_0 ;
  wire \mcycles[2]_i_7_n_0 ;
  wire \mcycles[2]_i_8_n_0 ;
  wire [2:0]mcycles_d;
  wire \mcycles_reg[1]_i_12_n_0 ;
  wire \mcycles_reg[2]_i_5_n_0 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_12_n_0;
  wire no_read;
  wire outreg;
  wire p_0_in0;
  wire [7:7]p_2_in;
  wire p_3_in108_in;
  wire [1:1]p_5_in;
  wire rd_n_i_10_n_0;
  wire rd_n_i_11_n_0;
  wire rd_n_i_12_n_0;
  wire rd_n_i_13_n_0;
  wire rd_n_i_14_n_0;
  wire rd_n_i_15_n_0;
  wire rd_n_i_16_n_0;
  wire rd_n_i_17_n_0;
  wire rd_n_i_19_n_0;
  wire rd_n_i_20_n_0;
  wire rd_n_i_21_n_0;
  wire rd_n_i_22_n_0;
  wire rd_n_i_23_n_0;
  wire rd_n_i_24_n_0;
  wire rd_n_i_25_n_0;
  wire rd_n_i_26_n_0;
  wire rd_n_i_27_n_0;
  wire rd_n_i_28_n_0;
  wire rd_n_i_29_n_0;
  wire rd_n_i_30_n_0;
  wire rd_n_i_31_n_0;
  wire rd_n_i_4_n_0;
  wire rd_n_i_5_n_0;
  wire rd_n_i_6_n_0;
  wire rd_n_i_7_n_0;
  wire rd_n_i_8_n_0;
  wire rd_n_i_9_n_0;
  wire rd_n_reg_i_18_n_0;
  wire rdn_d;
  wire rdn_d_reg;
  wire \rom_bank_sel_reg[0] ;
  wire \rom_bank_sel_reg[0]_0 ;
  wire \rom_bank_sel_reg[0]_1 ;
  wire \rom_bank_sel_reg[0]_2 ;
  wire \rom_bank_sel_reg[0]_3 ;
  wire rst_n;
  wire rst_n_0;
  wire \s_obus_reg[dslave][7] ;
  wire [3:0]sfx_port;
  wire \sfx_port[0]_i_3_n_0 ;
  wire \sfx_port[1]_i_2_n_0 ;
  wire \sfx_port[1]_i_3_n_0 ;
  wire \sfx_port[2]_i_2_n_0 ;
  wire \sfx_port[2]_i_3_n_0 ;
  wire \sfx_port[2]_i_4_n_0 ;
  wire \sfx_port[3]_i_2_n_0 ;
  wire \sfx_port[3]_i_3_n_0 ;
  wire \sfx_port[4]_i_2_n_0 ;
  wire \sfx_port[5]_i_2_n_0 ;
  wire \sfx_port[6]_i_2_n_0 ;
  wire \sfx_port_reg[0] ;
  wire \sfx_port_reg[2] ;
  wire \sfx_port_reg[3] ;
  wire \sfx_port_reg[4] ;
  wire \sfx_port_reg[5] ;
  wire \slave_shared_master_bus[rdn] ;
  wire \state[0]_i_2 ;
  wire [2:1]tstate;
  wire \tstate[0]_i_1_n_0 ;
  wire \tstate[1]_i_1_n_0 ;
  wire \tstate[2]_i_1_n_0 ;
  wire \tstate[3]_i_1_n_0 ;
  wire \tstate[4]_i_1_n_0 ;
  wire \tstate[5]_i_1_n_0 ;
  wire \tstate[6]_i_11_n_0 ;
  wire \tstate[6]_i_12_n_0 ;
  wire \tstate[6]_i_13_n_0 ;
  wire \tstate[6]_i_14_n_0 ;
  wire \tstate[6]_i_15_n_0 ;
  wire \tstate[6]_i_16_n_0 ;
  wire \tstate[6]_i_17_n_0 ;
  wire \tstate[6]_i_18_n_0 ;
  wire \tstate[6]_i_19_n_0 ;
  wire \tstate[6]_i_20_n_0 ;
  wire \tstate[6]_i_21_n_0 ;
  wire \tstate[6]_i_22_n_0 ;
  wire \tstate[6]_i_23_n_0 ;
  wire \tstate[6]_i_24_n_0 ;
  wire \tstate[6]_i_25_n_0 ;
  wire \tstate[6]_i_26_n_0 ;
  wire \tstate[6]_i_27_n_0 ;
  wire \tstate[6]_i_28_n_0 ;
  wire \tstate[6]_i_29_n_0 ;
  wire \tstate[6]_i_2_n_0 ;
  wire \tstate[6]_i_30_n_0 ;
  wire \tstate[6]_i_31_n_0 ;
  wire \tstate[6]_i_32_n_0 ;
  wire \tstate[6]_i_33_n_0 ;
  wire \tstate[6]_i_34_n_0 ;
  wire \tstate[6]_i_35_n_0 ;
  wire \tstate[6]_i_36_n_0 ;
  wire \tstate[6]_i_37_n_0 ;
  wire \tstate[6]_i_38_n_0 ;
  wire \tstate[6]_i_39_n_0 ;
  wire \tstate[6]_i_3_n_0 ;
  wire \tstate[6]_i_40_n_0 ;
  wire \tstate[6]_i_41_n_0 ;
  wire \tstate[6]_i_42_n_0 ;
  wire \tstate[6]_i_43_n_0 ;
  wire \tstate[6]_i_44_n_0 ;
  wire \tstate[6]_i_45_n_0 ;
  wire \tstate[6]_i_46_n_0 ;
  wire \tstate[6]_i_47_n_0 ;
  wire \tstate[6]_i_48_n_0 ;
  wire \tstate[6]_i_49_n_0 ;
  wire \tstate[6]_i_4_n_0 ;
  wire \tstate[6]_i_50_n_0 ;
  wire \tstate[6]_i_51_n_0 ;
  wire \tstate[6]_i_53_n_0 ;
  wire \tstate[6]_i_54_n_0 ;
  wire \tstate[6]_i_55_n_0 ;
  wire \tstate[6]_i_56_n_0 ;
  wire \tstate[6]_i_57_n_0 ;
  wire \tstate[6]_i_58_n_0 ;
  wire \tstate[6]_i_59_n_0 ;
  wire \tstate[6]_i_5_n_0 ;
  wire \tstate[6]_i_60_n_0 ;
  wire \tstate[6]_i_6_n_0 ;
  wire \tstate[6]_i_7_n_0 ;
  wire tstate_0;
  wire \tstate_reg[1]_0 ;
  wire \tstate_reg[1]_1 ;
  wire \tstate_reg[6]_i_52_n_0 ;
  wire \tstate_reg_n_0_[0] ;
  wire \tstate_reg_n_0_[3] ;
  wire \tstate_reg_n_0_[4] ;
  wire \tstate_reg_n_0_[5] ;
  wire \tstate_reg_n_0_[6] ;
  wire [2:0]tstates;
  wire walk_out;
  wire wr_n_reg;
  wire wr_n_reg_0;
  wire wr_n_reg_1;
  wire [0:0]wr_n_reg_2;
  wire write;
  wire wrn_d;
  wire [2:2]\NLW_ACC_reg[6]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_ACC_reg[6]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_ACC_reg[6]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_ACC_reg[7]_i_22_CO_UNCONNECTED ;
  wire [3:2]\NLW_A_reg[15]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_A_reg[15]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_PC_reg[12]_i_8_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_1 
       (.I0(i_reg_n_77),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[0]_i_3_n_0 ),
        .O(\ACC[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[0]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[0] ),
        .I3(\Ap_reg_n_0_[0] ),
        .I4(\ACC_reg_n_0_[0] ),
        .I5(ExchangeAF),
        .O(\ACC[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_1 
       (.I0(i_reg_n_76),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[1]_i_3_n_0 ),
        .O(\ACC[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[1]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[1] ),
        .I3(\Ap_reg_n_0_[1] ),
        .I4(\ACC_reg_n_0_[1] ),
        .I5(ExchangeAF),
        .O(\ACC[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_1 
       (.I0(i_reg_n_75),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[2]_i_3_n_0 ),
        .O(\ACC[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[2]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[2] ),
        .I3(\Ap_reg_n_0_[2] ),
        .I4(\ACC_reg_n_0_[2] ),
        .I5(ExchangeAF),
        .O(\ACC[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_1 
       (.I0(i_reg_n_74),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[3]_i_3_n_0 ),
        .O(\ACC[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[3]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[3] ),
        .I3(\Ap_reg_n_0_[3] ),
        .I4(\ACC_reg_n_0_[3] ),
        .I5(ExchangeAF),
        .O(\ACC[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[4]_i_1 
       (.I0(i_reg_n_73),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[4]_i_3_n_0 ),
        .O(\ACC[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[4]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[4] ),
        .I3(\Ap_reg_n_0_[4] ),
        .I4(\ACC_reg_n_0_[4] ),
        .I5(ExchangeAF),
        .O(\ACC[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[5]_i_1 
       (.I0(i_reg_n_71),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[5]_i_3_n_0 ),
        .O(\ACC[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[5]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[5] ),
        .I3(\Ap_reg_n_0_[5] ),
        .I4(\ACC_reg_n_0_[5] ),
        .I5(ExchangeAF),
        .O(\ACC[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[6]_i_1 
       (.I0(i_reg_n_70),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[6]_i_3_n_0 ),
        .O(\ACC[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ACC[6]_i_16 
       (.I0(\BusA_reg_n_0_[6] ),
        .O(\ACC[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ACC[6]_i_17 
       (.I0(\BusA_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[5] ),
        .O(\ACC[6]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ACC[6]_i_18 
       (.I0(\BusA_reg_n_0_[7] ),
        .O(\ACC[6]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[6]_i_19 
       (.I0(\BusA_reg_n_0_[6] ),
        .I1(\BusA_reg_n_0_[7] ),
        .O(\ACC[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[6]_i_20 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[6] ),
        .O(\ACC[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[6]_i_21 
       (.I0(\BusA_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[5] ),
        .O(\ACC[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h7340734040407373)) 
    \ACC[6]_i_3 
       (.I0(\I[7]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(\I_reg_n_0_[6] ),
        .I3(\Ap_reg_n_0_[6] ),
        .I4(\ACC_reg_n_0_[6] ),
        .I5(ExchangeAF),
        .O(\ACC[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455555554)) 
    \ACC[7]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\ACC[7]_i_3_n_0 ),
        .I2(\ACC[7]_i_4_n_0 ),
        .I3(\ACC[7]_i_5_n_0 ),
        .I4(ExchangeAF),
        .I5(\IR[7]_i_3_n_0 ),
        .O(\ACC[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ACC[7]_i_12 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\ACC[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[7]_i_2 
       (.I0(i_reg_n_69),
        .I1(\ACC[7]_i_4_n_0 ),
        .I2(\ACC[7]_i_7_n_0 ),
        .O(\ACC[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1115)) 
    \ACC[7]_i_26 
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .O(\ACC[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[7]_i_27 
       (.I0(\BusA_reg_n_0_[6] ),
        .I1(\BusA_reg_n_0_[7] ),
        .O(\ACC[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[7]_i_28 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[6] ),
        .O(\ACC[7]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ACC[7]_i_29 
       (.I0(\BusA_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[5] ),
        .O(\ACC[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \ACC[7]_i_3 
       (.I0(\ISet_reg_n_0_[1] ),
        .I1(\ACC[7]_i_8_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(\tstate[6]_i_4_n_0 ),
        .I4(\IR[7]_i_3_n_0 ),
        .O(\ACC[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1115EEEA)) 
    \ACC[7]_i_30 
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .I4(\BusA_reg_n_0_[4] ),
        .O(\ACC[7]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \ACC[7]_i_4 
       (.I0(Read_To_Reg_r[0]),
        .I1(i_reg_n_18),
        .I2(Read_To_Reg_r[3]),
        .I3(Read_To_Reg_r[1]),
        .I4(Read_To_Reg_r[2]),
        .O(\ACC[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \ACC[7]_i_5 
       (.I0(\I[7]_i_5_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\I[7]_i_2_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\tstate_reg_n_0_[3] ),
        .O(\ACC[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0F3AAAAC0F3)) 
    \ACC[7]_i_7 
       (.I0(p_2_in),
        .I1(ExchangeAF),
        .I2(\Ap_reg_n_0_[7] ),
        .I3(\ACC_reg_n_0_[7] ),
        .I4(\ACC[7]_i_5_n_0 ),
        .I5(\I[7]_i_4_n_0 ),
        .O(\ACC[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ACC[7]_i_8 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\ACC[7]_i_12_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\ACC[7]_i_8_n_0 ));
  FDPE \ACC_reg[0] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[0]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[0] ));
  FDPE \ACC_reg[1] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[1]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[1] ));
  FDPE \ACC_reg[2] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[2]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[2] ));
  FDPE \ACC_reg[3] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[3]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[3] ));
  FDPE \ACC_reg[4] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[4]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[4] ));
  FDPE \ACC_reg[5] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[5]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[5] ));
  FDPE \ACC_reg[6] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[6]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[6] ));
  CARRY4 \ACC_reg[6]_i_13 
       (.CI(i_reg_n_64),
        .CO({\i_alu/DAA_Q0 [8],\NLW_ACC_reg[6]_i_13_CO_UNCONNECTED [2],\ACC_reg[6]_i_13_n_2 ,\ACC_reg[6]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\BusA_reg_n_0_[6] ,\BusA_reg_n_0_[4] }),
        .O({\NLW_ACC_reg[6]_i_13_O_UNCONNECTED [3],\i_alu/DAA_Q0 [7:5]}),
        .S({1'b1,\BusA_reg_n_0_[7] ,\ACC[6]_i_16_n_0 ,\ACC[6]_i_17_n_0 }));
  CARRY4 \ACC_reg[6]_i_15 
       (.CI(i_reg_n_63),
        .CO({\NLW_ACC_reg[6]_i_15_CO_UNCONNECTED [3],\ACC_reg[6]_i_15_n_1 ,\ACC_reg[6]_i_15_n_2 ,\ACC_reg[6]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\BusA_reg_n_0_[6] ,\BusA_reg_n_0_[5] ,\BusA_reg_n_0_[4] }),
        .O(\i_alu/DAA_Q ),
        .S({\ACC[6]_i_18_n_0 ,\ACC[6]_i_19_n_0 ,\ACC[6]_i_20_n_0 ,\ACC[6]_i_21_n_0 }));
  FDPE \ACC_reg[7] 
       (.C(Q[1]),
        .CE(\ACC[7]_i_1_n_0 ),
        .D(\ACC[7]_i_2_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\ACC_reg_n_0_[7] ));
  CARRY4 \ACC_reg[7]_i_22 
       (.CI(i_reg_n_65),
        .CO({\NLW_ACC_reg[7]_i_22_CO_UNCONNECTED [3],\ACC_reg[7]_i_22_n_1 ,\ACC_reg[7]_i_22_n_2 ,\ACC_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\BusA_reg_n_0_[5] ,\BusA_reg_n_0_[4] ,\ACC[7]_i_26_n_0 }),
        .O(\i_alu/DAA_Q__1 [7:4]),
        .S({\ACC[7]_i_27_n_0 ,\ACC[7]_i_28_n_0 ,\ACC[7]_i_29_n_0 ,\ACC[7]_i_30_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALU_Op_r[0]_i_1 
       (.I0(\ALU_Op_r_reg[0]_i_2_n_0 ),
        .I1(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ALU_Op_r[0]_i_10 
       (.I0(\ALU_Op_r[0]_i_14_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\ALU_Op_r[0]_i_13_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ALU_Op_r[0]_i_12_n_0 ),
        .O(\ALU_Op_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFF0000)) 
    \ALU_Op_r[0]_i_11 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFFF4000)) 
    \ALU_Op_r[0]_i_12 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h50000000BFFF0000)) 
    \ALU_Op_r[0]_i_13 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h75554555FFFF0000)) 
    \ALU_Op_r[0]_i_14 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \ALU_Op_r[0]_i_3 
       (.I0(\ALU_Op_r_reg[0]_i_5_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ALU_Op_r[0]_i_6_n_0 ),
        .O(\ALU_Op_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBBB03008888)) 
    \ALU_Op_r[0]_i_4 
       (.I0(\ALU_Op_r[0]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\ALU_Op_r[0]_i_8_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\IR_reg[5]_0 [0]),
        .O(\ALU_Op_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB0B3F3F300000000)) 
    \ALU_Op_r[0]_i_6 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[0] ),
        .I5(\IR_reg[5]_0 [0]),
        .O(\ALU_Op_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDDD11100000)) 
    \ALU_Op_r[0]_i_7 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg[5]_0 [0]),
        .O(\ALU_Op_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5EFF5FFF04000000)) 
    \ALU_Op_r[0]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[5]_0 [0]),
        .O(\ALU_Op_r[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ALU_Op_r[0]_i_9 
       (.I0(\ALU_Op_r[0]_i_11_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\ALU_Op_r[0]_i_12_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ALU_Op_r[0]_i_13_n_0 ),
        .O(\ALU_Op_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ALU_Op_r[1]_i_1 
       (.I0(\ALU_Op_r[1]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\ALU_Op_r[1]_i_3_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\ALU_Op_r[1]_i_4_n_0 ),
        .I5(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \ALU_Op_r[1]_i_10 
       (.I0(\ALU_Op_r[1]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\ALU_Op_r[1]_i_14_n_0 ),
        .O(\ALU_Op_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFA400A000)) 
    \ALU_Op_r[1]_i_11 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[5]_0 [1]),
        .O(\ALU_Op_r[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \ALU_Op_r[1]_i_12 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \ALU_Op_r[1]_i_13 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg[5]_0 [1]),
        .O(\ALU_Op_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFFF05040000)) 
    \ALU_Op_r[1]_i_14 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg[5]_0 [1]),
        .O(\ALU_Op_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \ALU_Op_r[1]_i_2 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\ALU_Op_r[1]_i_5_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\ALU_Op_r[1]_i_6_n_0 ),
        .O(\ALU_Op_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ALU_Op_r[1]_i_3 
       (.I0(\ALU_Op_r[1]_i_7_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\ALU_Op_r[1]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ALU_Op_r[1]_i_9_n_0 ),
        .O(\ALU_Op_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBBB03008888)) 
    \ALU_Op_r[1]_i_4 
       (.I0(\ALU_Op_r[1]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\ALU_Op_r[1]_i_11_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\IR_reg[5]_0 [1]),
        .O(\ALU_Op_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h8F8FCFC0)) 
    \ALU_Op_r[1]_i_5 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\ALU_Op_r[1]_i_12_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFFF00000000)) 
    \ALU_Op_r[1]_i_6 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg[5]_0 [1]),
        .O(\ALU_Op_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBAAA8AAAFFFF0000)) 
    \ALU_Op_r[1]_i_7 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [1]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFFFF4000)) 
    \ALU_Op_r[1]_i_8 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [1]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h50000000BFFF0000)) 
    \ALU_Op_r[1]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [1]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALU_Op_r[2]_i_1 
       (.I0(\ALU_Op_r_reg[2]_i_2_n_0 ),
        .I1(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4000FF00)) 
    \ALU_Op_r[2]_i_10 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFFFFF00000000)) 
    \ALU_Op_r[2]_i_11 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[0] ),
        .I5(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAA00000000)) 
    \ALU_Op_r[2]_i_12 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [1]),
        .I5(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \ALU_Op_r[2]_i_3 
       (.I0(\ALU_Op_r_reg[2]_i_5_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ALU_Op_r_reg[2]_i_6_n_0 ),
        .O(\ALU_Op_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \ALU_Op_r[2]_i_4 
       (.I0(\ALU_Op_r[2]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\ALU_Op_r[2]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFDDDD00000000)) 
    \ALU_Op_r[2]_i_7 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBFEBBFF00000000)) 
    \ALU_Op_r[2]_i_8 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[0] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h50000000BFFF0000)) 
    \ALU_Op_r[2]_i_9 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ALU_Op_r[3]_i_1 
       (.I0(\ALU_Op_r[3]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\ALU_Op_r[3]_i_3_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\ALU_Op_r[3]_i_4_n_0 ),
        .I5(Save_ALU_r_i_5_n_0),
        .O(\ALU_Op_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \ALU_Op_r[3]_i_2 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\ALU_Op_r[3]_i_5_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\ALU_Op_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFFFFF10000000)) 
    \ALU_Op_r[3]_i_3 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\ALU_Op_r[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ALU_Op_r[3]_i_4 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\ALU_Op_r[3]_i_6_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[6] ),
        .O(\ALU_Op_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \ALU_Op_r[3]_i_5 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\ALU_Op_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ALU_Op_r[3]_i_6 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\ALU_Op_r[3]_i_6_n_0 ));
  FDCE \ALU_Op_r_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ALU_Op_r[0]_i_1_n_0 ),
        .Q(ALU_Op_r[0]));
  MUXF7 \ALU_Op_r_reg[0]_i_2 
       (.I0(\ALU_Op_r[0]_i_3_n_0 ),
        .I1(\ALU_Op_r[0]_i_4_n_0 ),
        .O(\ALU_Op_r_reg[0]_i_2_n_0 ),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \ALU_Op_r_reg[0]_i_5 
       (.I0(\ALU_Op_r[0]_i_9_n_0 ),
        .I1(\ALU_Op_r[0]_i_10_n_0 ),
        .O(\ALU_Op_r_reg[0]_i_5_n_0 ),
        .S(\IR_reg_n_0_[6] ));
  FDCE \ALU_Op_r_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ALU_Op_r[1]_i_1_n_0 ),
        .Q(ALU_Op_r[1]));
  FDCE \ALU_Op_r_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ALU_Op_r[2]_i_1_n_0 ),
        .Q(ALU_Op_r[2]));
  MUXF7 \ALU_Op_r_reg[2]_i_2 
       (.I0(\ALU_Op_r[2]_i_3_n_0 ),
        .I1(\ALU_Op_r[2]_i_4_n_0 ),
        .O(\ALU_Op_r_reg[2]_i_2_n_0 ),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \ALU_Op_r_reg[2]_i_5 
       (.I0(\ALU_Op_r[2]_i_9_n_0 ),
        .I1(\ALU_Op_r[2]_i_10_n_0 ),
        .O(\ALU_Op_r_reg[2]_i_5_n_0 ),
        .S(\mcycle_reg_n_0_[6] ));
  MUXF7 \ALU_Op_r_reg[2]_i_6 
       (.I0(\ALU_Op_r[2]_i_11_n_0 ),
        .I1(\ALU_Op_r[2]_i_12_n_0 ),
        .O(\ALU_Op_r_reg[2]_i_6_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  FDCE \ALU_Op_r_reg[3] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ALU_Op_r[3]_i_1_n_0 ),
        .Q(ALU_Op_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \A[0]_i_5 
       (.I0(Inc_WZ),
        .I1(data0[0]),
        .I2(\A[6]_i_5_n_0 ),
        .O(\A[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[10]_i_4 
       (.I0(\F_reg[7]_0 [2]),
        .I1(Inc_WZ),
        .I2(A0[10]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[11]_i_4 
       (.I0(\F_reg[7]_0 [3]),
        .I1(Inc_WZ),
        .I2(A0[11]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[12]_i_4 
       (.I0(\F_reg[7]_0 [4]),
        .I1(Inc_WZ),
        .I2(A0[12]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[13]_i_4 
       (.I0(\F_reg[7]_0 [5]),
        .I1(Inc_WZ),
        .I2(A0[13]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[14]_i_5 
       (.I0(\F_reg[7]_0 [6]),
        .I1(Inc_WZ),
        .I2(A0[14]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \A[15]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(tstate[1]),
        .I4(tstate[2]),
        .I5(BusAck_reg_0),
        .O(BTR_r));
  LUT2 #(
    .INIT(4'hE)) 
    \A[15]_i_10 
       (.I0(\A[15]_i_12_n_0 ),
        .I1(\A[15]_i_11_n_0 ),
        .O(\A[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \A[15]_i_11 
       (.I0(JumpXY),
        .I1(Jump),
        .O(\A[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \A[15]_i_12 
       (.I0(RstP),
        .I1(Call),
        .O(\A[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040FF4000)) 
    \A[15]_i_14 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\A[15]_i_18_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\A[15]_i_19_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(Inc_WZ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \A[15]_i_16 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\A_reg[15]_i_20_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\A[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \A[15]_i_17 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\A[15]_i_21_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\A[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \A[15]_i_18 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[0] ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\A[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \A[15]_i_19 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\A[15]_i_22_n_0 ),
        .I3(\IR_reg_n_0_[0] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\A[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \A[15]_i_21 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \A[15]_i_22 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \A[15]_i_23 
       (.I0(\TmpAddr[15]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h400040004F004000)) 
    \A[15]_i_24 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\A[15]_i_25_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(i_reg_n_25),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\A[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \A[15]_i_25 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [1]),
        .O(\A[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \A[15]_i_4 
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle[6]_i_8_n_0 ),
        .I2(\A[15]_i_11_n_0 ),
        .I3(\A[15]_i_12_n_0 ),
        .O(\A[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \A[15]_i_6 
       (.I0(Set_Addr_To[0]),
        .I1(Set_Addr_To[1]),
        .O(\A[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[15]_i_8 
       (.I0(\F_reg[7]_0 [7]),
        .I1(Inc_WZ),
        .I2(A0[15]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[1]_i_3 
       (.I0(A0[1]),
        .I1(Inc_WZ),
        .I2(data0[1]),
        .O(\A[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[2]_i_4 
       (.I0(A0[2]),
        .I1(Inc_WZ),
        .I2(data0[2]),
        .O(\A[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[3]_i_4 
       (.I0(data0[3]),
        .I1(Inc_WZ),
        .I2(A0[3]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[4]_i_4 
       (.I0(data0[4]),
        .I1(Inc_WZ),
        .I2(A0[4]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[5]_i_4 
       (.I0(A0[5]),
        .I1(Inc_WZ),
        .I2(data0[5]),
        .O(\A[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[6]_i_4 
       (.I0(A0[6]),
        .I1(Inc_WZ),
        .I2(data0[6]),
        .O(\A[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \A[6]_i_5 
       (.I0(Set_Addr_To[1]),
        .I1(Set_Addr_To[0]),
        .I2(Set_Addr_To[2]),
        .O(\A[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[7]_i_4 
       (.I0(data0[7]),
        .I1(Inc_WZ),
        .I2(A0[7]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[8]_i_4 
       (.I0(\F_reg[7]_0 [0]),
        .I1(Inc_WZ),
        .I2(A0[8]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \A[9]_i_5 
       (.I0(\F_reg[7]_0 [1]),
        .I1(Inc_WZ),
        .I2(A0[9]),
        .I3(\A[6]_i_5_n_0 ),
        .O(\A[9]_i_5_n_0 ));
  FDCE \A_reg[0] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_95),
        .Q(\cpu_bus[addr] [0]));
  FDCE \A_reg[10] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_85),
        .Q(\cpu_bus[addr] [10]));
  FDCE \A_reg[11] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_84),
        .Q(\cpu_bus[addr] [11]));
  FDCE \A_reg[12] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_83),
        .Q(\cpu_bus[addr] [12]));
  CARRY4 \A_reg[12]_i_7 
       (.CI(\A_reg[8]_i_7_n_0 ),
        .CO({\A_reg[12]_i_7_n_0 ,\A_reg[12]_i_7_n_1 ,\A_reg[12]_i_7_n_2 ,\A_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A0[12:9]),
        .S({\TmpAddr_reg_n_0_[12] ,\TmpAddr_reg_n_0_[11] ,\TmpAddr_reg_n_0_[10] ,\TmpAddr_reg_n_0_[9] }));
  FDCE \A_reg[13] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_82),
        .Q(\cpu_bus[addr] [13]));
  FDCE \A_reg[14] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_81),
        .Q(\cpu_bus[addr] [14]));
  FDCE \A_reg[15] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_80),
        .Q(\cpu_bus[addr] [15]));
  CARRY4 \A_reg[15]_i_15 
       (.CI(\A_reg[12]_i_7_n_0 ),
        .CO({\NLW_A_reg[15]_i_15_CO_UNCONNECTED [3:2],\A_reg[15]_i_15_n_2 ,\A_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_A_reg[15]_i_15_O_UNCONNECTED [3],A0[15:13]}),
        .S({1'b0,\TmpAddr_reg_n_0_[15] ,\TmpAddr_reg_n_0_[14] ,\TmpAddr_reg_n_0_[13] }));
  MUXF7 \A_reg[15]_i_20 
       (.I0(\A[15]_i_23_n_0 ),
        .I1(\A[15]_i_24_n_0 ),
        .O(\A_reg[15]_i_20_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \A_reg[15]_i_9 
       (.I0(\A[15]_i_16_n_0 ),
        .I1(\A[15]_i_17_n_0 ),
        .O(Jump),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \A_reg[1] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_94),
        .Q(\cpu_bus[addr] [1]));
  FDCE \A_reg[2] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_93),
        .Q(\A_reg[6]_0 [0]));
  FDCE \A_reg[3] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_92),
        .Q(\A_reg[6]_0 [1]));
  FDCE \A_reg[4] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_91),
        .Q(\A_reg[6]_0 [2]));
  CARRY4 \A_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\A_reg[4]_i_7_n_0 ,\A_reg[4]_i_7_n_1 ,\A_reg[4]_i_7_n_2 ,\A_reg[4]_i_7_n_3 }),
        .CYINIT(data0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A0[4:1]),
        .S(data0[4:1]));
  FDCE \A_reg[5] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_90),
        .Q(\A_reg[6]_0 [3]));
  FDCE \A_reg[6] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_89),
        .Q(\A_reg[6]_0 [4]));
  FDCE \A_reg[7] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_88),
        .Q(\cpu_bus[addr] [7]));
  FDCE \A_reg[8] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_87),
        .Q(\cpu_bus[addr] [8]));
  CARRY4 \A_reg[8]_i_7 
       (.CI(\A_reg[4]_i_7_n_0 ),
        .CO({\A_reg[8]_i_7_n_0 ,\A_reg[8]_i_7_n_1 ,\A_reg[8]_i_7_n_2 ,\A_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A0[8:5]),
        .S({\TmpAddr_reg_n_0_[8] ,data0[7:5]}));
  FDCE \A_reg[9] 
       (.C(Q[1]),
        .CE(BTR_r),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_86),
        .Q(\cpu_bus[addr] [9]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000100)) 
    Alternate_i_1
       (.I0(BusAck_reg_0),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(Alternate_i_2_n_0),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(Alternate_reg_n_0),
        .O(Alternate_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    Alternate_i_2
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(Alternate_i_3_n_0),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(Alternate_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Alternate_i_3
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(Alternate_i_3_n_0));
  FDCE Alternate_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Alternate_i_1_n_0),
        .Q(Alternate_reg_n_0));
  LUT6 #(
    .INIT(64'h000000002222222A)) 
    \Ap[7]_i_1 
       (.I0(ExchangeAF),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(tstate[1]),
        .I4(tstate[2]),
        .I5(BusAck_reg_0),
        .O(Ap));
  LUT5 #(
    .INIT(32'h00000010)) 
    \Ap[7]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\Ap[7]_i_3_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(ExchangeAF));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \Ap[7]_i_3 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\Ap[7]_i_3_n_0 ));
  FDPE \Ap_reg[0] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[0] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[0] ));
  FDPE \Ap_reg[1] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[1] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[1] ));
  FDPE \Ap_reg[2] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[2] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[2] ));
  FDPE \Ap_reg[3] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[3] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[3] ));
  FDPE \Ap_reg[4] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[4] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[4] ));
  FDPE \Ap_reg[5] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[5] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[5] ));
  FDPE \Ap_reg[6] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[6] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[6] ));
  FDPE \Ap_reg[7] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\ACC_reg_n_0_[7] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\Ap_reg_n_0_[7] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    Arith16_r_i_1
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(Arith16_r_i_2_n_0),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Arith16));
  LUT6 #(
    .INIT(64'h0000000050400000)) 
    Arith16_r_i_2
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(Arith16_r_i_2_n_0));
  FDCE Arith16_r_reg
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Arith16),
        .Q(Arith16_r));
  LUT5 #(
    .INIT(32'h000088F8)) 
    Auto_Wait_t1_i_1
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(iorq),
        .I3(Auto_Wait_t2),
        .I4(\tstate[6]_i_4_n_0 ),
        .O(Auto_Wait_t1));
  FDCE Auto_Wait_t1_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Auto_Wait_t1),
        .Q(Auto_Wait_t1_reg_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    Auto_Wait_t2_i_1
       (.I0(Auto_Wait_t1_reg_n_0),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(Auto_Wait_t20));
  FDCE Auto_Wait_t2_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Auto_Wait_t20),
        .Q(Auto_Wait_t2));
  LUT5 #(
    .INIT(32'h0DFF0D00)) 
    BTR_r_i_1
       (.I0(BTR_r_i_2_n_0),
        .I1(I_BT),
        .I2(No_BTR),
        .I3(BTR_r),
        .I4(BTR_r_reg_n_0),
        .O(BTR_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FFFDFFF)) 
    BTR_r_i_2
       (.I0(\F[2]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ISet_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(BTR_r_i_4_n_0),
        .I5(\IR_reg_n_0_[6] ),
        .O(BTR_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    BTR_r_i_3
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(i_reg_n_22),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(I_BT));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    BTR_r_i_4
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(BTR_r_i_4_n_0));
  FDCE BTR_r_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(BTR_r_i_1_n_0),
        .Q(BTR_r_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    \BusA[7]_i_2 
       (.I0(Set_BusA_To[0]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[2]),
        .O(\BusA[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \BusA[7]_i_3 
       (.I0(Set_BusA_To[1]),
        .I1(Set_BusA_To[2]),
        .O(\BusA[7]_i_3_n_0 ));
  FDRE \BusA_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[0]),
        .Q(\BusA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \BusA_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[1]),
        .Q(\BusA_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \BusA_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[2]),
        .Q(\BusA_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \BusA_reg[3] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[3]),
        .Q(\BusA_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \BusA_reg[4] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[4]),
        .Q(\BusA_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \BusA_reg[5] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[5]),
        .Q(\BusA_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \BusA_reg[6] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[6]),
        .Q(\BusA_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \BusA_reg[7] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusA[7]),
        .Q(\BusA_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8C)) 
    BusAck_i_1
       (.I0(BusAck_reg_0),
        .I1(BusReq_s),
        .I2(\mcycle[6]_i_3_n_0 ),
        .O(BusAck_i_1_n_0));
  (* ORIG_CELL_NAME = "BusAck_reg" *) 
  FDCE BusAck_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(BusAck_i_1_n_0),
        .Q(BusAck_reg_0));
  (* ORIG_CELL_NAME = "BusAck_reg" *) 
  FDCE BusAck_reg_rep
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(BusAck_rep_i_1_n_0),
        .Q(BusAck_reg_rep_0));
  LUT3 #(
    .INIT(8'h8C)) 
    BusAck_rep_i_1
       (.I0(BusAck_reg_0),
        .I1(BusReq_s),
        .I2(\mcycle[6]_i_3_n_0 ),
        .O(BusAck_rep_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFAC0FAC)) 
    \BusB[0]_i_2 
       (.I0(data4[0]),
        .I1(\SP_reg_n_0_[0] ),
        .I2(Set_BusB_To[0]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[0] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[0]_i_3 
       (.I0(data7[0]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[0] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[0]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [0]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[0] ),
        .O(\BusB[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[1]_i_2 
       (.I0(\SP_reg_n_0_[1] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[1]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[1] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[1]_i_3 
       (.I0(data7[1]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[1] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[1]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [1]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[1] ),
        .O(\BusB[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[2]_i_2 
       (.I0(\SP_reg_n_0_[2] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[2]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[2] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[2]_i_3 
       (.I0(data7[2]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[2] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[2]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [2]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[2] ),
        .O(\BusB[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[3]_i_2 
       (.I0(\SP_reg_n_0_[3] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[3]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[3] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[3]_i_3 
       (.I0(data7[3]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[3] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[3]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [3]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[3] ),
        .O(\BusB[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[4]_i_2 
       (.I0(\SP_reg_n_0_[4] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[4]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[4] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[4]_i_3 
       (.I0(data7[4]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[4] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[4]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [4]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[4] ),
        .O(\BusB[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[5]_i_2 
       (.I0(\SP_reg_n_0_[5] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[5]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[5] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[5]_i_3 
       (.I0(data7[5]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[5] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[5]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [5]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[5] ),
        .O(\BusB[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[6]_i_2 
       (.I0(\SP_reg_n_0_[6] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[6]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[6] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[6]_i_3 
       (.I0(data7[6]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[6] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[6]_i_4 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [6]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[6] ),
        .O(\BusB[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004F40)) 
    \BusB[7]_i_10 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\BusB[7]_i_15_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\Read_To_Reg_r[4]_i_9_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\BusB[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \BusB[7]_i_11 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\BusB[7]_i_16_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\BusB[7]_i_17_n_0 ),
        .O(\BusB[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF002020)) 
    \BusB[7]_i_12 
       (.I0(\BusB[7]_i_18_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\BusB[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEFFAE00)) 
    \BusB[7]_i_13 
       (.I0(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\BusB_reg[7]_i_19_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\BusB[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCCE200E200000000)) 
    \BusB[7]_i_14 
       (.I0(i_reg_n_24),
        .I1(\IR_reg_n_0_[0] ),
        .I2(\BusB[7]_i_21_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\BusB[7]_i_22_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\BusB[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800080)) 
    \BusB[7]_i_15 
       (.I0(\IR_reg_n_0_[0] ),
        .I1(\mcycles[1]_i_10_n_0 ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\BusB[7]_i_23_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\BusB[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \BusB[7]_i_16 
       (.I0(\BusB[7]_i_24_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\BusB[7]_i_25_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\BusB[7]_i_26_n_0 ),
        .O(\BusB[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \BusB[7]_i_17 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\BusB[7]_i_27_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\BusB[7]_i_28_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\BusB[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h454040404A4A4A4A)) 
    \BusB[7]_i_18 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\BusB[7]_i_29_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \BusB[7]_i_2 
       (.I0(\SP_reg_n_0_[7] ),
        .I1(Set_BusB_To[0]),
        .I2(data4[7]),
        .I3(Set_BusB_To[1]),
        .I4(\F_reg_n_0_[7] ),
        .I5(Set_BusB_To[2]),
        .O(\BusB[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F20202F202020)) 
    \BusB[7]_i_21 
       (.I0(\mcycles[1]_i_10_n_0 ),
        .I1(mcycle),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\TmpAddr[15]_i_12_n_0 ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\BusB[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \BusB[7]_i_22 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .O(\BusB[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FCF00800F80)) 
    \BusB[7]_i_23 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\mcycles[1]_i_10_n_0 ),
        .I2(\IR_reg_n_0_[0] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\BusB[7]_i_32_n_0 ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\BusB[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \BusB[7]_i_24 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\BusB[7]_i_33_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\BusB[7]_i_34_n_0 ),
        .O(\BusB[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000A2000000000)) 
    \BusB[7]_i_25 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \BusB[7]_i_26 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \BusB[7]_i_27 
       (.I0(\BusB[7]_i_35_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\BusB[7]_i_36_n_0 ),
        .O(\BusB[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002023202)) 
    \BusB[7]_i_28 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B888B8B8B8)) 
    \BusB[7]_i_29 
       (.I0(\BusB[7]_i_37_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\BusB[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \BusB[7]_i_3 
       (.I0(data7[7]),
        .I1(Set_BusB_To[0]),
        .I2(\PC_reg_n_0_[7] ),
        .I3(Set_BusB_To[2]),
        .I4(Set_BusB_To[1]),
        .O(\BusB[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0033003000020000)) 
    \BusB[7]_i_30 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(NMICycle_reg_n_0),
        .I5(mcycle),
        .O(\BusB[7]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hC0008000)) 
    \BusB[7]_i_31 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg_n_0_[2] ),
        .O(\BusB[7]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \BusB[7]_i_32 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [2]),
        .O(\BusB[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0004F0000004AAAA)) 
    \BusB[7]_i_33 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \BusB[7]_i_34 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(i_reg_n_25),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .O(\BusB[7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \BusB[7]_i_35 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .O(\BusB[7]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \BusB[7]_i_36 
       (.I0(NMICycle_reg_n_0),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\BusB[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003332000)) 
    \BusB[7]_i_37 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\BusB[7]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hF8FF7000)) 
    \BusB[7]_i_5 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[0]),
        .I2(\F_reg[7]_0 [7]),
        .I3(Set_BusB_To[2]),
        .I4(\ACC_reg_n_0_[7] ),
        .O(\BusB[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BusB[7]_i_6 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[2]),
        .O(\BusB[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050040004)) 
    \BusB[7]_i_9 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\BusB[7]_i_13_n_0 ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\BusB[7]_i_14_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\BusB[7]_i_9_n_0 ));
  FDRE \BusB_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[0]),
        .Q(\BusB_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \BusB_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[1]),
        .Q(\BusB_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \BusB_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[2]),
        .Q(\BusB_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \BusB_reg[3] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[3]),
        .Q(\BusB_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \BusB_reg[4] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[4]),
        .Q(\BusB_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \BusB_reg[5] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[5]),
        .Q(\BusB_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \BusB_reg[6] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[6]),
        .Q(\BusB_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \BusB_reg[7] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(BusB[7]),
        .Q(\BusB_reg_n_0_[7] ),
        .R(1'b0));
  MUXF7 \BusB_reg[7]_i_19 
       (.I0(\BusB[7]_i_30_n_0 ),
        .I1(\BusB[7]_i_31_n_0 ),
        .O(\BusB_reg[7]_i_19_n_0 ),
        .S(\IR_reg_n_0_[0] ));
  MUXF7 \BusB_reg[7]_i_4 
       (.I0(\BusB[7]_i_9_n_0 ),
        .I1(\BusB[7]_i_10_n_0 ),
        .O(Set_BusB_To[3]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \BusB_reg[7]_i_8 
       (.I0(\BusB[7]_i_11_n_0 ),
        .I1(\BusB[7]_i_12_n_0 ),
        .O(Set_BusB_To[0]),
        .S(\ISet_reg_n_0_[1] ));
  FDCE BusReq_s_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(BusReq_s_reg_0),
        .Q(BusReq_s));
  LUT6 #(
    .INIT(64'hEFEFEFEE20202022)) 
    \F[0]_i_1 
       (.I0(\F[0]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[0]_i_3_n_0 ),
        .I3(Save_ALU_r_i_5_n_0),
        .I4(\F[0]_i_4_n_0 ),
        .I5(\F_reg_n_0_[0] ),
        .O(\F[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF23FF00FC20)) 
    \F[0]_i_10 
       (.I0(\i_alu/p_3_in ),
        .I1(ALU_Op_r[1]),
        .I2(ALU_Op_r[2]),
        .I3(\F_reg_n_0_[0] ),
        .I4(ALU_Op_r[0]),
        .I5(\i_alu/F_Out5_out [0]),
        .O(\F[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \F[0]_i_11 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[1] ),
        .O(\F[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \F[0]_i_12 
       (.I0(\i_alu/DAA_Q13_out ),
        .I1(\i_alu/DAA_Q__1 [7]),
        .I2(\i_alu/DAA_Q__1 [5]),
        .I3(\i_alu/DAA_Q__1 [6]),
        .I4(\F_reg_n_0_[1] ),
        .I5(\F[0]_i_14_n_0 ),
        .O(\i_alu/p_3_in ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \F[0]_i_13 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\BusA_reg_n_0_[0] ),
        .I2(\BusA_reg_n_0_[7] ),
        .O(\i_alu/F_Out5_out [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8880)) 
    \F[0]_i_14 
       (.I0(\i_alu/DAA_Q0 [8]),
        .I1(\i_alu/DAA_Q [7]),
        .I2(\i_alu/DAA_Q [6]),
        .I3(\i_alu/DAA_Q [5]),
        .I4(\i_alu/DAA_Q [8]),
        .I5(\F_reg_n_0_[0] ),
        .O(\F[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    \F[0]_i_2 
       (.I0(i_reg_n_77),
        .I1(\F[6]_i_2_n_0 ),
        .I2(\F_reg[0]_i_5_n_0 ),
        .I3(PreserveC_r),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[0]_i_6_n_0 ),
        .O(\F[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABFFAB)) 
    \F[0]_i_3 
       (.I0(\F[6]_i_2_n_0 ),
        .I1(PreserveC_r),
        .I2(\F[5]_i_4_n_0 ),
        .I3(ExchangeAF),
        .I4(\IR[7]_i_3_n_0 ),
        .O(\F[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555455)) 
    \F[0]_i_4 
       (.I0(I_SCF),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\F[0]_i_8_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\F[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF0DD)) 
    \F[0]_i_6 
       (.I0(\F_reg_n_0_[0] ),
        .I1(I_SCF),
        .I2(Fp[0]),
        .I3(ExchangeAF),
        .O(\F[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \F[0]_i_7 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\F[0]_i_11_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(I_SCF));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \F[0]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\F[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h05058F008F008A8A)) 
    \F[0]_i_9 
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[0]),
        .I2(ALU_Op_r[2]),
        .I3(\BusB_reg_n_0_[7] ),
        .I4(\i_alu/Carry_In ),
        .I5(\BusA_reg_n_0_[7] ),
        .O(\F[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[1]_i_1 
       (.I0(\F[1]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[4]_i_3_n_0 ),
        .I4(\F[7]_i_4_n_0 ),
        .I5(\F_reg_n_0_[1] ),
        .O(\F[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA3FAA00AA00)) 
    \F[1]_i_2 
       (.I0(i_reg_n_76),
        .I1(\tstate[6]_i_4_n_0 ),
        .I2(I_INRC),
        .I3(\F[6]_i_2_n_0 ),
        .I4(\F[5]_i_6_n_0 ),
        .I5(\F[1]_i_3_n_0 ),
        .O(\F[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5140FFFF51400000)) 
    \F[1]_i_3 
       (.I0(\ACC[7]_i_5_n_0 ),
        .I1(ExchangeAF),
        .I2(Fp[1]),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[1]_i_4_n_0 ),
        .O(\F[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBB0B0080)) 
    \F[1]_i_4 
       (.I0(\F_reg_n_0_[1] ),
        .I1(ALU_Op_r[3]),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .O(\F[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A88FFFF8A880000)) 
    \F[2]_i_1 
       (.I0(\F[2]_i_2_n_0 ),
        .I1(\F[2]_i_3_n_0 ),
        .I2(\F[2]_i_4_n_0 ),
        .I3(\F[2]_i_5_n_0 ),
        .I4(\F[2]_i_6_n_0 ),
        .I5(\F_reg_n_0_[2] ),
        .O(\F[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \F[2]_i_10 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\F[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \F[2]_i_11 
       (.I0(\F_reg[7]_0 [6]),
        .I1(\F_reg[7]_0 [7]),
        .I2(\F_reg[7]_0 [4]),
        .I3(\F_reg[7]_0 [5]),
        .O(\F[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \F[2]_i_12 
       (.I0(\F_reg_n_0_[2] ),
        .I1(Arith16_r),
        .I2(\F[2]_i_14_n_0 ),
        .I3(\F[2]_i_15_n_0 ),
        .O(\F[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \F[2]_i_13 
       (.I0(\F[2]_i_16_n_0 ),
        .I1(\F_reg_n_0_[2] ),
        .I2(IncDecZ_i_11_n_0),
        .I3(\F[2]_i_17_n_0 ),
        .I4(\F[2]_i_18_n_0 ),
        .I5(\i_alu/F_Out5_out [2]),
        .O(\F[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4020000042244224)) 
    \F[2]_i_14 
       (.I0(\BusA_reg_n_0_[7] ),
        .I1(\i_alu/Carry_In ),
        .I2(ALU_Op_r[1]),
        .I3(\BusB_reg_n_0_[7] ),
        .I4(ALU_Op_r[0]),
        .I5(ALU_Op_r[2]),
        .O(\F[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000069969669)) 
    \F[2]_i_15 
       (.I0(\F[2]_i_20_n_0 ),
        .I1(\i_alu/Q_t [6]),
        .I2(\i_alu/Q_t [7]),
        .I3(\i_alu/Q_t [4]),
        .I4(\i_alu/Q_t [5]),
        .I5(\F[2]_i_21_n_0 ),
        .O(\F[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8F3B8C0B8C0B8F3)) 
    \F[2]_i_16 
       (.I0(\F_reg_n_0_[2] ),
        .I1(ALU_Op_r[1]),
        .I2(\F[2]_i_22_n_0 ),
        .I3(ALU_Op_r[0]),
        .I4(\i_alu/p_3_in ),
        .I5(\F[2]_i_23_n_0 ),
        .O(\F[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \F[2]_i_17 
       (.I0(\F[2]_i_24_n_0 ),
        .I1(\F[2]_i_25_n_0 ),
        .I2(\i_alu/BitMask ),
        .I3(\BusB_reg_n_0_[3] ),
        .I4(\RegAddrB_r[2]_i_10_0 ),
        .I5(\BusB_reg_n_0_[2] ),
        .O(\F[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \F[2]_i_18 
       (.I0(ALU_Op_r[2]),
        .I1(ALU_Op_r[0]),
        .I2(ALU_Op_r[1]),
        .O(\F[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h999F9990)) 
    \F[2]_i_19 
       (.I0(\F[2]_i_27_n_0 ),
        .I1(\F[2]_i_28_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\F_reg_n_0_[2] ),
        .O(\i_alu/F_Out5_out [2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \F[2]_i_2 
       (.I0(i_reg_n_75),
        .I1(\F[6]_i_2_n_0 ),
        .O(\F[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \F[2]_i_20 
       (.I0(\i_alu/Q_t [2]),
        .I1(\i_alu/Q_t [3]),
        .I2(\i_alu/Q_t [0]),
        .I3(\i_alu/Q_t [1]),
        .O(\F[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \F[2]_i_21 
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[2]),
        .I2(ALU_Op_r[0]),
        .O(\F[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \F[2]_i_22 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(\BusA_reg_n_0_[7] ),
        .I3(\BusA_reg_n_0_[6] ),
        .I4(\F[2]_i_29_n_0 ),
        .O(\F[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \F[2]_i_23 
       (.I0(\i_alu/p_10_in ),
        .I1(i_reg_n_58),
        .I2(\F[2]_i_30_n_0 ),
        .I3(\F[2]_i_31_n_0 ),
        .I4(\i_alu/p_9_in ),
        .I5(i_reg_n_57),
        .O(\F[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0008000)) 
    \F[2]_i_24 
       (.I0(\BusB_reg_n_0_[7] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\BusB_reg_n_0_[6] ),
        .I5(\F[2]_i_32_n_0 ),
        .O(\F[2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00230020)) 
    \F[2]_i_25 
       (.I0(\BusB_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\BusB_reg_n_0_[0] ),
        .O(\F[2]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \F[2]_i_26 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\i_alu/BitMask ));
  LUT6 #(
    .INIT(64'h693C69C396C3963C)) 
    \F[2]_i_27 
       (.I0(\BusA_reg_n_0_[7] ),
        .I1(i_reg_n_53),
        .I2(\BusA_reg_n_0_[5] ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\BusA_reg_n_0_[3] ),
        .I5(i_reg_n_51),
        .O(\F[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h69965AA56996A55A)) 
    \F[2]_i_28 
       (.I0(i_reg_n_62),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(i_reg_n_61),
        .I3(\BusA_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\BusA_reg_n_0_[0] ),
        .O(\F[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h47B8B847B84747B8)) 
    \F[2]_i_29 
       (.I0(\BusB_reg_n_0_[6] ),
        .I1(ALU_Op_r[0]),
        .I2(\BusB_reg_n_0_[2] ),
        .I3(i_reg_n_41),
        .I4(i_reg_n_59),
        .I5(i_reg_n_44),
        .O(\F[2]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \F[2]_i_3 
       (.I0(\F[6]_i_2_n_0 ),
        .I1(\F[2]_i_5_n_0 ),
        .I2(IncDecZ_reg_n_0),
        .O(\F[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC5A335A335ACC5A)) 
    \F[2]_i_30 
       (.I0(i_reg_n_55),
        .I1(\i_alu/DAA_Q0_in ),
        .I2(IncDecZ_i_24_n_0),
        .I3(\F_reg_n_0_[1] ),
        .I4(\i_alu/DAA_Q__1 [6]),
        .I5(i_reg_n_56),
        .O(\F[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \F[2]_i_31 
       (.I0(\i_alu/DAA_Q__0 ),
        .I1(\i_alu/DAA_Q11_out ),
        .I2(\i_alu/DAA_Q0 [1]),
        .I3(\F_reg_n_0_[1] ),
        .I4(\i_alu/DAA_Q__1 [1]),
        .I5(i_reg_n_60),
        .O(\F[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00B00080)) 
    \F[2]_i_32 
       (.I0(\BusB_reg_n_0_[5] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\BusB_reg_n_0_[4] ),
        .O(\F[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hBF808080BF80BFBF)) 
    \F[2]_i_4 
       (.I0(\F[2]_i_7_n_0 ),
        .I1(I_INRC),
        .I2(\tstate[6]_i_4_n_0 ),
        .I3(\F[2]_i_8_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F_reg[2]_i_9_n_0 ),
        .O(\F[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFFFFFFF)) 
    \F[2]_i_5 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\F[2]_i_10_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(I_BT),
        .O(\F[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8FFFFF)) 
    \F[2]_i_6 
       (.I0(I_INRC),
        .I1(\tstate[6]_i_4_n_0 ),
        .I2(\F[4]_i_3_n_0 ),
        .I3(\F[6]_i_2_n_0 ),
        .I4(\F[2]_i_5_n_0 ),
        .I5(BusAck_reg_0),
        .O(\F[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \F[2]_i_7 
       (.I0(\F_reg[7]_0 [1]),
        .I1(\F_reg[7]_0 [0]),
        .I2(\F_reg[7]_0 [3]),
        .I3(\F_reg[7]_0 [2]),
        .I4(\F[2]_i_11_n_0 ),
        .O(\F[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \F[2]_i_8 
       (.I0(p_5_in),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(Fp[2]),
        .O(\F[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[3]_i_1 
       (.I0(\F[3]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[5]_i_4_n_0 ),
        .I4(\F[5]_i_5_n_0 ),
        .I5(\F_reg_n_0_[3] ),
        .O(\F[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[3]_i_2 
       (.I0(i_reg_n_74),
        .I1(\F[6]_i_2_n_0 ),
        .I2(ALU_Q[3]),
        .I3(\F[5]_i_6_n_0 ),
        .I4(\F[3]_i_3_n_0 ),
        .O(\F[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \F[3]_i_3 
       (.I0(Fp[3]),
        .I1(ExchangeAF),
        .I2(\ACC_reg_n_0_[3] ),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[3]_i_4_n_0 ),
        .O(\F[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[3]_i_4 
       (.I0(\F_reg[3]_i_5_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(\BusB_reg_n_0_[3] ),
        .I3(\F[5]_i_11_n_0 ),
        .I4(\i_alu/Q_t [3]),
        .O(\F[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF00FFFFBF000000)) 
    \F[3]_i_6 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\BusB_reg_n_0_[3] ),
        .I4(\F[2]_i_18_n_0 ),
        .I5(i_reg_n_43),
        .O(\F[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    \F[3]_i_7 
       (.I0(i_reg_n_41),
        .I1(\i_alu/p_9_in ),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[3] ),
        .O(\F[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[4]_i_1 
       (.I0(\F[4]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[4]_i_3_n_0 ),
        .I4(\F[7]_i_4_n_0 ),
        .I5(\F_reg_n_0_[4] ),
        .O(\F[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA3FAA00AA00)) 
    \F[4]_i_2 
       (.I0(i_reg_n_73),
        .I1(\tstate[6]_i_4_n_0 ),
        .I2(I_INRC),
        .I3(\F[6]_i_2_n_0 ),
        .I4(\F[5]_i_6_n_0 ),
        .I5(\F_reg[4]_i_4_n_0 ),
        .O(\F[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2202)) 
    \F[4]_i_3 
       (.I0(\F[5]_i_4_n_0 ),
        .I1(\ACC[7]_i_5_n_0 ),
        .I2(ExchangeAF),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\F[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8BB88BB8B8)) 
    \F[4]_i_5 
       (.I0(\F[4]_i_7_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(ALU_Op_r[1]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[2]),
        .I5(\i_alu/p_0_in ),
        .O(\F[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \F[4]_i_6 
       (.I0(I_SCF),
        .I1(\F_reg_n_0_[0] ),
        .I2(\F[0]_i_4_n_0 ),
        .I3(ExchangeAF),
        .I4(Fp[4]),
        .I5(\ACC[7]_i_5_n_0 ),
        .O(\F[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hCACF0AC0)) 
    \F[4]_i_7 
       (.I0(\F[4]_i_8_n_0 ),
        .I1(\F_reg_n_0_[4] ),
        .I2(ALU_Op_r[1]),
        .I3(ALU_Op_r[2]),
        .I4(ALU_Op_r[0]),
        .O(\F[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000222CCC0)) 
    \F[4]_i_8 
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .I4(\F_reg_n_0_[1] ),
        .I5(ALU_Op_r[0]),
        .O(\F[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEFEE22222022)) 
    \F[5]_i_1 
       (.I0(\F[5]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(\F[5]_i_3_n_0 ),
        .I3(\F[5]_i_4_n_0 ),
        .I4(\F[5]_i_5_n_0 ),
        .I5(\F_reg_n_0_[5] ),
        .O(\F[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \F[5]_i_11 
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[0]),
        .I2(ALU_Op_r[2]),
        .O(\F[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBF00FFFFBF000000)) 
    \F[5]_i_12 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\BusB_reg_n_0_[5] ),
        .I4(\F[2]_i_18_n_0 ),
        .I5(i_reg_n_51),
        .O(\F[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    \F[5]_i_13 
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\i_alu/p_10_in ),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[5] ),
        .O(\F[5]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[5]_i_2 
       (.I0(i_reg_n_71),
        .I1(\F[6]_i_2_n_0 ),
        .I2(ALU_Q[1]),
        .I3(\F[5]_i_6_n_0 ),
        .I4(\F[5]_i_7_n_0 ),
        .O(\F[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEFFEEEEEEEE)) 
    \F[5]_i_3 
       (.I0(\F[5]_i_6_n_0 ),
        .I1(\F[6]_i_2_n_0 ),
        .I2(I_CPL),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\IR[7]_i_3_n_0 ),
        .I5(\tstate[6]_i_4_n_0 ),
        .O(\F[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB0BBBBBB)) 
    \F[5]_i_4 
       (.I0(\mcycle[6]_i_9_n_0 ),
        .I1(Save_ALU_r_reg_n_0),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[3]),
        .I5(ALU_Op_r[1]),
        .O(\F[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \F[5]_i_5 
       (.I0(ExchangeAF),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\F[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \F[5]_i_6 
       (.I0(I_BT),
        .I1(tstate[1]),
        .O(\F[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \F[5]_i_7 
       (.I0(Fp[5]),
        .I1(ExchangeAF),
        .I2(\ACC_reg_n_0_[5] ),
        .I3(\F[0]_i_4_n_0 ),
        .I4(\F[5]_i_4_n_0 ),
        .I5(\F[5]_i_9_n_0 ),
        .O(\F[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \F[5]_i_8 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(i_reg_n_23),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(I_CPL));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[5]_i_9 
       (.I0(\F_reg[5]_i_10_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(\BusB_reg_n_0_[5] ),
        .I3(\F[5]_i_11_n_0 ),
        .I4(\i_alu/Q_t [5]),
        .O(\F[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \F[6]_i_1 
       (.I0(i_reg_n_70),
        .I1(\F[6]_i_2_n_0 ),
        .I2(\F[6]_i_3_n_0 ),
        .I3(\F[7]_i_5_n_0 ),
        .I4(\F_reg_n_0_[6] ),
        .O(\F[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \F[6]_i_2 
       (.I0(Read_To_Reg_r[0]),
        .I1(i_reg_n_18),
        .I2(Read_To_Reg_r[2]),
        .I3(Read_To_Reg_r[3]),
        .I4(Read_To_Reg_r[1]),
        .O(\F[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80808080BFBFBF80)) 
    \F[6]_i_3 
       (.I0(\F[6]_i_4_n_0 ),
        .I1(I_INRC),
        .I2(\tstate[6]_i_4_n_0 ),
        .I3(\F[5]_i_4_n_0 ),
        .I4(IncDecZ_i_3_n_0),
        .I5(\F[6]_i_6_n_0 ),
        .O(\F[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \F[6]_i_4 
       (.I0(\F_reg[7]_0 [7]),
        .I1(\F_reg[7]_0 [6]),
        .I2(\F_reg[7]_0 [1]),
        .I3(\F_reg[7]_0 [0]),
        .I4(\F[6]_i_7_n_0 ),
        .O(\F[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \F[6]_i_5 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\F[7]_i_6_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(I_INRC));
  LUT5 #(
    .INIT(32'hE0EF0000)) 
    \F[6]_i_6 
       (.I0(\F[6]_i_8_n_0 ),
        .I1(p_2_in),
        .I2(\ACC[7]_i_5_n_0 ),
        .I3(Fp[6]),
        .I4(\F[5]_i_4_n_0 ),
        .O(\F[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \F[6]_i_7 
       (.I0(\F_reg[7]_0 [2]),
        .I1(\F_reg[7]_0 [3]),
        .I2(\F_reg[7]_0 [4]),
        .I3(\F_reg[7]_0 [5]),
        .O(\F[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \F[6]_i_8 
       (.I0(\I_reg_n_0_[2] ),
        .I1(\I_reg_n_0_[1] ),
        .I2(\I_reg_n_0_[3] ),
        .I3(\F[6]_i_9_n_0 ),
        .O(\F[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \F[6]_i_9 
       (.I0(\I_reg_n_0_[5] ),
        .I1(\I_reg_n_0_[6] ),
        .I2(\I_reg_n_0_[0] ),
        .I3(\I_reg_n_0_[4] ),
        .O(\F[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \F[7]_i_1 
       (.I0(\F[7]_i_2_n_0 ),
        .I1(\F[7]_i_3_n_0 ),
        .I2(\F_reg[7]_0 [7]),
        .I3(\F[7]_i_4_n_0 ),
        .I4(\F[7]_i_5_n_0 ),
        .I5(\F_reg_n_0_[7] ),
        .O(\F[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \F[7]_i_11 
       (.I0(\i_alu/p_5_in ),
        .I1(\F[2]_i_18_n_0 ),
        .I2(i_reg_n_53),
        .I3(\ISet_reg_n_0_[0] ),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(\F_reg_n_0_[7] ),
        .O(\F[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    \F[7]_i_12 
       (.I0(\BusA_reg_n_0_[7] ),
        .I1(i_reg_n_52),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[7] ),
        .O(\F[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \F[7]_i_13 
       (.I0(\BusB_reg_n_0_[7] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .O(\i_alu/p_5_in ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \F[7]_i_2 
       (.I0(i_reg_n_69),
        .I1(\F[6]_i_2_n_0 ),
        .O(\F[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    \F[7]_i_3 
       (.I0(\F[6]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\F[7]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\tstate[6]_i_4_n_0 ),
        .I5(\F[7]_i_7_n_0 ),
        .O(\F[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \F[7]_i_4 
       (.I0(\ISet_reg_n_0_[1] ),
        .I1(\F[7]_i_6_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\tstate[6]_i_4_n_0 ),
        .O(\F[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5545454545454545)) 
    \F[7]_i_5 
       (.I0(BusAck_reg_0),
        .I1(\F[6]_i_2_n_0 ),
        .I2(\F[4]_i_3_n_0 ),
        .I3(\tstate[6]_i_4_n_0 ),
        .I4(\F[7]_i_8_n_0 ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(\F[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \F[7]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\F[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \F[7]_i_7 
       (.I0(\F[7]_i_9_n_0 ),
        .I1(p_2_in),
        .I2(\ACC[7]_i_5_n_0 ),
        .I3(Fp[7]),
        .I4(\F[5]_i_4_n_0 ),
        .O(\F[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \F[7]_i_8 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(iorq_n_inv_i_7_n_0),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\F[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \F[7]_i_9 
       (.I0(\F_reg[7]_i_10_n_0 ),
        .I1(ALU_Op_r[3]),
        .I2(\F_reg_n_0_[7] ),
        .I3(Arith16_r),
        .I4(\i_alu/Q_t [7]),
        .O(\F[7]_i_9_n_0 ));
  FDPE \F_reg[0] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[0]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[0] ));
  MUXF7 \F_reg[0]_i_5 
       (.I0(\F[0]_i_9_n_0 ),
        .I1(\F[0]_i_10_n_0 ),
        .O(\F_reg[0]_i_5_n_0 ),
        .S(ALU_Op_r[3]));
  FDPE \F_reg[1] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[1]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[1] ));
  FDPE \F_reg[2] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[2]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[2] ));
  MUXF7 \F_reg[2]_i_9 
       (.I0(\F[2]_i_12_n_0 ),
        .I1(\F[2]_i_13_n_0 ),
        .O(\F_reg[2]_i_9_n_0 ),
        .S(ALU_Op_r[3]));
  FDPE \F_reg[3] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[3]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[3] ));
  MUXF7 \F_reg[3]_i_5 
       (.I0(\F[3]_i_6_n_0 ),
        .I1(\F[3]_i_7_n_0 ),
        .O(\F_reg[3]_i_5_n_0 ),
        .S(IncDecZ_i_11_n_0));
  FDPE \F_reg[4] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[4]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[4] ));
  MUXF7 \F_reg[4]_i_4 
       (.I0(\F[4]_i_5_n_0 ),
        .I1(\F[4]_i_6_n_0 ),
        .O(\F_reg[4]_i_4_n_0 ),
        .S(\F[5]_i_4_n_0 ));
  FDPE \F_reg[5] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[5]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[5] ));
  MUXF7 \F_reg[5]_i_10 
       (.I0(\F[5]_i_12_n_0 ),
        .I1(\F[5]_i_13_n_0 ),
        .O(\F_reg[5]_i_10_n_0 ),
        .S(IncDecZ_i_11_n_0));
  FDPE \F_reg[6] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[6]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[6] ));
  FDPE \F_reg[7] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\F[7]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\F_reg_n_0_[7] ));
  MUXF7 \F_reg[7]_i_10 
       (.I0(\F[7]_i_11_n_0 ),
        .I1(\F[7]_i_12_n_0 ),
        .O(\F_reg[7]_i_10_n_0 ),
        .S(IncDecZ_i_11_n_0));
  FDPE \Fp_reg[0] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[0] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[0]));
  FDPE \Fp_reg[1] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[1] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[1]));
  FDPE \Fp_reg[2] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[2] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[2]));
  FDPE \Fp_reg[3] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[3] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[3]));
  FDPE \Fp_reg[4] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[4] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[4]));
  FDPE \Fp_reg[5] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[5] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[5]));
  FDPE \Fp_reg[6] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[6] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[6]));
  FDPE \Fp_reg[7] 
       (.C(Q[1]),
        .CE(Ap),
        .D(\F_reg_n_0_[7] ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(Fp[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    Halt_FF_i_1
       (.I0(NMICycle_reg_n_0),
        .I1(Halt_FF),
        .I2(Halt_FF_reg_n_0),
        .O(Halt_FF_i_1_n_0));
  LUT6 #(
    .INIT(64'h2A002A2A00000000)) 
    Halt_FF_i_2
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(BusReq_s),
        .I2(BusAck_reg_rep_0),
        .I3(cpu_wait),
        .I4(tstate[2]),
        .I5(Halt),
        .O(Halt_FF));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Halt_FF_i_3
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(Halt_FF_i_4_n_0),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\ISet_reg_n_0_[1] ),
        .O(Halt));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    Halt_FF_i_4
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(Halt_FF_i_4_n_0));
  FDCE Halt_FF_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Halt_FF_i_1_n_0),
        .Q(Halt_FF_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[0]_i_1 
       (.I0(D[0]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[0]_rep_i_1 
       (.I0(D[0]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[0]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[0]_rep_i_1__0 
       (.I0(D[0]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[1]_i_1 
       (.I0(D[1]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[2]_i_1 
       (.I0(D[2]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[3]_i_1 
       (.I0(D[3]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[4]_i_1 
       (.I0(D[4]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[5]_i_1 
       (.I0(D[5]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[6]_i_1 
       (.I0(D[6]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF080000)) 
    \IR[7]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\ISet_reg_n_0_[1] ),
        .I3(\IR[7]_i_3_n_0 ),
        .I4(\IR[7]_i_4_n_0 ),
        .I5(BusAck_reg_0),
        .O(IR));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \IR[7]_i_2 
       (.I0(D[7]),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(\IR[7]_i_3_n_0 ),
        .O(\IR[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \IR[7]_i_3 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\tstate_reg_n_0_[3] ),
        .I2(tstate[1]),
        .I3(tstate[2]),
        .O(\IR[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IR[7]_i_4 
       (.I0(cpu_wait),
        .I1(tstate[2]),
        .O(\IR[7]_i_4_n_0 ));
  (* ORIG_CELL_NAME = "IR_reg[0]" *) 
  FDCE \IR_reg[0] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[0]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "IR_reg[0]" *) 
  FDCE \IR_reg[0]_rep 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[0]_rep_i_1_n_0 ),
        .Q(\IR_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "IR_reg[0]" *) 
  FDCE \IR_reg[0]_rep__0 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[0]_rep_i_1__0_n_0 ),
        .Q(\IR_reg[0]_rep__0_n_0 ));
  FDCE \IR_reg[1] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[1]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[1] ));
  FDCE \IR_reg[2] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[2]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[2] ));
  FDCE \IR_reg[3] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[3]_i_1_n_0 ),
        .Q(\IR_reg[5]_0 [0]));
  FDCE \IR_reg[4] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[4]_i_1_n_0 ),
        .Q(\IR_reg[5]_0 [1]));
  FDCE \IR_reg[5] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[5]_i_1_n_0 ),
        .Q(\IR_reg[5]_0 [2]));
  FDCE \IR_reg[6] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[6]_i_1_n_0 ),
        .Q(\IR_reg_n_0_[6] ));
  FDCE \IR_reg[7] 
       (.C(Q[1]),
        .CE(IR),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\IR[7]_i_2_n_0 ),
        .Q(\IR_reg_n_0_[7] ));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    \ISet[0]_i_1 
       (.I0(Prefix[1]),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(Prefix[0]),
        .I3(ISet),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\ISet[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \ISet[1]_i_1 
       (.I0(Prefix[1]),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(Prefix[0]),
        .I3(ISet),
        .I4(\ISet_reg_n_0_[1] ),
        .O(\ISet[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ISet[1]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\ISet[1]_i_5_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Prefix[1]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \ISet[1]_i_3 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\ISet[1]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Prefix[0]));
  LUT6 #(
    .INIT(64'h00F000F000F200F0)) 
    \ISet[1]_i_4 
       (.I0(Prefix[0]),
        .I1(Prefix[1]),
        .I2(XY_Ind_i_2_n_0),
        .I3(BusAck_reg_0),
        .I4(\mcycle_reg_n_0_[5] ),
        .I5(\IR[7]_i_3_n_0 ),
        .O(ISet));
  LUT6 #(
    .INIT(64'h5040000000000000)) 
    \ISet[1]_i_5 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\ISet[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000040080008000)) 
    \ISet[1]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\IR_reg_n_0_[1] ),
        .O(\ISet[1]_i_6_n_0 ));
  FDCE \ISet_reg[0] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ISet[0]_i_1_n_0 ),
        .Q(\ISet_reg_n_0_[0] ));
  FDCE \ISet_reg[1] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ISet[1]_i_1_n_0 ),
        .Q(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \I[7]_i_1 
       (.I0(\I[7]_i_2_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(BusAck_reg_0),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\I[7]_i_3_n_0 ),
        .I5(\I[7]_i_4_n_0 ),
        .O(I));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \I[7]_i_2 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\I[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \I[7]_i_3 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\I[7]_i_5_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(\I[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \I[7]_i_4 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\I[7]_i_6_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(\I[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \I[7]_i_5 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\I[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \I[7]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\I[7]_i_6_n_0 ));
  FDCE \I_reg[0] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[0] ),
        .Q(\I_reg_n_0_[0] ));
  FDCE \I_reg[1] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[1] ),
        .Q(\I_reg_n_0_[1] ));
  FDCE \I_reg[2] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[2] ),
        .Q(\I_reg_n_0_[2] ));
  FDCE \I_reg[3] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[3] ),
        .Q(\I_reg_n_0_[3] ));
  FDCE \I_reg[4] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[4] ),
        .Q(\I_reg_n_0_[4] ));
  FDCE \I_reg[5] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[5] ),
        .Q(\I_reg_n_0_[5] ));
  FDCE \I_reg[6] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[6] ),
        .Q(\I_reg_n_0_[6] ));
  FDCE \I_reg[7] 
       (.C(Q[1]),
        .CE(I),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\ACC_reg_n_0_[7] ),
        .Q(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    IncDecZ_i_10
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\tstate_reg_n_0_[3] ),
        .O(IncDecZ_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    IncDecZ_i_11
       (.I0(ALU_Op_r[1]),
        .I1(ALU_Op_r[2]),
        .O(IncDecZ_i_11_n_0));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    IncDecZ_i_12
       (.I0(\F[2]_i_17_n_0 ),
        .I1(\F[2]_i_18_n_0 ),
        .I2(IncDecZ_i_16_n_0),
        .I3(IncDecZ_i_17_n_0),
        .I4(IncDecZ_i_18_n_0),
        .I5(\F_reg_n_0_[6] ),
        .O(IncDecZ_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFAFAACF00A0AAC0)) 
    IncDecZ_i_13
       (.I0(IncDecZ_i_19_n_0),
        .I1(IncDecZ_i_20_n_0),
        .I2(ALU_Op_r[2]),
        .I3(ALU_Op_r[0]),
        .I4(ALU_Op_r[1]),
        .I5(\F_reg_n_0_[6] ),
        .O(IncDecZ_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    IncDecZ_i_14
       (.I0(\i_alu/Q_t [3]),
        .I1(\i_alu/Q_t [4]),
        .I2(\i_alu/Q_t [1]),
        .I3(\i_alu/Q_t [2]),
        .O(IncDecZ_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFA)) 
    IncDecZ_i_16
       (.I0(i_reg_n_53),
        .I1(\BusA_reg_n_0_[7] ),
        .I2(\BusA_reg_n_0_[5] ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\BusA_reg_n_0_[3] ),
        .I5(i_reg_n_51),
        .O(IncDecZ_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFA)) 
    IncDecZ_i_17
       (.I0(i_reg_n_62),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(i_reg_n_61),
        .I3(\BusA_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\BusA_reg_n_0_[0] ),
        .O(IncDecZ_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    IncDecZ_i_18
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\ISet_reg_n_0_[1] ),
        .O(IncDecZ_i_18_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    IncDecZ_i_19
       (.I0(\BusA_reg_n_0_[5] ),
        .I1(\BusA_reg_n_0_[4] ),
        .I2(\BusA_reg_n_0_[6] ),
        .I3(\BusA_reg_n_0_[7] ),
        .I4(IncDecZ_i_21_n_0),
        .O(IncDecZ_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h40)) 
    IncDecZ_i_2
       (.I0(BusAck_reg_0),
        .I1(Save_ALU_r_reg_n_0),
        .I2(\mcycle[6]_i_9_n_0 ),
        .O(IncDecZ_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    IncDecZ_i_20
       (.I0(\i_alu/p_10_in ),
        .I1(i_reg_n_58),
        .I2(IncDecZ_i_22_n_0),
        .I3(IncDecZ_i_23_n_0),
        .I4(\i_alu/p_9_in ),
        .I5(i_reg_n_57),
        .O(IncDecZ_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    IncDecZ_i_21
       (.I0(\BusB_reg_n_0_[6] ),
        .I1(ALU_Op_r[0]),
        .I2(\BusB_reg_n_0_[2] ),
        .I3(i_reg_n_41),
        .I4(i_reg_n_59),
        .I5(i_reg_n_44),
        .O(IncDecZ_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFAA3C3CFFAA)) 
    IncDecZ_i_22
       (.I0(IncDecZ_i_24_n_0),
        .I1(\i_alu/DAA_Q__1 [6]),
        .I2(i_reg_n_56),
        .I3(i_reg_n_55),
        .I4(\F_reg_n_0_[1] ),
        .I5(\i_alu/DAA_Q0_in ),
        .O(IncDecZ_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    IncDecZ_i_23
       (.I0(\i_alu/DAA_Q__0 ),
        .I1(\i_alu/DAA_Q11_out ),
        .I2(\i_alu/DAA_Q0 [1]),
        .I3(\F_reg_n_0_[1] ),
        .I4(\i_alu/DAA_Q__1 [1]),
        .I5(i_reg_n_60),
        .O(IncDecZ_i_23_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAB8B0)) 
    IncDecZ_i_24
       (.I0(\i_alu/DAA_Q0 [6]),
        .I1(\i_alu/DAA_Q [7]),
        .I2(\i_alu/DAA_Q [6]),
        .I3(\i_alu/DAA_Q [5]),
        .I4(\i_alu/DAA_Q [8]),
        .I5(\F_reg_n_0_[0] ),
        .O(IncDecZ_i_24_n_0));
  LUT4 #(
    .INIT(16'h8F70)) 
    IncDecZ_i_25
       (.I0(\i_alu/DAA_Q__1 [5]),
        .I1(\i_alu/DAA_Q__1 [6]),
        .I2(\i_alu/DAA_Q13_out ),
        .I3(\i_alu/DAA_Q__1 [7]),
        .O(\i_alu/DAA_Q0_in ));
  LUT4 #(
    .INIT(16'h11EA)) 
    IncDecZ_i_26
       (.I0(\F_reg_n_0_[4] ),
        .I1(\BusA_reg_n_0_[3] ),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(\BusA_reg_n_0_[1] ),
        .O(\i_alu/DAA_Q__0 ));
  LUT6 #(
    .INIT(64'hBBBB888BB8B88888)) 
    IncDecZ_i_3
       (.I0(IncDecZ_reg_i_6_n_0),
        .I1(ALU_Op_r[3]),
        .I2(Arith16_r),
        .I3(Z16_r),
        .I4(\F_reg_n_0_[6] ),
        .I5(IncDecZ_i_7_n_0),
        .O(IncDecZ_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    IncDecZ_i_5
       (.I0(IncDecZ_i_10_n_0),
        .I1(tstate[2]),
        .I2(i_reg_n_20),
        .I3(p_3_in108_in),
        .I4(BusAck_reg_0),
        .I5(i_reg_n_19),
        .O(IncDecZ22_out));
  LUT5 #(
    .INIT(32'h00000001)) 
    IncDecZ_i_7
       (.I0(\i_alu/Q_t [6]),
        .I1(\i_alu/Q_t [5]),
        .I2(\i_alu/Q_t [7]),
        .I3(\i_alu/Q_t [0]),
        .I4(IncDecZ_i_14_n_0),
        .O(IncDecZ_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    IncDecZ_i_8
       (.I0(i_reg_n_68),
        .I1(i_reg_n_72),
        .I2(i_reg_n_78),
        .I3(i_reg_n_79),
        .O(IncDecZ_i_8_n_0));
  FDRE IncDecZ_reg
       (.C(Q[1]),
        .CE(1'b1),
        .D(i_reg_n_67),
        .Q(IncDecZ_reg_n_0),
        .R(1'b0));
  MUXF7 IncDecZ_reg_i_6
       (.I0(IncDecZ_i_12_n_0),
        .I1(IncDecZ_i_13_n_0),
        .O(IncDecZ_reg_i_6_n_0),
        .S(IncDecZ_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    IntE_FF2_i_1
       (.I0(SetEI),
        .I1(tstate[2]),
        .I2(IntE_FF2_i_3_n_0),
        .I3(p_5_in),
        .O(IntE_FF2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    IntE_FF2_i_2
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(IntE_FF2_i_4_n_0),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\ISet_reg_n_0_[1] ),
        .O(SetEI));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    IntE_FF2_i_3
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(IntE_FF2_i_5_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(IntE_FF2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    IntE_FF2_i_4
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[1] ),
        .O(IntE_FF2_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    IntE_FF2_i_5
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(IntE_FF2_i_5_n_0));
  FDCE IntE_FF2_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(IntE_FF2_i_1_n_0),
        .Q(p_5_in));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    NMICycle_i_1
       (.I0(NMI_s_reg_n_0),
        .I1(Prefix[1]),
        .I2(Prefix[0]),
        .I3(NMICycle_i_2_n_0),
        .I4(NMICycle_i_3_n_0),
        .I5(NMICycle_reg_n_0),
        .O(NMICycle_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    NMICycle_i_2
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle[6]_i_4_n_0 ),
        .I3(\tstate[6]_i_4_n_0 ),
        .I4(BusReq_s),
        .O(NMICycle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    NMICycle_i_3
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .O(NMICycle_i_3_n_0));
  FDCE NMICycle_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(NMICycle_i_1_n_0),
        .Q(NMICycle_reg_n_0));
  LUT4 #(
    .INIT(16'h5510)) 
    NMI_s_i_1
       (.I0(NMICycle_reg_n_0),
        .I1(cpu_nmi),
        .I2(Oldnmi_n),
        .I3(NMI_s_reg_n_0),
        .O(NMI_s_i_1_n_0));
  FDCE NMI_s_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(NMI_s_i_1_n_0),
        .Q(NMI_s_reg_n_0));
  LUT6 #(
    .INIT(64'h222F222FFFFF333F)) 
    No_BTR_i_1
       (.I0(I_BT),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\F_reg_n_0_[2] ),
        .I3(\F[2]_i_5_n_0 ),
        .I4(\F_reg_n_0_[6] ),
        .I5(BTR_r_i_2_n_0),
        .O(No_BTR0));
  FDCE No_BTR_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(No_BTR0),
        .Q(No_BTR));
  FDCE Oldnmi_n_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(cpu_nmi),
        .Q(Oldnmi_n));
  LUT6 #(
    .INIT(64'hFFFF007500750075)) 
    \PC[0]_i_1 
       (.I0(\PC[0]_i_3_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(\PC[0]_i_4_n_0 ),
        .I3(BusAck_reg_0),
        .I4(\A[15]_i_4_n_0 ),
        .I5(BTR_r),
        .O(PC));
  LUT2 #(
    .INIT(4'h2)) 
    \PC[0]_i_13 
       (.I0(\PC[0]_i_25_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .O(Call));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \PC[0]_i_14 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\PC[0]_i_26_n_0 ),
        .I2(\ISet_reg_n_0_[1] ),
        .O(JumpE));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \PC[0]_i_15 
       (.I0(\PC[0]_i_27_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(Halt_FF_i_4_n_0),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(\PC[0]_i_28_n_0 ),
        .O(\PC[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[0]_i_17 
       (.I0(\F_reg[7]_0 [2]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \PC[0]_i_19 
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle[6]_i_8_n_0 ),
        .I2(\A[15]_i_12_n_0 ),
        .I3(\A[15]_i_11_n_0 ),
        .O(\PC[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[0]_i_20 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[2]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[0]_i_21 
       (.I0(\F_reg[7]_0 [1]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[0]_i_23 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[1]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \PC[0]_i_25 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\PC[0]_i_33_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\PC[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \PC[0]_i_26 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\PC[0]_i_34_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\PC[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    \PC[0]_i_27 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\PC[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \PC[0]_i_28 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\PC_reg[0]_i_35_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\PC[0]_i_36_n_0 ),
        .O(\PC[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \PC[0]_i_3 
       (.I0(Call),
        .I1(Halt),
        .I2(Jump),
        .I3(NMICycle_reg_n_0),
        .I4(Halt_FF_reg_n_0),
        .I5(XY_Ind_i_2_n_0),
        .O(\PC[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \PC[0]_i_30 
       (.I0(NMICycle_reg_n_0),
        .I1(\mcycle[6]_i_8_n_0 ),
        .I2(\A[15]_i_12_n_0 ),
        .O(\PC[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B00)) 
    \PC[0]_i_33 
       (.I0(\TmpAddr[15]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA8A00)) 
    \PC[0]_i_34 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBF088F0)) 
    \PC[0]_i_36 
       (.I0(\PC[0]_i_43_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\PC[0]_i_44_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(Save_ALU_r_i_6_n_0),
        .I5(\IR_reg_n_0_[7] ),
        .O(\PC[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[0]_i_37 
       (.I0(\PC_reg_n_0_[3] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [3]),
        .O(\PC[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[0]_i_38 
       (.I0(\PC_reg_n_0_[2] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [2]),
        .O(\PC[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[0]_i_39 
       (.I0(\PC_reg_n_0_[1] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [1]),
        .O(\PC[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \PC[0]_i_4 
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(JumpE),
        .I3(BTR_r_reg_n_0),
        .I4(\PC[0]_i_15_n_0 ),
        .I5(\mcycle_reg_n_0_[5] ),
        .O(\PC[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6A65)) 
    \PC[0]_i_40 
       (.I0(\PC_reg_n_0_[0] ),
        .I1(\F_reg[7]_0 [0]),
        .I2(JumpE),
        .I3(BTR_r_reg_n_0),
        .O(\PC[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hEEAE4E0E00000000)) 
    \PC[0]_i_41 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\TmpAddr[7]_i_10_n_0 ),
        .I4(\mcycles[1]_i_13_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\PC[0]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h4F4F4500)) 
    \PC[0]_i_42 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\TmpAddr[15]_i_12_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h5555004000000000)) 
    \PC[0]_i_43 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\PC[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00C8FFFF00C80000)) 
    \PC[0]_i_44 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\PC[0]_i_45_n_0 ),
        .O(\PC[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h3F302020)) 
    \PC[0]_i_45 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\PC[0]_i_46_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\PC[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \PC[0]_i_46 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(mcycle),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .O(\PC[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[0]_i_5 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [3]),
        .O(\PC[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[0]_i_6 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [2]),
        .O(\PC[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[0]_i_7 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [1]),
        .O(\PC[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h808A)) 
    \PC[0]_i_8 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(\F_reg[7]_0 [0]),
        .I2(JumpE),
        .I3(BTR_r_reg_n_0),
        .O(\PC[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[12]_i_10 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[14]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[12]_i_11 
       (.I0(data7[6]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_12 
       (.I0(\I_reg_n_0_[5] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[12]_i_13 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[13]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[12]_i_14 
       (.I0(data7[5]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_15 
       (.I0(\I_reg_n_0_[4] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[12]_i_16 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[12]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[12]_i_17 
       (.I0(data7[4]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_18 
       (.I0(data7[7]),
        .I1(B[15]),
        .O(\PC[12]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_19 
       (.I0(data7[6]),
        .I1(B[15]),
        .O(\PC[12]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_20 
       (.I0(data7[5]),
        .I1(B[15]),
        .O(\PC[12]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_21 
       (.I0(data7[4]),
        .I1(B[15]),
        .O(\PC[12]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[12]_i_6 
       (.I0(data7[7]),
        .I1(B[15]),
        .O(\PC[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_7 
       (.I0(p_2_in),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[12]_i_9 
       (.I0(\I_reg_n_0_[6] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[4]_i_10 
       (.I0(\F_reg[7]_0 [7]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[4]_i_13 
       (.I0(\F_reg[7]_0 [6]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[4]_i_15 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[6]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[4]_i_16 
       (.I0(\F_reg[7]_0 [5]),
        .I1(JumpE),
        .I2(BTR_r_reg_n_0),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[4]_i_18 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[5]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[4]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \PC[4]_i_2 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(B[15]),
        .O(\PC[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[4]_i_20 
       (.I0(\PC_reg_n_0_[7] ),
        .I1(B[15]),
        .O(\PC[4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[4]_i_21 
       (.I0(\PC_reg_n_0_[6] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [6]),
        .O(\PC[4]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[4]_i_22 
       (.I0(\PC_reg_n_0_[5] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [5]),
        .O(\PC[4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \PC[4]_i_23 
       (.I0(\PC_reg_n_0_[4] ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [4]),
        .O(\PC[4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[4]_i_3 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [6]),
        .O(\PC[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[4]_i_4 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [5]),
        .O(\PC[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \PC[4]_i_5 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(BTR_r_reg_n_0),
        .I2(JumpE),
        .I3(\F_reg[7]_0 [4]),
        .O(\PC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_10 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[10]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_11 
       (.I0(data7[2]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_12 
       (.I0(\I_reg_n_0_[1] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_13 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[9]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_14 
       (.I0(data7[1]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_15 
       (.I0(\I_reg_n_0_[0] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_16 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[8]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_17 
       (.I0(data7[0]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_19 
       (.I0(data7[3]),
        .I1(B[15]),
        .O(\PC[8]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_20 
       (.I0(data7[2]),
        .I1(B[15]),
        .O(\PC[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_21 
       (.I0(data7[1]),
        .I1(B[15]),
        .O(\PC[8]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[8]_i_22 
       (.I0(data7[0]),
        .I1(B[15]),
        .O(\PC[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_6 
       (.I0(\I_reg_n_0_[3] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \PC[8]_i_7 
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(PC16[11]),
        .I5(\PC[0]_i_4_n_0 ),
        .O(\PC[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \PC[8]_i_8 
       (.I0(data7[3]),
        .I1(tstate[2]),
        .I2(tstate[1]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\PC[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[8]_i_9 
       (.I0(\I_reg_n_0_[2] ),
        .I1(\A[15]_i_4_n_0 ),
        .O(\PC[8]_i_9_n_0 ));
  FDCE \PC_reg[0] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_147),
        .Q(\PC_reg_n_0_[0] ));
  CARRY4 \PC_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\PC_reg[0]_i_29_n_0 ,\PC_reg[0]_i_29_n_1 ,\PC_reg[0]_i_29_n_2 ,\PC_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg_n_0_[3] ,\PC_reg_n_0_[2] ,\PC_reg_n_0_[1] ,\PC_reg_n_0_[0] }),
        .O(PC16[3:0]),
        .S({\PC[0]_i_37_n_0 ,\PC[0]_i_38_n_0 ,\PC[0]_i_39_n_0 ,\PC[0]_i_40_n_0 }));
  MUXF7 \PC_reg[0]_i_35 
       (.I0(\PC[0]_i_41_n_0 ),
        .I1(\PC[0]_i_42_n_0 ),
        .O(\PC_reg[0]_i_35_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  FDCE \PC_reg[10] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_153),
        .Q(data7[2]));
  FDCE \PC_reg[11] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_152),
        .Q(data7[3]));
  FDCE \PC_reg[12] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_159),
        .Q(data7[4]));
  CARRY4 \PC_reg[12]_i_8 
       (.CI(\PC_reg[8]_i_18_n_0 ),
        .CO({\NLW_PC_reg[12]_i_8_CO_UNCONNECTED [3],\PC_reg[12]_i_8_n_1 ,\PC_reg[12]_i_8_n_2 ,\PC_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,data7[6:4]}),
        .O(PC16[15:12]),
        .S({\PC[12]_i_18_n_0 ,\PC[12]_i_19_n_0 ,\PC[12]_i_20_n_0 ,\PC[12]_i_21_n_0 }));
  FDCE \PC_reg[13] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_158),
        .Q(data7[5]));
  FDCE \PC_reg[14] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_157),
        .Q(data7[6]));
  FDCE \PC_reg[15] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_156),
        .Q(data7[7]));
  FDCE \PC_reg[1] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_146),
        .Q(\PC_reg_n_0_[1] ));
  FDCE \PC_reg[2] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_145),
        .Q(\PC_reg_n_0_[2] ));
  FDCE \PC_reg[3] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_144),
        .Q(\PC_reg_n_0_[3] ));
  FDCE \PC_reg[4] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_151),
        .Q(\PC_reg_n_0_[4] ));
  CARRY4 \PC_reg[4]_i_12 
       (.CI(\PC_reg[0]_i_29_n_0 ),
        .CO({\PC_reg[4]_i_12_n_0 ,\PC_reg[4]_i_12_n_1 ,\PC_reg[4]_i_12_n_2 ,\PC_reg[4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg_n_0_[7] ,\PC_reg_n_0_[6] ,\PC_reg_n_0_[5] ,\PC_reg_n_0_[4] }),
        .O(PC16[7:4]),
        .S({\PC[4]_i_20_n_0 ,\PC[4]_i_21_n_0 ,\PC[4]_i_22_n_0 ,\PC[4]_i_23_n_0 }));
  FDCE \PC_reg[5] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_150),
        .Q(\PC_reg_n_0_[5] ));
  FDCE \PC_reg[6] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_149),
        .Q(\PC_reg_n_0_[6] ));
  FDCE \PC_reg[7] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_148),
        .Q(\PC_reg_n_0_[7] ));
  FDCE \PC_reg[8] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_155),
        .Q(data7[0]));
  CARRY4 \PC_reg[8]_i_18 
       (.CI(\PC_reg[4]_i_12_n_0 ),
        .CO({\PC_reg[8]_i_18_n_0 ,\PC_reg[8]_i_18_n_1 ,\PC_reg[8]_i_18_n_2 ,\PC_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(data7[3:0]),
        .O(PC16[11:8]),
        .S({\PC[8]_i_19_n_0 ,\PC[8]_i_20_n_0 ,\PC[8]_i_21_n_0 ,\PC[8]_i_22_n_0 }));
  FDCE \PC_reg[9] 
       (.C(Q[1]),
        .CE(PC),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(i_reg_n_154),
        .Q(data7[1]));
  LUT6 #(
    .INIT(64'hFFF2FFFF00020000)) 
    \Pre_XY_F_M[0]_i_1 
       (.I0(\Pre_XY_F_M[0]_i_2_n_0 ),
        .I1(\Pre_XY_F_M[1]_i_2_n_0 ),
        .I2(\mcycle[6]_i_3_n_0 ),
        .I3(BusReq_s),
        .I4(\mcycle[6]_i_4_n_0 ),
        .I5(\Pre_XY_F_M_reg_n_0_[0] ),
        .O(\Pre_XY_F_M[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF1011)) 
    \Pre_XY_F_M[0]_i_2 
       (.I0(\mcycle_reg_n_0_[5] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\mcycle_reg_n_0_[4] ),
        .O(\Pre_XY_F_M[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF000E0000)) 
    \Pre_XY_F_M[1]_i_1 
       (.I0(\Pre_XY_F_M[1]_i_2_n_0 ),
        .I1(\Pre_XY_F_M[1]_i_3_n_0 ),
        .I2(\mcycle[6]_i_3_n_0 ),
        .I3(BusReq_s),
        .I4(\mcycle[6]_i_4_n_0 ),
        .I5(\Pre_XY_F_M_reg_n_0_[1] ),
        .O(\Pre_XY_F_M[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \Pre_XY_F_M[1]_i_2 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\Pre_XY_F_M[1]_i_4_n_0 ),
        .O(\Pre_XY_F_M[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    \Pre_XY_F_M[1]_i_3 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\Pre_XY_F_M[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Pre_XY_F_M[1]_i_4 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg_n_0_[2] ),
        .O(\Pre_XY_F_M[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \Pre_XY_F_M[2]_i_1 
       (.I0(Pre_XY_F_M),
        .I1(\mcycle[6]_i_3_n_0 ),
        .I2(BusReq_s),
        .I3(\mcycle[6]_i_4_n_0 ),
        .I4(\Pre_XY_F_M_reg_n_0_[2] ),
        .O(\Pre_XY_F_M[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \Pre_XY_F_M[2]_i_2 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[5] ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\Pre_XY_F_M[1]_i_2_n_0 ),
        .O(Pre_XY_F_M));
  FDCE \Pre_XY_F_M_reg[0] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Pre_XY_F_M[0]_i_1_n_0 ),
        .Q(\Pre_XY_F_M_reg_n_0_[0] ));
  FDCE \Pre_XY_F_M_reg[1] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Pre_XY_F_M[1]_i_1_n_0 ),
        .Q(\Pre_XY_F_M_reg_n_0_[1] ));
  FDCE \Pre_XY_F_M_reg[2] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Pre_XY_F_M[2]_i_1_n_0 ),
        .Q(\Pre_XY_F_M_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    PreserveC_r_i_2
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(PreserveC_r_i_4_n_0),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(PreserveC_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    PreserveC_r_i_3
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(PreserveC_r_i_5_n_0),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(PreserveC_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    PreserveC_r_i_4
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [2]),
        .O(PreserveC_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h40)) 
    PreserveC_r_i_5
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .O(PreserveC_r_i_5_n_0));
  FDCE PreserveC_r_reg
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(PreserveC),
        .Q(PreserveC_r));
  MUXF7 PreserveC_r_reg_i_1
       (.I0(PreserveC_r_i_2_n_0),
        .I1(PreserveC_r_i_3_n_0),
        .O(PreserveC),
        .S(\ISet_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Read_To_Reg_r[0]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Read_To_Acc),
        .I2(Set_BusA_To[0]),
        .O(\Read_To_Reg_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0302020202020202)) 
    \Read_To_Reg_r[0]_i_11 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(mcycle),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330003088888888)) 
    \Read_To_Reg_r[0]_i_12 
       (.I0(\Read_To_Reg_r[0]_i_14_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\Read_To_Reg_r[0]_i_15_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3F30FFFF70700000)) 
    \Read_To_Reg_r[0]_i_13 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg[5]_0 [0]),
        .O(\Read_To_Reg_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \Read_To_Reg_r[0]_i_14 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \Read_To_Reg_r[0]_i_15 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Read_To_Reg_r[0]_i_2 
       (.I0(\Read_To_Reg_r[0]_i_3_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\ISet_reg_n_0_[0] ),
        .I4(\Read_To_Reg_r[0]_i_4_n_0 ),
        .O(Set_BusA_To[0]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[0]_i_3 
       (.I0(\Read_To_Reg_r[0]_i_5_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ALU_Op_r[3]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[2]_i_6_n_0 ),
        .O(\Read_To_Reg_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[0]_i_4 
       (.I0(\Read_To_Reg_r[0]_i_6_n_0 ),
        .I1(\Read_To_Reg_r[0]_i_7_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\Read_To_Reg_r_reg[0]_i_8_n_0 ),
        .O(\Read_To_Reg_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08080808C0C0F0C0)) 
    \Read_To_Reg_r[0]_i_5 
       (.I0(\Read_To_Reg_r[0]_i_9_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4055400088008800)) 
    \Read_To_Reg_r[0]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(i_reg_n_27),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\Read_To_Reg_r[0]_i_11_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \Read_To_Reg_r[0]_i_7 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .O(\Read_To_Reg_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000006A002A00)) 
    \Read_To_Reg_r[0]_i_9 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Read_To_Reg_r[1]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Set_BusA_To[1]),
        .I2(Read_To_Acc),
        .O(\Read_To_Reg_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020202044004000)) 
    \Read_To_Reg_r[1]_i_10 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[1]_i_15_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\Read_To_Reg_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0030002000000000)) 
    \Read_To_Reg_r[1]_i_12 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C00080)) 
    \Read_To_Reg_r[1]_i_13 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \Read_To_Reg_r[1]_i_14 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .O(\Read_To_Reg_r[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \Read_To_Reg_r[1]_i_15 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF4FF0000)) 
    \Read_To_Reg_r[1]_i_16 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[5]_0 [1]),
        .O(\Read_To_Reg_r[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h4E2E0A2A)) 
    \Read_To_Reg_r[1]_i_17 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Read_To_Reg_r[1]_i_3 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\Read_To_Reg_r_reg[1]_i_5_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\Read_To_Reg_r[1]_i_6_n_0 ),
        .O(\Read_To_Reg_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[1]_i_4 
       (.I0(\Read_To_Reg_r[1]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[2]_i_6_n_0 ),
        .O(\Read_To_Reg_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \Read_To_Reg_r[1]_i_6 
       (.I0(Save_ALU_r_i_7_n_0),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\Read_To_Reg_r_reg[1]_i_11_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[1]_i_12_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\Read_To_Reg_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808080800003000)) 
    \Read_To_Reg_r[1]_i_7 
       (.I0(\Read_To_Reg_r[1]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[1]_i_14_n_0 ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h100000000000FFFF)) 
    \Read_To_Reg_r[1]_i_8 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\Read_To_Reg_r[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \Read_To_Reg_r[1]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[1]_i_14_n_0 ),
        .O(\Read_To_Reg_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \Read_To_Reg_r[2]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Set_BusA_To[2]),
        .I2(Read_To_Acc),
        .O(\Read_To_Reg_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \Read_To_Reg_r[2]_i_10 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FFC800)) 
    \Read_To_Reg_r[2]_i_11 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(\ACC[7]_i_12_n_0 ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000070000000400)) 
    \Read_To_Reg_r[2]_i_12 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Read_To_Reg_r[2]_i_13 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .O(\Read_To_Reg_r[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h626E222A)) 
    \Read_To_Reg_r[2]_i_14 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFF4F0000)) 
    \Read_To_Reg_r[2]_i_15 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [2]),
        .O(\Read_To_Reg_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005040)) 
    \Read_To_Reg_r[2]_i_16 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\ACC[7]_i_12_n_0 ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF30AA2000000000)) 
    \Read_To_Reg_r[2]_i_17 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Read_To_Reg_r[2]_i_2 
       (.I0(\Read_To_Reg_r[2]_i_3_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\ISet_reg_n_0_[0] ),
        .I4(\Read_To_Reg_r[2]_i_4_n_0 ),
        .O(Set_BusA_To[2]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[2]_i_3 
       (.I0(\Read_To_Reg_r_reg[2]_i_5_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ALU_Op_r[3]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[2]_i_6_n_0 ),
        .O(\Read_To_Reg_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[2]_i_4 
       (.I0(\Read_To_Reg_r[2]_i_7_n_0 ),
        .I1(\Read_To_Reg_r[2]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\Read_To_Reg_r[2]_i_9_n_0 ),
        .O(\Read_To_Reg_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \Read_To_Reg_r[2]_i_6 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(mcycle),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\Read_To_Reg_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h30333000B800B800)) 
    \Read_To_Reg_r[2]_i_7 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\Read_To_Reg_r[4]_i_10_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\Read_To_Reg_r[2]_i_12_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFFF00000000)) 
    \Read_To_Reg_r[2]_i_8 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[2]_i_13_n_0 ),
        .I5(\IR_reg[5]_0 [2]),
        .O(\Read_To_Reg_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[2]_i_9 
       (.I0(\Read_To_Reg_r[2]_i_14_n_0 ),
        .I1(\Read_To_Reg_r[2]_i_15_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[2]_i_16_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\Read_To_Reg_r[2]_i_17_n_0 ),
        .O(\Read_To_Reg_r[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Read_To_Reg_r[3]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(Set_BusA_To[3]),
        .I2(Read_To_Acc),
        .O(\Read_To_Reg_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000504000000000)) 
    \Read_To_Reg_r[3]_i_10 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \Read_To_Reg_r[3]_i_11 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\Read_To_Reg_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080F08000)) 
    \Read_To_Reg_r[3]_i_12 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\Read_To_Reg_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \Read_To_Reg_r[3]_i_13 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\Read_To_Reg_r[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \Read_To_Reg_r[3]_i_3 
       (.I0(\Read_To_Reg_r[3]_i_6_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\Read_To_Reg_r[3]_i_7_n_0 ),
        .I3(\ISet_reg_n_0_[0] ),
        .O(Read_To_Acc));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \Read_To_Reg_r[3]_i_4 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\Read_To_Reg_r[3]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\Read_To_Reg_r[3]_i_9_n_0 ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\Read_To_Reg_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0500101000000000)) 
    \Read_To_Reg_r[3]_i_5 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[3]_i_10_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\Read_To_Reg_r[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \Read_To_Reg_r[3]_i_6 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[6] ),
        .O(\Read_To_Reg_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808000003000000)) 
    \Read_To_Reg_r[3]_i_7 
       (.I0(\Read_To_Reg_r[3]_i_11_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[3]_i_12_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\Read_To_Reg_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050400000)) 
    \Read_To_Reg_r[3]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \Read_To_Reg_r[3]_i_9 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\Read_To_Reg_r[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Read_To_Reg_r[4]_i_1 
       (.I0(\tstate[6]_i_4_n_0 ),
        .I1(\Read_To_Reg_r[4]_i_2_n_0 ),
        .O(\Read_To_Reg_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3030100000000000)) 
    \Read_To_Reg_r[4]_i_10 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(mcycle),
        .I2(i_reg_n_28),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h03020000)) 
    \Read_To_Reg_r[4]_i_11 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(mcycle),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Read_To_Reg_r[4]_i_12 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\Read_To_Reg_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \Read_To_Reg_r[4]_i_13 
       (.I0(\Read_To_Reg_r[2]_i_16_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(Save_ALU_r_i_15_n_0),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\RegAddrB_r[2]_i_10_0 ),
        .I5(mcycle),
        .O(\Read_To_Reg_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF8F8F808F8080)) 
    \Read_To_Reg_r[4]_i_14 
       (.I0(\ALU_Op_r[3]_i_5_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(mcycle),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\Read_To_Reg_r[4]_i_12_n_0 ),
        .O(\Read_To_Reg_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FFC800)) 
    \Read_To_Reg_r[4]_i_15 
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \Read_To_Reg_r[4]_i_2 
       (.I0(Read_To_Acc),
        .I1(\Read_To_Reg_r[4]_i_3_n_0 ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(Save_ALU_r_i_3_n_0),
        .I4(\ISet_reg_n_0_[1] ),
        .I5(\Read_To_Reg_r[4]_i_4_n_0 ),
        .O(\Read_To_Reg_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Read_To_Reg_r[4]_i_3 
       (.I0(\Read_To_Reg_r[4]_i_5_n_0 ),
        .I1(\Read_To_Reg_r[4]_i_6_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\Read_To_Reg_r_reg[4]_i_7_n_0 ),
        .O(\Read_To_Reg_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \Read_To_Reg_r[4]_i_4 
       (.I0(\Read_To_Reg_r[4]_i_8_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\ALU_Op_r[3]_i_6_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\Read_To_Reg_r[4]_i_9_n_0 ),
        .O(\Read_To_Reg_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F400F0F4F400000)) 
    \Read_To_Reg_r[4]_i_5 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\Read_To_Reg_r[4]_i_10_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\Read_To_Reg_r[4]_i_11_n_0 ),
        .O(\Read_To_Reg_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \Read_To_Reg_r[4]_i_6 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[4]_i_12_n_0 ),
        .O(\Read_To_Reg_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \Read_To_Reg_r[4]_i_8 
       (.I0(\Read_To_Reg_r[4]_i_15_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\Read_To_Reg_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \Read_To_Reg_r[4]_i_9 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\Read_To_Reg_r[4]_i_9_n_0 ));
  FDCE \Read_To_Reg_r_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Read_To_Reg_r[0]_i_1_n_0 ),
        .Q(Read_To_Reg_r[0]));
  MUXF7 \Read_To_Reg_r_reg[0]_i_8 
       (.I0(\Read_To_Reg_r[0]_i_12_n_0 ),
        .I1(\Read_To_Reg_r[0]_i_13_n_0 ),
        .O(\Read_To_Reg_r_reg[0]_i_8_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  FDCE \Read_To_Reg_r_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Read_To_Reg_r[1]_i_1_n_0 ),
        .Q(Read_To_Reg_r[1]));
  MUXF7 \Read_To_Reg_r_reg[1]_i_11 
       (.I0(\Read_To_Reg_r[1]_i_16_n_0 ),
        .I1(\Read_To_Reg_r[1]_i_17_n_0 ),
        .O(\Read_To_Reg_r_reg[1]_i_11_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \Read_To_Reg_r_reg[1]_i_2 
       (.I0(\Read_To_Reg_r[1]_i_3_n_0 ),
        .I1(\Read_To_Reg_r[1]_i_4_n_0 ),
        .O(Set_BusA_To[1]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \Read_To_Reg_r_reg[1]_i_5 
       (.I0(\Read_To_Reg_r[1]_i_9_n_0 ),
        .I1(\Read_To_Reg_r[1]_i_10_n_0 ),
        .O(\Read_To_Reg_r_reg[1]_i_5_n_0 ),
        .S(\IR_reg_n_0_[7] ));
  FDCE \Read_To_Reg_r_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Read_To_Reg_r[2]_i_1_n_0 ),
        .Q(Read_To_Reg_r[2]));
  MUXF7 \Read_To_Reg_r_reg[2]_i_5 
       (.I0(\Read_To_Reg_r[2]_i_10_n_0 ),
        .I1(\Read_To_Reg_r[2]_i_11_n_0 ),
        .O(\Read_To_Reg_r_reg[2]_i_5_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  FDCE \Read_To_Reg_r_reg[3] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Read_To_Reg_r[3]_i_1_n_0 ),
        .Q(Read_To_Reg_r[3]));
  MUXF7 \Read_To_Reg_r_reg[3]_i_2 
       (.I0(\Read_To_Reg_r[3]_i_4_n_0 ),
        .I1(\Read_To_Reg_r[3]_i_5_n_0 ),
        .O(Set_BusA_To[3]),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \Read_To_Reg_r_reg[4] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\Read_To_Reg_r[4]_i_1_n_0 ),
        .Q(Read_To_Reg_r[4]));
  MUXF7 \Read_To_Reg_r_reg[4]_i_7 
       (.I0(\Read_To_Reg_r[4]_i_13_n_0 ),
        .I1(\Read_To_Reg_r[4]_i_14_n_0 ),
        .O(\Read_To_Reg_r_reg[4]_i_7_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hF3E2)) 
    \RegAddrA_r[0]_i_1 
       (.I0(\RegAddrA_r[2]_i_2_n_0 ),
        .I1(BusAck_reg_0),
        .I2(RegAddrA_r[0]),
        .I3(Set_BusA_To[1]),
        .O(\RegAddrA_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hAFAC)) 
    \RegAddrA_r[1]_i_1 
       (.I0(RegAddrA_r[1]),
        .I1(Set_BusA_To[2]),
        .I2(BusAck_reg_0),
        .I3(\RegAddrA_r[2]_i_2_n_0 ),
        .O(\RegAddrA_r[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \RegAddrA_r[2]_i_1 
       (.I0(\XY_State_reg_n_0_[1] ),
        .I1(\RegAddrA_r[2]_i_2_n_0 ),
        .I2(Alternate_reg_n_0),
        .O(\RegAddrA_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \RegAddrA_r[2]_i_2 
       (.I0(\XY_State_reg_n_0_[1] ),
        .I1(\XY_State_reg_n_0_[0] ),
        .I2(XY_Ind_reg_n_0),
        .I3(Set_BusA_To[2]),
        .I4(Set_BusA_To[1]),
        .O(\RegAddrA_r[2]_i_2_n_0 ));
  FDRE \RegAddrA_r_reg[0] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\RegAddrA_r[0]_i_1_n_0 ),
        .Q(RegAddrA_r[0]),
        .R(1'b0));
  FDRE \RegAddrA_r_reg[1] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\RegAddrA_r[1]_i_1_n_0 ),
        .Q(RegAddrA_r[1]),
        .R(1'b0));
  FDRE \RegAddrA_r_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(\RegAddrA_r[2]_i_1_n_0 ),
        .Q(RegAddrA_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0AAF0EE)) 
    \RegAddrB_r[0]_i_1 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[2]),
        .I2(RegAddrB_r[0]),
        .I3(BusAck_reg_0),
        .I4(\RegAddrB_r[0]_i_2_n_0 ),
        .I5(XY_Ind_reg_n_0),
        .O(\RegAddrB_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \RegAddrB_r[0]_i_2 
       (.I0(\XY_State_reg_n_0_[1] ),
        .I1(\XY_State_reg_n_0_[0] ),
        .O(\RegAddrB_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \RegAddrB_r[1]_i_1 
       (.I0(Set_BusB_To[2]),
        .I1(RegAddrB_r[1]),
        .I2(BusAck_reg_0),
        .O(\RegAddrB_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00004040)) 
    \RegAddrB_r[2]_i_1 
       (.I0(Set_BusB_To[1]),
        .I1(Set_BusB_To[2]),
        .I2(\XY_State_reg_n_0_[1] ),
        .I3(\XY_State_reg_n_0_[0] ),
        .I4(XY_Ind_reg_n_0),
        .I5(Alternate_reg_n_0),
        .O(\RegAddrB_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \RegAddrB_r[2]_i_10 
       (.I0(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrB_r[2]_i_18_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\RegAddrB_r[2]_i_19_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrB_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4500400000000000)) 
    \RegAddrB_r[2]_i_11 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\RegAddrB_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B888B888888888)) 
    \RegAddrB_r[2]_i_12 
       (.I0(\RegAddrB_r_reg[2]_i_20_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrB_r[2]_i_16_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8883333B8880000)) 
    \RegAddrB_r[2]_i_13 
       (.I0(\RegAddrB_r[2]_i_21_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrB_r[2]_i_22_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\RegAddrB_r_reg[2]_i_23_n_0 ),
        .O(\RegAddrB_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \RegAddrB_r[2]_i_14 
       (.I0(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrB_r[2]_i_24_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(Save_ALU_r_i_14_n_0),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrB_r[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \RegAddrB_r[2]_i_16 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(mcycle),
        .O(\RegAddrB_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00F800080)) 
    \RegAddrB_r[2]_i_18 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\RegAddrB_r[2]_i_10_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\RegAddrB_r[2]_i_29_n_0 ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \RegAddrB_r[2]_i_19 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \RegAddrB_r[2]_i_21 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \RegAddrB_r[2]_i_22 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FCF00800F80)) 
    \RegAddrB_r[2]_i_24 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(i_reg_n_28),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\mcycles[0]_i_8_n_0 ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \RegAddrB_r[2]_i_25 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00500040AAAA0000)) 
    \RegAddrB_r[2]_i_26 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(mcycle),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \RegAddrB_r[2]_i_27 
       (.I0(\RegAddrB_r[2]_i_34_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\RegAddrB_r[2]_i_35_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\RegAddrB_r[2]_i_10_0 ),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h4700333333333333)) 
    \RegAddrB_r[2]_i_28 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(mcycle),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\Read_To_Reg_r[2]_i_13_n_0 ),
        .I5(\IR_reg[5]_0 [2]),
        .O(\RegAddrB_r[2]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RegAddrB_r[2]_i_29 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [2]),
        .O(\RegAddrB_r[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \RegAddrB_r[2]_i_30 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\RegAddrB_r[2]_i_36_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\RegAddrB_r[2]_i_37_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0CFCFEFE0C0C0)) 
    \RegAddrB_r[2]_i_31 
       (.I0(mcycle),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\RegAddrB_r[2]_i_38_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(i_reg_n_24),
        .O(\RegAddrB_r[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAF8FA080AF80A080)) 
    \RegAddrB_r[2]_i_32 
       (.I0(\ACC[7]_i_12_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(i_reg_n_30),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222222E2)) 
    \RegAddrB_r[2]_i_33 
       (.I0(\RegAddrB_r[2]_i_39_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\RegAddrB_r[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h000040FF00004000)) 
    \RegAddrB_r[2]_i_34 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h30002000)) 
    \RegAddrB_r[2]_i_35 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0034)) 
    \RegAddrB_r[2]_i_36 
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .O(\RegAddrB_r[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \RegAddrB_r[2]_i_37 
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\RegAddrB_r[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0B00FFFF0B000000)) 
    \RegAddrB_r[2]_i_38 
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\RegAddrB_r[2]_i_40_n_0 ),
        .O(\RegAddrB_r[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000BAFF0000BA00)) 
    \RegAddrB_r[2]_i_39 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \RegAddrB_r[2]_i_4 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\RegAddrB_r[2]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrB_r[2]_i_9_n_0 ),
        .O(\RegAddrB_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FF320000003200)) 
    \RegAddrB_r[2]_i_40 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(mcycle),
        .O(\RegAddrB_r[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFF002F2FFF002020)) 
    \RegAddrB_r[2]_i_5 
       (.I0(\RegAddrB_r[2]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrB_r[2]_i_11_n_0 ),
        .O(\RegAddrB_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \RegAddrB_r[2]_i_6 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\RegAddrB_r[2]_i_12_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrB_r[2]_i_13_n_0 ),
        .O(\RegAddrB_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF003F000F808F808)) 
    \RegAddrB_r[2]_i_7 
       (.I0(\RegAddrB_r[2]_i_14_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(PreserveC_r_i_5_n_0),
        .I5(\IR_reg_n_0_[7] ),
        .O(\RegAddrB_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB888888888888)) 
    \RegAddrB_r[2]_i_8 
       (.I0(\RegAddrB_r_reg[2]_i_15_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\RegAddrB_r[2]_i_16_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrB_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEF00FFFFEF000000)) 
    \RegAddrB_r[2]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(iorq_n_inv_i_7_n_0),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\RegAddrB_r_reg[2]_i_17_n_0 ),
        .O(\RegAddrB_r[2]_i_9_n_0 ));
  FDRE \RegAddrB_r_reg[0] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\RegAddrB_r[0]_i_1_n_0 ),
        .Q(RegAddrB_r[0]),
        .R(1'b0));
  FDRE \RegAddrB_r_reg[1] 
       (.C(Q[1]),
        .CE(1'b1),
        .D(\RegAddrB_r[1]_i_1_n_0 ),
        .Q(RegAddrB_r[1]),
        .R(1'b0));
  FDRE \RegAddrB_r_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(\RegAddrB_r[2]_i_1_n_0 ),
        .Q(RegAddrB_r[2]),
        .R(1'b0));
  MUXF7 \RegAddrB_r_reg[2]_i_15 
       (.I0(\RegAddrB_r[2]_i_25_n_0 ),
        .I1(\RegAddrB_r[2]_i_26_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_15_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \RegAddrB_r_reg[2]_i_17 
       (.I0(\RegAddrB_r[2]_i_27_n_0 ),
        .I1(\RegAddrB_r[2]_i_28_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_17_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \RegAddrB_r_reg[2]_i_2 
       (.I0(\RegAddrB_r[2]_i_4_n_0 ),
        .I1(\RegAddrB_r[2]_i_5_n_0 ),
        .O(Set_BusB_To[1]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \RegAddrB_r_reg[2]_i_20 
       (.I0(\RegAddrB_r[2]_i_30_n_0 ),
        .I1(\RegAddrB_r[2]_i_31_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_20_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 \RegAddrB_r_reg[2]_i_23 
       (.I0(\RegAddrB_r[2]_i_32_n_0 ),
        .I1(\RegAddrB_r[2]_i_33_n_0 ),
        .O(\RegAddrB_r_reg[2]_i_23_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \RegAddrB_r_reg[2]_i_3 
       (.I0(\RegAddrB_r[2]_i_6_n_0 ),
        .I1(\RegAddrB_r[2]_i_7_n_0 ),
        .O(Set_BusB_To[2]),
        .S(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEF0)) 
    \RegAddrC[0]_i_1 
       (.I0(\XY_State_reg_n_0_[0] ),
        .I1(\XY_State_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[5] ),
        .I3(LDSPHL),
        .I4(JumpXY),
        .I5(Set_Addr_To[0]),
        .O(\RegAddrC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    \RegAddrC[0]_i_10 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_23_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\RegAddrC[0]_i_24_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EFEFFF004040)) 
    \RegAddrC[0]_i_11 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_20_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\mcycles[0]_i_5_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .I5(\RegAddrC[0]_i_25_n_0 ),
        .O(\RegAddrC[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \RegAddrC[0]_i_12 
       (.I0(\RegAddrC[0]_i_18_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_26_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_13 
       (.I0(\mcycles[0]_i_5_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\RegAddrC[0]_i_25_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .O(\RegAddrC[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFF73FFFF)) 
    \RegAddrC[0]_i_14 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycles[1]_i_10_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFD0FFFFFFFFFF)) 
    \RegAddrC[0]_i_15 
       (.I0(\BusB[7]_i_22_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\RegAddrC[0]_i_27_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h40BFBFBFFFFFFFFF)) 
    \RegAddrC[0]_i_16 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\Read_To_Reg_r[2]_i_13_n_0 ),
        .I5(mcycle),
        .O(\RegAddrC[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \RegAddrC[0]_i_17 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAFFFF)) 
    \RegAddrC[0]_i_18 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\RegAddrC[0]_i_28_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\RegAddrC[0]_i_29_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .O(\RegAddrC[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF3FFF7FF)) 
    \RegAddrC[0]_i_19 
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrC[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \RegAddrC[0]_i_2 
       (.I0(\RegAddrC[0]_i_3_n_0 ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\RegAddrC_reg[0]_i_4_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\RegAddrC[0]_i_5_n_0 ),
        .O(Set_Addr_To[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \RegAddrC[0]_i_20 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \RegAddrC[0]_i_21 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrC[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \RegAddrC[0]_i_22 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrC[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF5FFF7FFFFFFFFF)) 
    \RegAddrC[0]_i_23 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\RegAddrC[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hABFF0000ABFFFFFF)) 
    \RegAddrC[0]_i_24 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\RegAddrC[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFF57FFFF)) 
    \RegAddrC[0]_i_25 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(mcycle),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFF8CFF8F)) 
    \RegAddrC[0]_i_26 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I4(mcycle),
        .O(\RegAddrC[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30007555)) 
    \RegAddrC[0]_i_27 
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrC[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FF07FFF)) 
    \RegAddrC[0]_i_28 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(mcycle),
        .O(\RegAddrC[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h5F105F1F)) 
    \RegAddrC[0]_i_29 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(mcycle),
        .O(\RegAddrC[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_3 
       (.I0(\RegAddrC[0]_i_6_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\RegAddrC[0]_i_7_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\RegAddrC[0]_i_8_n_0 ),
        .O(\RegAddrC[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_5 
       (.I0(\RegAddrC[0]_i_11_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\RegAddrC[0]_i_7_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\RegAddrC[0]_i_12_n_0 ),
        .O(\RegAddrC[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \RegAddrC[0]_i_6 
       (.I0(\RegAddrC[0]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\RegAddrC[0]_i_14_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\RegAddrC[0]_i_15_n_0 ),
        .O(\RegAddrC[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \RegAddrC[0]_i_7 
       (.I0(\RegAddrC[0]_i_16_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrC[0]_i_17_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \RegAddrC[0]_i_8 
       (.I0(\RegAddrC[0]_i_18_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_19_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFD5D)) 
    \RegAddrC[0]_i_9 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_21_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\RegAddrC[0]_i_22_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RegAddrC[1]_i_1 
       (.I0(Set_Addr_To[1]),
        .I1(LDSPHL),
        .I2(JumpXY),
        .I3(\mcycle_reg_n_0_[5] ),
        .O(\RegAddrC[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBB8B888B)) 
    \RegAddrC[1]_i_10 
       (.I0(\RegAddrC[1]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycles_reg[1]_i_12_n_0 ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\RegAddrC[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFAFB5040FAFB5051)) 
    \RegAddrC[1]_i_12 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\RegAddrC[1]_i_15_n_0 ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(mcycle),
        .O(\RegAddrC[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBB888F8F)) 
    \RegAddrC[1]_i_13 
       (.I0(\RegAddrC[1]_i_16_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\mcycles_reg[1]_i_12_n_0 ),
        .I4(mcycle),
        .O(\RegAddrC[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEE2EE22EFFFFFFFF)) 
    \RegAddrC[1]_i_14 
       (.I0(\RegAddrC[1]_i_17_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\RegAddrC[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hDDD1)) 
    \RegAddrC[1]_i_15 
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .O(\RegAddrC[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \RegAddrC[1]_i_16 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .O(\RegAddrC[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FFFFFFF1F)) 
    \RegAddrC[1]_i_17 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(mcycle),
        .O(\RegAddrC[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAFFE)) 
    \RegAddrC[1]_i_3 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\RegAddrC[1]_i_5_n_0 ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\RegAddrC[1]_i_6_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\RegAddrC[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBB8B)) 
    \RegAddrC[1]_i_4 
       (.I0(\RegAddrC[1]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\RegAddrC[1]_i_8_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\RegAddrC[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEFEFE)) 
    \RegAddrC[1]_i_5 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\RegAddrC[1]_i_9_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(mcycle),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7F70FFFF7F700000)) 
    \RegAddrC[1]_i_6 
       (.I0(\BusB[7]_i_22_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\RegAddrC[1]_i_10_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\RegAddrC_reg[1]_i_11_n_0 ),
        .O(\RegAddrC[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCDDDFDFD)) 
    \RegAddrC[1]_i_7 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\RegAddrC[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB7BFFBFF)) 
    \RegAddrC[1]_i_8 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF3FFFFFFF7)) 
    \RegAddrC[1]_i_9 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(NMICycle_reg_n_0),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(mcycle),
        .O(\RegAddrC[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FF55FE00FE00)) 
    \RegAddrC[2]_i_1 
       (.I0(\mcycle_reg_n_0_[5] ),
        .I1(LDSPHL),
        .I2(JumpXY),
        .I3(\XY_State_reg_n_0_[1] ),
        .I4(\XY_State_reg_n_0_[0] ),
        .I5(Alternate_reg_n_0),
        .O(\RegAddrC[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \RegAddrC[2]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\RegAddrC[2]_i_3_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(JumpXY));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \RegAddrC[2]_i_3 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\RegAddrC[2]_i_3_n_0 ));
  FDRE \RegAddrC_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(\RegAddrC[0]_i_1_n_0 ),
        .Q(AddrC[0]),
        .R(1'b0));
  MUXF7 \RegAddrC_reg[0]_i_4 
       (.I0(\RegAddrC[0]_i_9_n_0 ),
        .I1(\RegAddrC[0]_i_10_n_0 ),
        .O(\RegAddrC_reg[0]_i_4_n_0 ),
        .S(\IR_reg_n_0_[6] ));
  FDRE \RegAddrC_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(\RegAddrC[1]_i_1_n_0 ),
        .Q(AddrC[1]),
        .R(1'b0));
  MUXF7 \RegAddrC_reg[1]_i_11 
       (.I0(\RegAddrC[1]_i_13_n_0 ),
        .I1(\RegAddrC[1]_i_14_n_0 ),
        .O(\RegAddrC_reg[1]_i_11_n_0 ),
        .S(\IR_reg_n_0_[1] ));
  MUXF7 \RegAddrC_reg[1]_i_2 
       (.I0(\RegAddrC[1]_i_3_n_0 ),
        .I1(\RegAddrC[1]_i_4_n_0 ),
        .O(Set_Addr_To[1]),
        .S(\ISet_reg_n_0_[1] ));
  FDRE \RegAddrC_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(\RegAddrC[2]_i_1_n_0 ),
        .Q(AddrC[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \RegBusA_r[15]_i_1 
       (.I0(BusAck_reg_0),
        .O(cpu_busack));
  FDRE \RegBusA_r_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[0]),
        .Q(RegBusA_r[0]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[10] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[10]),
        .Q(RegBusA_r[10]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[11] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[11]),
        .Q(RegBusA_r[11]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[12] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[12]),
        .Q(RegBusA_r[12]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[13] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[13]),
        .Q(RegBusA_r[13]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[14] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[14]),
        .Q(RegBusA_r[14]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[15] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[15]),
        .Q(RegBusA_r[15]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[1]),
        .Q(RegBusA_r[1]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[2]),
        .Q(RegBusA_r[2]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[3] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[3]),
        .Q(RegBusA_r[3]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[4] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[4]),
        .Q(RegBusA_r[4]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[5] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[5]),
        .Q(RegBusA_r[5]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[6] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[6]),
        .Q(RegBusA_r[6]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[7] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[7]),
        .Q(RegBusA_r[7]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[8] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[8]),
        .Q(RegBusA_r[8]),
        .R(1'b0));
  FDRE \RegBusA_r_reg[9] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .D(RegBusA[9]),
        .Q(RegBusA_r[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \SP[15]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\SP[15]_i_3_n_0 ),
        .I2(\SP[15]_i_4_n_0 ),
        .O(\SP[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SP[15]_i_3 
       (.I0(Read_To_Reg_r[0]),
        .I1(i_reg_n_18),
        .I2(Read_To_Reg_r[2]),
        .I3(Read_To_Reg_r[3]),
        .I4(Read_To_Reg_r[1]),
        .O(\SP[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABBBBBBB)) 
    \SP[15]_i_4 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(LDSPHL),
        .I2(i_reg_n_66),
        .I3(p_3_in108_in),
        .I4(\SP[15]_i_7_n_0 ),
        .O(\SP[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \SP[15]_i_5 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\SP[15]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(LDSPHL));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \SP[15]_i_7 
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(\tstate_reg_n_0_[4] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .O(\SP[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \SP[15]_i_8 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\SP[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \SP[15]_i_9 
       (.I0(p_0_in0),
        .I1(\F_reg[7]_0 [7]),
        .I2(\tstate_reg_n_0_[3] ),
        .O(SP16_B));
  LUT3 #(
    .INIT(8'h45)) 
    \SP[7]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\SP[7]_i_3_n_0 ),
        .I2(\SP[15]_i_4_n_0 ),
        .O(\SP[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \SP[7]_i_3 
       (.I0(Read_To_Reg_r[2]),
        .I1(Read_To_Reg_r[3]),
        .I2(Read_To_Reg_r[1]),
        .I3(i_reg_n_18),
        .I4(Read_To_Reg_r[0]),
        .O(\SP[7]_i_3_n_0 ));
  FDPE \SP_reg[0] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_127),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[0] ));
  FDPE \SP_reg[10] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_117),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[2]));
  FDPE \SP_reg[11] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_116),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[3]));
  FDPE \SP_reg[12] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_115),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[4]));
  FDPE \SP_reg[13] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_114),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[5]));
  FDPE \SP_reg[14] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_113),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[6]));
  FDPE \SP_reg[15] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_112),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[7]));
  FDPE \SP_reg[1] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_126),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[1] ));
  FDPE \SP_reg[2] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_125),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[2] ));
  FDPE \SP_reg[3] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_124),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[3] ));
  FDPE \SP_reg[4] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_123),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[4] ));
  FDPE \SP_reg[5] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_122),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[5] ));
  FDPE \SP_reg[6] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_121),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[6] ));
  FDPE \SP_reg[7] 
       (.C(Q[1]),
        .CE(\SP[7]_i_1_n_0 ),
        .D(i_reg_n_120),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\SP_reg_n_0_[7] ));
  FDPE \SP_reg[8] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_119),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[0]));
  FDPE \SP_reg[9] 
       (.C(Q[1]),
        .CE(\SP[15]_i_1_n_0 ),
        .D(i_reg_n_118),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(data4[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    Save_ALU_r_i_1
       (.I0(Save_ALU_r_i_2_n_0),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(Save_ALU_r_i_3_n_0),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(Save_ALU_r_reg_i_4_n_0),
        .I5(Save_ALU_r_i_5_n_0),
        .O(Save_ALU_r));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hAFFF4000)) 
    Save_ALU_r_i_10
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(Save_ALU_r_i_10_n_0));
  LUT6 #(
    .INIT(64'h4540404000000000)) 
    Save_ALU_r_i_11
       (.I0(\IR_reg_n_0_[2] ),
        .I1(Save_ALU_r_i_14_n_0),
        .I2(\IR_reg_n_0_[1] ),
        .I3(PreserveC_r_i_5_n_0),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(Save_ALU_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000000FF080008)) 
    Save_ALU_r_i_12
       (.I0(\IR_reg_n_0_[1] ),
        .I1(Save_ALU_r_i_15_n_0),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\Read_To_Reg_r[1]_i_8_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(Save_ALU_r_i_12_n_0));
  LUT6 #(
    .INIT(64'hC8FFC800C800C800)) 
    Save_ALU_r_i_13
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\RegAddrB_r[2]_i_10_0 ),
        .I5(mcycle),
        .O(Save_ALU_r_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Save_ALU_r_i_14
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [2]),
        .O(Save_ALU_r_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hE)) 
    Save_ALU_r_i_15
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .O(Save_ALU_r_i_15_n_0));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    Save_ALU_r_i_2
       (.I0(\IR_reg_n_0_[2] ),
        .I1(Save_ALU_r_i_6_n_0),
        .I2(\IR_reg_n_0_[6] ),
        .I3(Save_ALU_r_i_7_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .I5(Save_ALU_r_i_8_n_0),
        .O(Save_ALU_r_i_2_n_0));
  LUT5 #(
    .INIT(32'hB0BBB000)) 
    Save_ALU_r_i_3
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(Save_ALU_r_i_9_n_0),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(Save_ALU_r_i_10_n_0),
        .O(Save_ALU_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFE00FFFF)) 
    Save_ALU_r_i_5
       (.I0(tstate[2]),
        .I1(tstate[1]),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\tstate[6]_i_4_n_0 ),
        .O(Save_ALU_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    Save_ALU_r_i_6
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .O(Save_ALU_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFF75FFFF)) 
    Save_ALU_r_i_7
       (.I0(\IR_reg_n_0_[1] ),
        .I1(mcycle),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .O(Save_ALU_r_i_7_n_0));
  LUT6 #(
    .INIT(64'h88008800F0FFF000)) 
    Save_ALU_r_i_8
       (.I0(\ALU_Op_r[3]_i_5_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(PreserveC_r_i_4_n_0),
        .I3(\IR_reg_n_0_[2] ),
        .I4(Save_ALU_r_i_13_n_0),
        .I5(\IR_reg_n_0_[1] ),
        .O(Save_ALU_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    Save_ALU_r_i_9
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .O(Save_ALU_r_i_9_n_0));
  FDCE Save_ALU_r_reg
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Save_ALU_r),
        .Q(Save_ALU_r_reg_n_0));
  MUXF7 Save_ALU_r_reg_i_4
       (.I0(Save_ALU_r_i_11_n_0),
        .I1(Save_ALU_r_i_12_n_0),
        .O(Save_ALU_r_reg_i_4_n_0),
        .S(\IR_reg_n_0_[6] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \TmpAddr[0]_i_1 
       (.I0(\F_reg[7]_0 [0]),
        .I1(\TmpAddr[7]_i_3_n_0 ),
        .I2(D[0]),
        .I3(\IR[7]_i_3_n_0 ),
        .I4(SP16[0]),
        .I5(\TmpAddr[7]_i_4_n_0 ),
        .O(\TmpAddr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[10]_i_1 
       (.I0(\F_reg[7]_0 [2]),
        .I1(LDW),
        .I2(SP16[10]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[11]_i_1 
       (.I0(\F_reg[7]_0 [3]),
        .I1(LDW),
        .I2(SP16[11]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[12]_i_1 
       (.I0(\F_reg[7]_0 [4]),
        .I1(LDW),
        .I2(SP16[12]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[13]_i_1 
       (.I0(\F_reg[7]_0 [5]),
        .I1(LDW),
        .I2(SP16[13]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[14]_i_1 
       (.I0(\F_reg[7]_0 [6]),
        .I1(LDW),
        .I2(SP16[14]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4055)) 
    \TmpAddr[15]_i_1 
       (.I0(BusAck_reg_rep_0),
        .I1(\tstate_reg_n_0_[3] ),
        .I2(LDW),
        .I3(\TmpAddr[15]_i_4_n_0 ),
        .O(\TmpAddr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TmpAddr[15]_i_10 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .O(\TmpAddr[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \TmpAddr[15]_i_11 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg[0]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\TmpAddr[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \TmpAddr[15]_i_12 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\TmpAddr[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[15]_i_2 
       (.I0(\F_reg[7]_0 [7]),
        .I1(LDW),
        .I2(SP16[15]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFBFBFBFBF)) 
    \TmpAddr[15]_i_4 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(RstP),
        .I4(tstate[2]),
        .I5(cpu_wait),
        .O(\TmpAddr[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA040004)) 
    \TmpAddr[15]_i_5 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\TmpAddr[15]_i_8_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\TmpAddr[15]_i_9_n_0 ),
        .I5(\ISet_reg_n_0_[0] ),
        .O(\TmpAddr[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \TmpAddr[15]_i_6 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\TmpAddr[15]_i_10_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[6] ),
        .O(\TmpAddr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \TmpAddr[15]_i_7 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\TmpAddr[15]_i_11_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(RstP));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \TmpAddr[15]_i_8 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\TmpAddr[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000450000000000)) 
    \TmpAddr[15]_i_9 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\TmpAddr[15]_i_12_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\TmpAddr[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[1]_i_1 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[1]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(D[1]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(\F_reg[7]_0 [1]),
        .O(\TmpAddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[2]_i_1 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[2]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(D[2]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(\F_reg[7]_0 [2]),
        .O(\TmpAddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \TmpAddr[3]_i_1 
       (.I0(\TmpAddr[3]_i_2_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(D[3]),
        .I3(\TmpAddr[7]_i_3_n_0 ),
        .I4(\F_reg[7]_0 [3]),
        .O(\TmpAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \TmpAddr[3]_i_2 
       (.I0(SP16[3]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\IR_reg[5]_0 [0]),
        .O(\TmpAddr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \TmpAddr[4]_i_1 
       (.I0(\TmpAddr[4]_i_2_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(D[4]),
        .I3(\TmpAddr[7]_i_3_n_0 ),
        .I4(\F_reg[7]_0 [4]),
        .O(\TmpAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \TmpAddr[4]_i_2 
       (.I0(SP16[4]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\IR_reg[5]_0 [1]),
        .O(\TmpAddr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \TmpAddr[5]_i_1 
       (.I0(\TmpAddr[5]_i_2_n_0 ),
        .I1(\IR[7]_i_3_n_0 ),
        .I2(D[5]),
        .I3(\TmpAddr[7]_i_3_n_0 ),
        .I4(\F_reg[7]_0 [5]),
        .O(\TmpAddr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \TmpAddr[5]_i_2 
       (.I0(SP16[5]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(\IR_reg[5]_0 [2]),
        .O(\TmpAddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[6]_i_1 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[6]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(D[6]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(\F_reg[7]_0 [6]),
        .O(\TmpAddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555540055555555)) 
    \TmpAddr[7]_i_1 
       (.I0(BusAck_reg_rep_0),
        .I1(NMICycle_reg_n_0),
        .I2(Halt_FF_reg_n_0),
        .I3(XY_Ind_i_2_n_0),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(\TmpAddr[15]_i_4_n_0 ),
        .O(\TmpAddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \TmpAddr[7]_i_10 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\TmpAddr[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \TmpAddr[7]_i_2 
       (.I0(\IR[7]_i_3_n_0 ),
        .I1(SP16[7]),
        .I2(\TmpAddr[7]_i_4_n_0 ),
        .I3(D[7]),
        .I4(\TmpAddr[7]_i_3_n_0 ),
        .I5(\F_reg[7]_0 [7]),
        .O(\TmpAddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA20002000200020)) 
    \TmpAddr[7]_i_3 
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\TmpAddr[7]_i_5_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\TmpAddr[7]_i_6_n_0 ),
        .O(\TmpAddr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TmpAddr[7]_i_4 
       (.I0(\mcycle_reg_n_0_[5] ),
        .I1(\tstate_reg_n_0_[3] ),
        .O(\TmpAddr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \TmpAddr[7]_i_5 
       (.I0(\TmpAddr[7]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\TmpAddr[7]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\TmpAddr[7]_i_9_n_0 ),
        .O(\TmpAddr[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000804080)) 
    \TmpAddr[7]_i_6 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\TmpAddr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88CC0000B8FF0000)) 
    \TmpAddr[7]_i_7 
       (.I0(\TmpAddr[7]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\TmpAddr[15]_i_12_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\TmpAddr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222A22)) 
    \TmpAddr[7]_i_8 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\IR_reg_n_0_[1] ),
        .O(\TmpAddr[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \TmpAddr[7]_i_9 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\TmpAddr[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0800080)) 
    \TmpAddr[8]_i_1 
       (.I0(SP16[8]),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\tstate_reg_n_0_[3] ),
        .I3(LDW),
        .I4(\F_reg[7]_0 [0]),
        .O(\TmpAddr[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8008800)) 
    \TmpAddr[9]_i_1 
       (.I0(\F_reg[7]_0 [1]),
        .I1(LDW),
        .I2(SP16[9]),
        .I3(\tstate_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[5] ),
        .O(\TmpAddr[9]_i_1_n_0 ));
  FDCE \TmpAddr_reg[0] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[0]_i_1_n_0 ),
        .Q(data0[0]));
  FDCE \TmpAddr_reg[10] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[10]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[10] ));
  FDCE \TmpAddr_reg[11] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[11]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[11] ));
  FDCE \TmpAddr_reg[12] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[12]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[12] ));
  FDCE \TmpAddr_reg[13] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[13]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[13] ));
  FDCE \TmpAddr_reg[14] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[14]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[14] ));
  FDCE \TmpAddr_reg[15] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[15]_i_2_n_0 ),
        .Q(\TmpAddr_reg_n_0_[15] ));
  MUXF7 \TmpAddr_reg[15]_i_3 
       (.I0(\TmpAddr[15]_i_5_n_0 ),
        .I1(\TmpAddr[15]_i_6_n_0 ),
        .O(LDW),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \TmpAddr_reg[1] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[1]_i_1_n_0 ),
        .Q(data0[1]));
  FDCE \TmpAddr_reg[2] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[2]_i_1_n_0 ),
        .Q(data0[2]));
  FDCE \TmpAddr_reg[3] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[3]_i_1_n_0 ),
        .Q(data0[3]));
  FDCE \TmpAddr_reg[4] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[4]_i_1_n_0 ),
        .Q(data0[4]));
  FDCE \TmpAddr_reg[5] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[5]_i_1_n_0 ),
        .Q(data0[5]));
  FDCE \TmpAddr_reg[6] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[6]_i_1_n_0 ),
        .Q(data0[6]));
  FDCE \TmpAddr_reg[7] 
       (.C(Q[1]),
        .CE(\TmpAddr[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[7]_i_2_n_0 ),
        .Q(data0[7]));
  FDCE \TmpAddr_reg[8] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[8]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[8] ));
  FDCE \TmpAddr_reg[9] 
       (.C(Q[1]),
        .CE(\TmpAddr[15]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\TmpAddr[9]_i_1_n_0 ),
        .Q(\TmpAddr_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFBFBFFFB00005500)) 
    XY_Ind_i_1
       (.I0(BusAck_reg_0),
        .I1(XY_Ind_i_2_n_0),
        .I2(Prefix[0]),
        .I3(\mcycle_reg_n_0_[5] ),
        .I4(\IR[7]_i_3_n_0 ),
        .I5(XY_Ind_reg_n_0),
        .O(XY_Ind_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h80)) 
    XY_Ind_i_2
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .O(XY_Ind_i_2_n_0));
  FDCE XY_Ind_reg
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(XY_Ind_i_1_n_0),
        .Q(XY_Ind_reg_n_0));
  LUT6 #(
    .INIT(64'hDFFFCFCF10000000)) 
    \XY_State[0]_i_1 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(BusAck_reg_0),
        .I2(XY_Ind_i_2_n_0),
        .I3(Prefix[1]),
        .I4(Prefix[0]),
        .I5(\XY_State_reg_n_0_[0] ),
        .O(\XY_State[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFCFCF20000000)) 
    \XY_State[1]_i_1 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(BusAck_reg_0),
        .I2(XY_Ind_i_2_n_0),
        .I3(Prefix[1]),
        .I4(Prefix[0]),
        .I5(\XY_State_reg_n_0_[1] ),
        .O(\XY_State[1]_i_1_n_0 ));
  FDCE \XY_State_reg[0] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\XY_State[0]_i_1_n_0 ),
        .Q(\XY_State_reg_n_0_[0] ));
  FDCE \XY_State_reg[1] 
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\XY_State[1]_i_1_n_0 ),
        .Q(\XY_State_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'h00080000)) 
    Z16_r_i_1
       (.I0(\ALU_Op_r_reg[0]_i_2_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\ISet_reg_n_0_[0] ),
        .I3(\ALU_Op_r_reg[2]_i_2_n_0 ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(Z16_r0));
  FDCE Z16_r_reg
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(Z16_r0),
        .Q(Z16_r));
  LUT6 #(
    .INIT(64'h87888777FFFFFFFF)) 
    \bgm_port[0]_i_1 
       (.I0(\bgm_port_reg[4] [0]),
        .I1(\bgm_port_reg[4] [1]),
        .I2(\dma_addr_reg[3][15] [0]),
        .I3(BusAck_reg_rep_0),
        .I4(\dout_reg[7]_0 [0]),
        .I5(rst_n),
        .O(\rom_bank_sel_reg[0] ));
  LUT6 #(
    .INIT(64'h87888777FFFFFFFF)) 
    \bgm_port[1]_i_1 
       (.I0(\bgm_port_reg[4] [0]),
        .I1(\bgm_port_reg[4] [1]),
        .I2(\dma_addr_reg[3][15] [1]),
        .I3(BusAck_reg_rep_0),
        .I4(\dout_reg[7]_0 [1]),
        .I5(rst_n),
        .O(\rom_bank_sel_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h87888777FFFFFFFF)) 
    \bgm_port[2]_i_1 
       (.I0(\bgm_port_reg[4] [0]),
        .I1(\bgm_port_reg[4] [1]),
        .I2(\dma_addr_reg[3][15] [2]),
        .I3(BusAck_reg_rep_0),
        .I4(\dout_reg[7]_0 [2]),
        .I5(rst_n),
        .O(\rom_bank_sel_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bgm_port[3]_i_2 
       (.I0(\bgm_port[3]_i_4_n_0 ),
        .I1(rst_n),
        .O(rst_n_0));
  LUT6 #(
    .INIT(64'h87888777FFFFFFFF)) 
    \bgm_port[3]_i_3 
       (.I0(\bgm_port_reg[4] [0]),
        .I1(\bgm_port_reg[4] [1]),
        .I2(\dma_addr_reg[3][15] [3]),
        .I3(BusAck_reg_rep_0),
        .I4(\dout_reg[7]_0 [3]),
        .I5(rst_n),
        .O(\rom_bank_sel_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \bgm_port[3]_i_4 
       (.I0(\m_obus_reg[addr][14] ),
        .I1(\io_bus[dslave][7]_i_3_n_0 ),
        .I2(\m_obus_reg[addr][8] ),
        .I3(\m_obus_reg[addr][7] ),
        .I4(wr_n_reg),
        .I5(rst_n),
        .O(\bgm_port[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \bgm_port[4]_i_1 
       (.I0(\master_out[dmaster] [3]),
        .I1(\bgm_port_reg[4] [0]),
        .I2(\bgm_port_reg[4] [1]),
        .I3(\bgm_port[3]_i_4_n_0 ),
        .I4(\bgm_port_reg[4]_0 ),
        .O(\rom_bank_sel_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    cpu_wait_i_2
       (.I0(\cpu_bus[addr] [14]),
        .I1(\cpu_bus[addr] [11]),
        .I2(\cpu_bus[addr] [13]),
        .I3(cpu_wait_i_3_n_0),
        .O(\A_reg[14]_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    cpu_wait_i_3
       (.I0(\cpu_bus[addr] [10]),
        .I1(\debug_cpu_sig[5] ),
        .I2(\cpu_bus[addr] [12]),
        .I3(\cpu_bus[addr] [15]),
        .O(cpu_wait_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \cref[0]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\cref[0]_i_2_n_0 ),
        .I2(\cref[0]_i_3_n_0 ),
        .I3(\cref[0]_i_4_n_0 ),
        .I4(\cref_reg[1]_0 [0]),
        .O(\cref_reg[0] ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \cref[0]_i_2 
       (.I0(\debug_ahi[7] [6]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [4]),
        .I3(\debug_ahi[7] [5]),
        .I4(\A_reg[6]_0 [3]),
        .I5(wr_n_reg),
        .O(\cref[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \cref[0]_i_3 
       (.I0(\m_obus_reg[addr][0] ),
        .I1(\m_obus_reg[addr][3] ),
        .I2(\m_obus_reg[addr][7] ),
        .I3(\m_obus_reg[addr][4] ),
        .I4(\m_obus_reg[addr][15] ),
        .I5(addra[2]),
        .O(\cref[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cref[0]_i_4 
       (.I0(\debug_enables[4]_INST_0_i_3_n_0 ),
        .I1(\m_obus_reg[addr][2] ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][8] ),
        .I4(\m_obus_reg[addr][10] ),
        .O(\cref[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \cref[1]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\sfx_port[1]_i_2_n_0 ),
        .I2(\cref[1]_i_2_n_0 ),
        .I3(\debug_cpu_sig[5]_INST_0_i_2_n_0 ),
        .I4(\cref_reg[1]_0 [1]),
        .O(\cref_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \cref[1]_i_2 
       (.I0(\m_obus_reg[addr][1] ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][2] ),
        .I3(addra[3]),
        .I4(\m_obus_reg[addr][15] ),
        .I5(\m_obus_reg[addr][7] ),
        .O(\cref[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[0]_INST_0 
       (.I0(\debug_ahi[7] [8]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [8]),
        .O(\m_obus_reg[addr][8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[1]_INST_0 
       (.I0(\debug_ahi[7] [9]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [9]),
        .O(addra[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[2]_INST_0 
       (.I0(\debug_ahi[7] [10]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [10]),
        .O(\m_obus_reg[addr][10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[3]_INST_0 
       (.I0(\debug_ahi[7] [11]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [11]),
        .O(addra[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[4]_INST_0 
       (.I0(\debug_ahi[7] [12]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [12]),
        .O(addra[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[5]_INST_0 
       (.I0(\debug_ahi[7] [13]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [13]),
        .O(\m_obus_reg[addr][13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[6]_INST_0 
       (.I0(\debug_ahi[7] [14]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [14]),
        .O(addra[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_ahi[7]_INST_0 
       (.I0(\debug_ahi[7] [15]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [15]),
        .O(\m_obus_reg[addr][15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[0]_INST_0 
       (.I0(\debug_ahi[7] [0]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [0]),
        .O(\m_obus_reg[addr][0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[1]_INST_0 
       (.I0(\debug_ahi[7] [1]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [1]),
        .O(\m_obus_reg[addr][1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[2]_INST_0 
       (.I0(\debug_ahi[7] [2]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [0]),
        .O(\m_obus_reg[addr][2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[3]_INST_0 
       (.I0(\debug_ahi[7] [3]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [1]),
        .O(\m_obus_reg[addr][3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[4]_INST_0 
       (.I0(\debug_ahi[7] [4]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [2]),
        .O(\m_obus_reg[addr][4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[5]_INST_0 
       (.I0(\debug_ahi[7] [5]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [3]),
        .O(addra[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[6]_INST_0 
       (.I0(\debug_ahi[7] [6]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [4]),
        .O(addra[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_alo[7]_INST_0 
       (.I0(\debug_ahi[7] [7]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [7]),
        .O(\m_obus_reg[addr][7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[4]_INST_0 
       (.I0(cpu_m1),
        .O(debug_cpu_sig[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \debug_cpu_sig[5]_INST_0 
       (.I0(\debug_cpu_sig[5]_INST_0_i_1_n_0 ),
        .I1(\debug_cpu_sig[5] ),
        .I2(\A_reg[10]_0 ),
        .O(debug_cpu_sig[1]));
  LUT6 #(
    .INIT(64'h0010000000101010)) 
    \debug_cpu_sig[5]_INST_0_i_1 
       (.I0(\debug_cpu_sig[5]_INST_0_i_2_n_0 ),
        .I1(\m_obus_reg[addr][15] ),
        .I2(cpu_wait),
        .I3(\debug_ahi[7] [11]),
        .I4(BusAck_reg_0),
        .I5(\cpu_bus[addr] [11]),
        .O(\debug_cpu_sig[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \debug_cpu_sig[5]_INST_0_i_2 
       (.I0(\m_obus_reg[addr][13] ),
        .I1(\debug_ahi[7] [14]),
        .I2(\cpu_bus[addr] [14]),
        .I3(\cpu_bus[addr] [12]),
        .I4(BusAck_reg_rep_0),
        .I5(\debug_ahi[7] [12]),
        .O(\debug_cpu_sig[5]_INST_0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[0]_INST_0 
       (.I0(\dma_addr_reg[3][15] [0]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [0]),
        .O(\m_obus_reg[dmaster][0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[1]_INST_0 
       (.I0(\dma_addr_reg[3][15] [1]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [1]),
        .O(\master_out[dmaster] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[2]_INST_0 
       (.I0(\dma_addr_reg[3][15] [2]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [2]),
        .O(\master_out[dmaster] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[3]_INST_0 
       (.I0(\dma_addr_reg[3][15] [3]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [3]),
        .O(\master_out[dmaster] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[4]_INST_0 
       (.I0(\dma_addr_reg[3][15] [4]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [4]),
        .O(\master_out[dmaster] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[5]_INST_0 
       (.I0(\dma_addr_reg[3][15] [5]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [5]),
        .O(\master_out[dmaster] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[6]_INST_0 
       (.I0(\dma_addr_reg[3][15] [6]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [6]),
        .O(\master_out[dmaster] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \debug_dmaster[7]_INST_0 
       (.I0(\dma_addr_reg[3][15] [7]),
        .I1(BusAck_reg_0),
        .I2(\dout_reg[7]_0 [7]),
        .O(\master_out[dmaster] [6]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \debug_dslave[0]_INST_0 
       (.I0(\di_reg_reg[0] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\dma_slave_bus[dslave] [0]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [0]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \debug_dslave[1]_INST_0 
       (.I0(\di_reg_reg[1] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\dma_slave_bus[dslave] [1]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [1]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \debug_dslave[2]_INST_0 
       (.I0(\di_reg_reg[2] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\dma_slave_bus[dslave] [2]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [2]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \debug_dslave[3]_INST_0 
       (.I0(\di_reg_reg[3] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\dma_slave_bus[dslave] [3]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [3]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \debug_dslave[4]_INST_0 
       (.I0(\di_reg_reg[4] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\dma_slave_bus[dslave] [4]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [4]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF4444444444444)) 
    \debug_dslave[5]_INST_0 
       (.I0(\di_reg_reg[5] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\debug_dslave[5]_INST_0_i_2_n_0 ),
        .I3(cpu_wait_reg),
        .I4(\dma_slave_bus[dslave] [5]),
        .I5(\A_reg[10]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \debug_dslave[5]_INST_0_i_2 
       (.I0(cpu_wait),
        .I1(\m_obus_reg[addr][14] ),
        .O(\debug_dslave[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001DFF)) 
    \debug_dslave[5]_INST_0_i_3 
       (.I0(\cpu_bus[addr] [10]),
        .I1(BusAck_reg_rep_0),
        .I2(\debug_ahi[7] [10]),
        .I3(\debug_cpu_sig[5]_INST_0_i_1_n_0 ),
        .I4(\debug_dslave[5]_INST_0_i_2_n_0 ),
        .I5(WEA),
        .O(\A_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \debug_dslave[5]_INST_0_i_4 
       (.I0(\debug_cpu_sig[5]_INST_0_i_2_n_0 ),
        .I1(\m_obus_reg[addr][10] ),
        .I2(addra[3]),
        .I3(\m_obus_reg[addr][15] ),
        .I4(addra[2]),
        .O(\m_obus_reg[addr][14] ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \debug_dslave[6]_INST_0 
       (.I0(\di_reg_reg[6] ),
        .I1(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I2(\dma_slave_bus[dslave] [6]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [5]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \debug_dslave[7]_INST_0 
       (.I0(\debug_dslave[7]_INST_0_i_1_n_0 ),
        .I1(\di_reg_reg[7]_0 ),
        .I2(\dma_slave_bus[dslave] [7]),
        .I3(\debug_dslave[7]_INST_0_i_3_n_0 ),
        .I4(\di_reg_reg[7] [6]),
        .I5(\debug_dslave[7]_INST_0_i_4_n_0 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h01)) 
    \debug_dslave[7]_INST_0_i_1 
       (.I0(\debug_dslave[5]_INST_0_i_2_n_0 ),
        .I1(cpu_wait_reg),
        .I2(debug_enables[4]),
        .O(\debug_dslave[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \debug_dslave[7]_INST_0_i_10 
       (.I0(\cpu_bus[addr] [10]),
        .I1(\debug_ahi[7] [10]),
        .I2(\cpu_bus[addr] [11]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [11]),
        .O(\debug_dslave[7]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080888000)) 
    \debug_dslave[7]_INST_0_i_11 
       (.I0(\m_obus_reg[addr][8] ),
        .I1(addra[2]),
        .I2(\debug_ahi[7] [14]),
        .I3(BusAck_reg_0),
        .I4(\cpu_bus[addr] [14]),
        .I5(\m_obus_reg[addr][7] ),
        .O(\debug_dslave[7]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \debug_dslave[7]_INST_0_i_12 
       (.I0(\A_reg[6]_0 [1]),
        .I1(\debug_ahi[7] [3]),
        .I2(\A_reg[6]_0 [0]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [2]),
        .O(\debug_dslave[7]_INST_0_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \debug_dslave[7]_INST_0_i_3 
       (.I0(\debug_dslave[7]_INST_0_i_6_n_0 ),
        .I1(\debug_dslave[7]_INST_0_i_7_n_0 ),
        .O(\debug_dslave[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \debug_dslave[7]_INST_0_i_4 
       (.I0(\debug_dslave[7]_INST_0_i_6_n_0 ),
        .I1(\debug_enables[4]_INST_0_i_3_n_0 ),
        .I2(\m_obus_reg[addr][10] ),
        .I3(\m_obus_reg[addr][15] ),
        .I4(cpu_wait),
        .I5(addra[2]),
        .O(\debug_dslave[7]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \debug_dslave[7]_INST_0_i_5 
       (.I0(\debug_dslave[7]_INST_0_i_7_n_0 ),
        .I1(\debug_cpu_sig[5]_INST_0_i_1_n_0 ),
        .O(cpu_wait_reg_0));
  LUT6 #(
    .INIT(64'h0080000000808080)) 
    \debug_dslave[7]_INST_0_i_6 
       (.I0(\debug_dslave[7]_INST_0_i_8_n_0 ),
        .I1(cpu_wait),
        .I2(\debug_enables[4]_INST_0_i_3_n_0 ),
        .I3(\debug_ahi[7] [15]),
        .I4(BusAck_reg_0),
        .I5(\cpu_bus[addr] [15]),
        .O(\debug_dslave[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \debug_dslave[7]_INST_0_i_7 
       (.I0(cpu_wait),
        .I1(\debug_dslave[7]_INST_0_i_9_n_0 ),
        .I2(\debug_dslave[7]_INST_0_i_10_n_0 ),
        .I3(\m_obus_reg[addr][13] ),
        .I4(addra[4]),
        .I5(\debug_dslave[7]_INST_0_i_11_n_0 ),
        .O(\debug_dslave[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \debug_dslave[7]_INST_0_i_8 
       (.I0(\m_obus_reg[addr][4] ),
        .I1(\A_reg[5]_0 ),
        .I2(addra[2]),
        .I3(\m_obus_reg[addr][10] ),
        .I4(\m_obus_reg[addr][8] ),
        .I5(\m_obus_reg[addr][7] ),
        .O(\debug_dslave[7]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \debug_dslave[7]_INST_0_i_9 
       (.I0(\m_obus_reg[addr][15] ),
        .I1(addra[1]),
        .I2(\A_reg[0]_1 ),
        .I3(\m_obus_reg[addr][4] ),
        .I4(addra[0]),
        .I5(\debug_dslave[7]_INST_0_i_12_n_0 ),
        .O(\debug_dslave[7]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000757F0000)) 
    \debug_enables[0]_INST_0 
       (.I0(\m_obus_reg[addr][13] ),
        .I1(\debug_ahi[7] [14]),
        .I2(BusAck_reg_0),
        .I3(\cpu_bus[addr] [14]),
        .I4(cpu_wait),
        .I5(\m_obus_reg[addr][15] ),
        .O(debug_enables[0]));
  LUT6 #(
    .INIT(64'h0000150000000000)) 
    \debug_enables[1]_INST_0 
       (.I0(addra[4]),
        .I1(\m_obus_reg[addr][10] ),
        .I2(addra[3]),
        .I3(\debug_enables[1]_INST_0_i_1_n_0 ),
        .I4(\m_obus_reg[addr][15] ),
        .I5(cpu_wait),
        .O(WEA));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \debug_enables[1]_INST_0_i_1 
       (.I0(\cpu_bus[addr] [14]),
        .I1(\debug_ahi[7] [14]),
        .I2(\cpu_bus[addr] [13]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [13]),
        .O(\debug_enables[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \debug_enables[2]_INST_0 
       (.I0(\debug_cpu_sig[5]_INST_0_i_1_n_0 ),
        .I1(\cpu_bus[addr] [10]),
        .I2(BusAck_reg_0),
        .I3(\debug_ahi[7] [10]),
        .O(debug_enables[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \debug_enables[3]_INST_0 
       (.I0(\cpu_bus[addr] [10]),
        .I1(BusAck_reg_rep_0),
        .I2(\debug_ahi[7] [10]),
        .I3(\debug_cpu_sig[5]_INST_0_i_1_n_0 ),
        .O(debug_enables[2]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \debug_enables[4]_INST_0 
       (.I0(\debug_enables[4]_INST_0_i_1_n_0 ),
        .I1(cpu_wait),
        .I2(\m_obus_reg[addr][10] ),
        .I3(\debug_enables[4]_INST_0_i_2_n_0 ),
        .I4(\debug_enables[4]_INST_0_i_3_n_0 ),
        .I5(\debug_enables[4]_INST_0_i_4_n_0 ),
        .O(cpu_wait_reg));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \debug_enables[4]_INST_0_i_1 
       (.I0(\cpu_bus[addr] [8]),
        .I1(\debug_ahi[7] [8]),
        .I2(\cpu_bus[addr] [7]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [7]),
        .O(\debug_enables[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \debug_enables[4]_INST_0_i_2 
       (.I0(\cpu_bus[addr] [15]),
        .I1(\debug_ahi[7] [15]),
        .I2(\cpu_bus[addr] [9]),
        .I3(BusAck_reg_rep_0),
        .I4(\debug_ahi[7] [9]),
        .O(\debug_enables[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \debug_enables[4]_INST_0_i_3 
       (.I0(\debug_ahi[7] [13]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [13]),
        .I3(\debug_ahi[7] [14]),
        .I4(\cpu_bus[addr] [14]),
        .I5(\sfx_port[2]_i_2_n_0 ),
        .O(\debug_enables[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \debug_enables[4]_INST_0_i_4 
       (.I0(\debug_ahi[7] [6]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [4]),
        .I3(\debug_ahi[7] [5]),
        .I4(\A_reg[6]_0 [3]),
        .I5(\m_obus_reg[addr][4] ),
        .O(\debug_enables[4]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \debug_enables[5]_INST_0 
       (.I0(\debug_dslave[5]_INST_0_i_2_n_0 ),
        .I1(rdn_d_reg),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[rdn] ),
        .O(debug_enables[3]));
  LUT4 #(
    .INIT(16'h02A2)) 
    \debug_enables[6]_INST_0 
       (.I0(\debug_dslave[5]_INST_0_i_2_n_0 ),
        .I1(mem_reg_0),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[wrn] ),
        .O(wr_n_reg));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \debug_enables[7]_INST_0 
       (.I0(\debug_enables[7]_INST_0_i_1_n_0 ),
        .I1(\debug_enables[7]_INST_0_i_2_n_0 ),
        .I2(addra[2]),
        .I3(cpu_wait),
        .I4(\m_obus_reg[addr][8] ),
        .I5(\m_obus_reg[addr][7] ),
        .O(debug_enables[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \debug_enables[7]_INST_0_i_1 
       (.I0(\debug_enables[7]_INST_0_i_3_n_0 ),
        .I1(\m_obus_reg[addr][13] ),
        .I2(\m_obus_reg[addr][15] ),
        .I3(\m_obus_reg[addr][10] ),
        .I4(addra[1]),
        .I5(\debug_enables[7]_INST_0_i_4_n_0 ),
        .O(\debug_enables[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \debug_enables[7]_INST_0_i_2 
       (.I0(\A_reg[6]_0 [3]),
        .I1(\debug_ahi[7] [5]),
        .I2(\cpu_bus[addr] [14]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [14]),
        .O(\debug_enables[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \debug_enables[7]_INST_0_i_3 
       (.I0(\debug_ahi[7] [12]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [12]),
        .I3(\debug_ahi[7] [11]),
        .I4(\cpu_bus[addr] [11]),
        .I5(\A_reg[0]_1 ),
        .O(\debug_enables[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \debug_enables[7]_INST_0_i_4 
       (.I0(\m_obus_reg[addr][2] ),
        .I1(\debug_ahi[7] [4]),
        .I2(BusAck_reg_rep_0),
        .I3(\A_reg[6]_0 [2]),
        .I4(\debug_ahi[7] [3]),
        .I5(\A_reg[6]_0 [1]),
        .O(\debug_enables[7]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \di_reg[7]_i_1 
       (.I0(write),
        .I1(no_read),
        .I2(cpu_wait),
        .I3(tstate[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \dma_addr[0][15]_i_4 
       (.I0(\dma_addr_reg[0][7] ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][2] ),
        .I4(\m_obus_reg[addr][3] ),
        .I5(\m_obus_reg[wrn] ),
        .O(\htiming_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \dma_addr[1][15]_i_4 
       (.I0(\m_obus_reg[addr][2] ),
        .I1(\m_obus_reg[wrn] ),
        .I2(Q[1]),
        .I3(cpuclk_d),
        .I4(\m_obus_reg[addr][0] ),
        .I5(\m_obus_reg[addr][1] ),
        .O(\htiming_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][10]_i_1 
       (.I0(\dma_addr_reg[3][15] [2]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [2]),
        .O(\m_obus_reg[dmaster][7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][11]_i_1 
       (.I0(\dma_addr_reg[3][15] [3]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [3]),
        .O(\m_obus_reg[dmaster][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][12]_i_1 
       (.I0(\dma_addr_reg[3][15] [4]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [4]),
        .O(\m_obus_reg[dmaster][7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][13]_i_1 
       (.I0(\dma_addr_reg[3][15] [5]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [5]),
        .O(\m_obus_reg[dmaster][7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][14]_i_1 
       (.I0(\dma_addr_reg[3][15] [6]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [6]),
        .O(\m_obus_reg[dmaster][7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][15]_i_2 
       (.I0(\dma_addr_reg[3][15] [7]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [7]),
        .O(\m_obus_reg[dmaster][7] [7]));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \dma_addr[2][15]_i_3 
       (.I0(\m_obus_reg[addr][1] ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[wrn] ),
        .I3(\m_obus_reg[addr][2] ),
        .I4(\dma_addr_reg[0][7] ),
        .O(\m_obus_reg[addr][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][8]_i_1 
       (.I0(\dma_addr_reg[3][15] [0]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [0]),
        .O(\m_obus_reg[dmaster][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[2][9]_i_1 
       (.I0(\dma_addr_reg[3][15] [1]),
        .I1(BusAck_reg_rep_0),
        .I2(\dout_reg[7]_0 [1]),
        .O(\m_obus_reg[dmaster][7] [1]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \dma_addr[3][7]_i_1 
       (.I0(\m_obus_reg[addr][3] ),
        .I1(\dma_addr_reg[3][0] ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][0] ),
        .I4(cpu_clk_rise),
        .I5(\dma_addr[3][7]_i_3_n_0 ),
        .O(\m_obus_reg[addr][3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \dma_addr[3][7]_i_3 
       (.I0(mem_reg_0),
        .I1(\dma_master_bus[wrn] ),
        .I2(\A_reg[6]_0 [0]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [2]),
        .O(\dma_addr[3][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \dma_cnt[0][13]_i_1 
       (.I0(\dma_cnt_reg[0][13] ),
        .I1(\dma_cnt[0][13]_i_4_n_0 ),
        .I2(cpu_clk_rise),
        .I3(\dma_cnt_reg[2][13] ),
        .I4(\m_obus_reg[addr][0] ),
        .I5(\m_obus_reg[addr][1] ),
        .O(\htiming_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \dma_cnt[0][13]_i_4 
       (.I0(\m_obus_reg[addr][2] ),
        .I1(\debug_ahi[7] [3]),
        .I2(\A_reg[6]_0 [1]),
        .I3(mem_reg_0),
        .I4(BusAck_reg_rep_0),
        .I5(\dma_master_bus[wrn] ),
        .O(\dma_cnt[0][13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \dma_cnt[0][13]_i_7 
       (.I0(mem_reg_0),
        .I1(\dma_master_bus[wrn] ),
        .I2(rdn_d_reg),
        .I3(BusAck_reg_0),
        .I4(\dma_master_bus[rdn] ),
        .O(wr_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \dma_cnt[1][0]_i_1 
       (.I0(\dma_cnt[0][13]_i_4_n_0 ),
        .I1(cpu_clk_rise),
        .I2(\dma_cnt_reg[2][13] ),
        .I3(\m_obus_reg[addr][1] ),
        .I4(\m_obus_reg[addr][0] ),
        .I5(\dma_cnt_reg[1][13] ),
        .O(dma_cnt));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \dma_cnt[2][0]_i_1 
       (.I0(\m_obus_reg[addr][1] ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\dma_cnt_reg[2][13] ),
        .I3(cpu_clk_rise),
        .I4(\dma_addr[3][7]_i_3_n_0 ),
        .I5(\m_obus_reg[addr][3] ),
        .O(\m_obus_reg[addr][1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \dma_cnt[3][0]_i_1 
       (.I0(\dma_cnt[3][0]_i_3_n_0 ),
        .I1(\dma_cnt_reg[2][13] ),
        .I2(cpu_clk_rise),
        .I3(\m_obus_reg[wrn] ),
        .I4(\m_obus_reg[addr][2] ),
        .I5(\m_obus_reg[addr][3] ),
        .O(\A_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \dma_cnt[3][0]_i_3 
       (.I0(\cpu_bus[addr] [0]),
        .I1(\debug_ahi[7] [0]),
        .I2(\cpu_bus[addr] [1]),
        .I3(BusAck_reg_rep_0),
        .I4(\debug_ahi[7] [1]),
        .O(\dma_cnt[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \dma_mode[0][1]_i_2 
       (.I0(\m_obus_reg[addr][1] ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\dma_cnt_reg[2][13] ),
        .I3(cpuclk_d),
        .I4(Q[1]),
        .I5(\dma_cnt[0][13]_i_4_n_0 ),
        .O(cpuclk_d_reg_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \dma_mode[1][1]_i_2 
       (.I0(\m_obus_reg[addr][0] ),
        .I1(\m_obus_reg[addr][1] ),
        .I2(\dma_cnt_reg[2][13] ),
        .I3(cpuclk_d),
        .I4(Q[1]),
        .I5(\dma_cnt[0][13]_i_4_n_0 ),
        .O(cpuclk_d_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    dma_rdy_i_2
       (.I0(\cpu_bus[addr] [1]),
        .I1(\debug_ahi[7] [1]),
        .I2(\cpu_bus[addr] [0]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [0]),
        .O(\A_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[0]_i_1 
       (.I0(i_reg_n_77),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[0]_i_2_n_0 ),
        .O(\dout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[0]_i_2 
       (.I0(\BusB_reg_n_0_[4] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[0] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[0] ),
        .O(\dout[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[1]_i_1 
       (.I0(i_reg_n_76),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[1]_i_2_n_0 ),
        .O(\dout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[1]_i_2 
       (.I0(\BusB_reg_n_0_[5] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[1] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[1] ),
        .O(\dout[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[2]_i_1 
       (.I0(i_reg_n_75),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[2]_i_2_n_0 ),
        .O(\dout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[2]_i_2 
       (.I0(\BusB_reg_n_0_[6] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[2] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[2] ),
        .O(\dout[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[3]_i_1 
       (.I0(i_reg_n_74),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[3]_i_2_n_0 ),
        .O(\dout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[3]_i_2 
       (.I0(\BusB_reg_n_0_[7] ),
        .I1(I_RRD),
        .I2(\BusA_reg_n_0_[3] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[3] ),
        .O(\dout[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[4]_i_1 
       (.I0(i_reg_n_73),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[4]_i_2_n_0 ),
        .O(\dout[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[4]_i_2 
       (.I0(\BusA_reg_n_0_[0] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[0] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[4] ),
        .O(\dout[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[5]_i_1 
       (.I0(i_reg_n_71),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[5]_i_2_n_0 ),
        .O(\dout[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[5]_i_2 
       (.I0(\BusA_reg_n_0_[1] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[1] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[5] ),
        .O(\dout[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[6]_i_1 
       (.I0(i_reg_n_70),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[6]_i_2_n_0 ),
        .O(\dout[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[6]_i_2 
       (.I0(\BusA_reg_n_0_[2] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[2] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[6] ),
        .O(\dout[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4454)) 
    \dout[7]_i_1 
       (.I0(BusAck_reg_0),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(tstate[1]),
        .I3(Auto_Wait_t1_reg_n_0),
        .O(\dout[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[7]_i_2 
       (.I0(i_reg_n_69),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\dout[7]_i_4_n_0 ),
        .O(\dout[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \dout[7]_i_3 
       (.I0(Read_To_Reg_r[3]),
        .I1(Read_To_Reg_r[1]),
        .I2(Read_To_Reg_r[2]),
        .I3(i_reg_n_18),
        .I4(Read_To_Reg_r[0]),
        .O(\dout[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \dout[7]_i_4 
       (.I0(\BusA_reg_n_0_[3] ),
        .I1(I_RRD),
        .I2(\BusB_reg_n_0_[3] ),
        .I3(I_RLD),
        .I4(\BusB_reg_n_0_[7] ),
        .O(\dout[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \dout[7]_i_5 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\dout[7]_i_7_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(I_RRD));
  LUT5 #(
    .INIT(32'h00800000)) 
    \dout[7]_i_6 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\dout[7]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(I_RLD));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dout[7]_i_7 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(i_reg_n_28),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\dout[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \dout[7]_i_8 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\ACC[7]_i_12_n_0 ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\dout[7]_i_8_n_0 ));
  FDCE \dout_reg[0] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[0]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [0]));
  FDCE \dout_reg[1] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[1]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [1]));
  FDCE \dout_reg[2] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[2]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [2]));
  FDCE \dout_reg[3] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[3]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [3]));
  FDCE \dout_reg[4] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[4]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [4]));
  FDCE \dout_reg[5] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[5]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [5]));
  FDCE \dout_reg[6] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[6]_i_1_n_0 ),
        .Q(\dout_reg[7]_0 [6]));
  FDCE \dout_reg[7] 
       (.C(Q[1]),
        .CE(\dout[7]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\dout[7]_i_2_n_0 ),
        .Q(\dout_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000FF0047000000)) 
    first_last_i_1
       (.I0(\debug_ahi[7] [3]),
        .I1(BusAck_reg_0),
        .I2(\A_reg[6]_0 [1]),
        .I3(rst_n),
        .I4(\dmac/first_last0 ),
        .I5(first_last__0),
        .O(\m_obus_reg[addr][3]_0 ));
  LUT6 #(
    .INIT(64'h0080888800800080)) 
    first_last_i_2
       (.I0(cpu_wait_reg),
        .I1(cpu_clk_rise),
        .I2(\m_obus_reg[wrn] ),
        .I3(wrn_d),
        .I4(rdn_d),
        .I5(\slave_shared_master_bus[rdn] ),
        .O(\dmac/first_last0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    flip_ena_i_2
       (.I0(\m_obus_reg[addr][1] ),
        .I1(\m_obus_reg[addr][3] ),
        .I2(flip_ena_i_3_n_0),
        .I3(\A_reg[5]_0 ),
        .I4(\m_obus_reg[addr][2] ),
        .I5(\m_obus_reg[addr][0] ),
        .O(\m_obus_reg[addr][1]_2 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    flip_ena_i_3
       (.I0(\cpu_bus[addr] [7]),
        .I1(\debug_ahi[7] [7]),
        .I2(\A_reg[6]_0 [2]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [4]),
        .O(flip_ena_i_3_n_0));
  dkong_dkong_system_wrapper_0_0_tv80_reg i_reg
       (.\ACC[1]_i_5_0 (\ACC[1]_i_5 ),
        .\ACC[2]_i_5_0 (\RegAddrB_r[2]_i_10_0 ),
        .\ACC[3]_i_2_0 ({\IR_reg_n_0_[7] ,\IR_reg_n_0_[6] ,\IR_reg[5]_0 ,\IR_reg_n_0_[2] ,\IR_reg_n_0_[1] }),
        .\ACC[3]_i_2_1 (\ISet_reg_n_0_[1] ),
        .\ACC[3]_i_2_2 (\ISet_reg_n_0_[0] ),
        .\ACC[7]_i_21_0 (\F_reg_n_0_[0] ),
        .\ACC[7]_i_9_0 (ALU_Op_r),
        .\ACC_reg[3]_i_13_0 (\F_reg_n_0_[4] ),
        .ALU_Q({ALU_Q[3],ALU_Q[1]}),
        .\A_reg[0] (\A[15]_i_12_n_0 ),
        .\A_reg[0]_0 (\A[15]_i_11_n_0 ),
        .\A_reg[0]_1 (\A[0]_i_5_n_0 ),
        .\A_reg[10] (\A[10]_i_4_n_0 ),
        .\A_reg[11] (\A[11]_i_4_n_0 ),
        .\A_reg[12] (\A[12]_i_4_n_0 ),
        .\A_reg[13] (\A[13]_i_4_n_0 ),
        .\A_reg[14] (\A[14]_i_5_n_0 ),
        .\A_reg[15] ({\TmpAddr_reg_n_0_[15] ,\TmpAddr_reg_n_0_[14] ,\TmpAddr_reg_n_0_[13] ,\TmpAddr_reg_n_0_[12] ,\TmpAddr_reg_n_0_[11] ,\TmpAddr_reg_n_0_[10] ,\TmpAddr_reg_n_0_[9] ,\TmpAddr_reg_n_0_[8] ,data0}),
        .\A_reg[15]_0 (\A[15]_i_4_n_0 ),
        .\A_reg[15]_1 (\A[15]_i_6_n_0 ),
        .\A_reg[15]_2 (\A[15]_i_8_n_0 ),
        .\A_reg[15]_3 (\A[15]_i_10_n_0 ),
        .\A_reg[1] (\XY_State_reg_n_0_[0] ),
        .\A_reg[1]_0 (\A[1]_i_3_n_0 ),
        .\A_reg[1]_1 (\PC_reg_n_0_[1] ),
        .\A_reg[2] (\A[2]_i_4_n_0 ),
        .\A_reg[2]_0 (\PC_reg_n_0_[2] ),
        .\A_reg[3] (\mcycle[6]_i_4_n_0 ),
        .\A_reg[3]_0 (\RegAddrB_r[0]_i_2_n_0 ),
        .\A_reg[3]_1 (\A[3]_i_4_n_0 ),
        .\A_reg[4] (\A[4]_i_4_n_0 ),
        .\A_reg[5] (\A[5]_i_4_n_0 ),
        .\A_reg[5]_0 (\PC_reg_n_0_[5] ),
        .\A_reg[6] (\A[6]_i_5_n_0 ),
        .\A_reg[6]_0 (\A[6]_i_4_n_0 ),
        .\A_reg[6]_1 (\PC_reg_n_0_[6] ),
        .\A_reg[7] (\A[7]_i_4_n_0 ),
        .\A_reg[8] (\A[8]_i_4_n_0 ),
        .\A_reg[9] (\A[9]_i_5_n_0 ),
        .Auto_Wait_t1_reg(i_reg_n_18),
        .B({B[6:5],B[2:1]}),
        .BTR_r_reg({i_reg_n_144,i_reg_n_145,i_reg_n_146,i_reg_n_147}),
        .\BusA_reg[0] (\BusA[7]_i_3_n_0 ),
        .\BusA_reg[0]_0 (\BusA[7]_i_2_n_0 ),
        .\BusA_reg[2] (\i_alu/DAA_Q0 [1]),
        .\BusA_reg[2]_0 (i_reg_n_64),
        .\BusA_reg[3] (i_reg_n_62),
        .\BusA_reg[3]_0 (i_reg_n_65),
        .\BusA_reg[4] (i_reg_n_43),
        .\BusA_reg[6] (i_reg_n_51),
        .\BusA_reg[7] (i_reg_n_56),
        .\BusA_reg[7]_0 (\F_reg[7]_0 ),
        .\BusA_reg[7]_1 ({\ACC_reg_n_0_[7] ,\ACC_reg_n_0_[6] ,\ACC_reg_n_0_[5] ,\ACC_reg_n_0_[4] ,\ACC_reg_n_0_[3] ,\ACC_reg_n_0_[2] ,\ACC_reg_n_0_[1] ,\ACC_reg_n_0_[0] }),
        .\BusA_reg[7]_2 ({data4,\SP_reg_n_0_[7] ,\SP_reg_n_0_[6] ,\SP_reg_n_0_[5] ,\SP_reg_n_0_[4] ,\SP_reg_n_0_[3] ,\SP_reg_n_0_[2] ,\SP_reg_n_0_[1] ,\SP_reg_n_0_[0] }),
        .\BusB_reg[0] (i_reg_n_77),
        .\BusB_reg[0]_0 (\BusB[0]_i_2_n_0 ),
        .\BusB_reg[0]_1 (\BusB[0]_i_3_n_0 ),
        .\BusB_reg[0]_2 (\BusB[0]_i_4_n_0 ),
        .\BusB_reg[0]_3 (\BusB[7]_i_6_n_0 ),
        .\BusB_reg[1] (i_reg_n_76),
        .\BusB_reg[1]_0 (\BusB[1]_i_2_n_0 ),
        .\BusB_reg[1]_1 (\BusB[1]_i_3_n_0 ),
        .\BusB_reg[1]_2 (\BusB[1]_i_4_n_0 ),
        .\BusB_reg[2] (i_reg_n_75),
        .\BusB_reg[2]_0 (\BusB[2]_i_2_n_0 ),
        .\BusB_reg[2]_1 (\BusB[2]_i_3_n_0 ),
        .\BusB_reg[2]_2 (\BusB[2]_i_4_n_0 ),
        .\BusB_reg[3] (i_reg_n_74),
        .\BusB_reg[3]_0 (\BusB[3]_i_2_n_0 ),
        .\BusB_reg[3]_1 (\BusB[3]_i_3_n_0 ),
        .\BusB_reg[3]_2 (\BusB[3]_i_4_n_0 ),
        .\BusB_reg[4] (i_reg_n_59),
        .\BusB_reg[4]_0 (i_reg_n_73),
        .\BusB_reg[4]_1 (\BusB[4]_i_2_n_0 ),
        .\BusB_reg[4]_2 (\BusB[4]_i_3_n_0 ),
        .\BusB_reg[4]_3 (\BusB[4]_i_4_n_0 ),
        .\BusB_reg[5] (i_reg_n_44),
        .\BusB_reg[5]_0 (i_reg_n_71),
        .\BusB_reg[5]_1 (\BusB[5]_i_2_n_0 ),
        .\BusB_reg[5]_2 (\BusB[5]_i_3_n_0 ),
        .\BusB_reg[5]_3 (\BusB[5]_i_4_n_0 ),
        .\BusB_reg[6] (i_reg_n_70),
        .\BusB_reg[6]_0 (\BusB[6]_i_2_n_0 ),
        .\BusB_reg[6]_1 (\BusB[6]_i_3_n_0 ),
        .\BusB_reg[6]_2 (\BusB[6]_i_4_n_0 ),
        .\BusB_reg[7] (i_reg_n_41),
        .\BusB_reg[7]_0 (i_reg_n_69),
        .\BusB_reg[7]_1 ({i_reg_n_112,i_reg_n_113,i_reg_n_114,i_reg_n_115,i_reg_n_116,i_reg_n_117,i_reg_n_118,i_reg_n_119,i_reg_n_120,i_reg_n_121,i_reg_n_122,i_reg_n_123,i_reg_n_124,i_reg_n_125,i_reg_n_126,i_reg_n_127}),
        .\BusB_reg[7]_2 (\BusB[7]_i_2_n_0 ),
        .\BusB_reg[7]_3 (\BusB[7]_i_3_n_0 ),
        .\BusB_reg[7]_4 (\BusB[7]_i_5_n_0 ),
        .CO(i_reg_n_63),
        .Carry_In(\i_alu/Carry_In ),
        .D(RegBusA),
        .DAA_Q11_out(\i_alu/DAA_Q11_out ),
        .DAA_Q13_out(\i_alu/DAA_Q13_out ),
        .DI(SP16_B),
        .\F[2]_i_31 (\F_reg_n_0_[1] ),
        .\F[2]_i_31_0 (\i_alu/DAA_Q ),
        .\F[5]_i_8 (\IR_reg[0]_rep_n_0 ),
        .\F[7]_i_11 ({\BusA_reg_n_0_[7] ,\BusA_reg_n_0_[6] ,\BusA_reg_n_0_[5] ,\BusA_reg_n_0_[4] ,\BusA_reg_n_0_[3] ,\BusA_reg_n_0_[2] ,\BusA_reg_n_0_[1] ,\BusA_reg_n_0_[0] }),
        .\F[7]_i_12 (\i_alu/DAA_Q__1 [7:4]),
        .\F_reg[0] (i_reg_n_55),
        .\F_reg[1] (i_reg_n_52),
        .\F_reg[1]_0 (i_reg_n_57),
        .\F_reg[1]_1 (i_reg_n_58),
        .\F_reg[1]_2 (i_reg_n_60),
        .\F_reg[7] (i_reg_n_25),
        .\IR_reg[0]_rep (i_reg_n_23),
        .\IR_reg[3] (i_reg_n_29),
        .\IR_reg[4] (i_reg_n_28),
        .\IR_reg[4]_0 (i_reg_n_53),
        .\IR_reg[5] (i_reg_n_26),
        .\IR_reg[5]_0 (i_reg_n_27),
        .\IR_reg[5]_1 (i_reg_n_30),
        .\IR_reg[5]_2 (i_reg_n_61),
        .\ISet_reg[1] (i_reg_n_19),
        .\ISet_reg[1]_0 (i_reg_n_20),
        .\ISet_reg[1]_1 (i_reg_n_66),
        .IncDecZ22_out(IncDecZ22_out),
        .IncDecZ_i_22(\i_alu/DAA_Q0 [7:5]),
        .IncDecZ_reg(i_reg_n_67),
        .IncDecZ_reg_0(IncDecZ_reg_n_0),
        .IncDecZ_reg_1(IncDecZ_i_2_n_0),
        .IncDecZ_reg_2(IncDecZ_i_3_n_0),
        .IncDecZ_reg_3(IncDecZ_i_8_n_0),
        .Jump(Jump),
        .JumpE(JumpE),
        .JumpXY(JumpXY),
        .LDSPHL(LDSPHL),
        .O(\i_alu/DAA_Q__1 [1]),
        .PC16({PC16[15],PC16[7],PC16[4:3],PC16[0]}),
        .\PC[0]_i_12_0 (\PC[0]_i_30_n_0 ),
        .\PC_reg[11] (\PC[8]_i_6_n_0 ),
        .\PC_reg[11]_0 (\PC[8]_i_7_n_0 ),
        .\PC_reg[11]_1 (\PC[8]_i_8_n_0 ),
        .\PC_reg[11]_10 (\PC[8]_i_17_n_0 ),
        .\PC_reg[11]_2 (\PC[8]_i_9_n_0 ),
        .\PC_reg[11]_3 (\PC[8]_i_10_n_0 ),
        .\PC_reg[11]_4 (\PC[8]_i_11_n_0 ),
        .\PC_reg[11]_5 (\PC[8]_i_12_n_0 ),
        .\PC_reg[11]_6 (\PC[8]_i_13_n_0 ),
        .\PC_reg[11]_7 (\PC[8]_i_14_n_0 ),
        .\PC_reg[11]_8 (\PC[8]_i_15_n_0 ),
        .\PC_reg[11]_9 (\PC[8]_i_16_n_0 ),
        .\PC_reg[15] (\PC[0]_i_4_n_0 ),
        .\PC_reg[15]_0 (\PC[12]_i_6_n_0 ),
        .\PC_reg[15]_1 (\IR[7]_i_3_n_0 ),
        .\PC_reg[15]_10 (\PC[12]_i_16_n_0 ),
        .\PC_reg[15]_11 (\PC[12]_i_17_n_0 ),
        .\PC_reg[15]_2 (\PC[12]_i_7_n_0 ),
        .\PC_reg[15]_3 (\PC[12]_i_9_n_0 ),
        .\PC_reg[15]_4 (\PC[12]_i_10_n_0 ),
        .\PC_reg[15]_5 (\PC[12]_i_11_n_0 ),
        .\PC_reg[15]_6 (\PC[12]_i_12_n_0 ),
        .\PC_reg[15]_7 (\PC[12]_i_13_n_0 ),
        .\PC_reg[15]_8 (\PC[12]_i_14_n_0 ),
        .\PC_reg[15]_9 (\PC[12]_i_15_n_0 ),
        .\PC_reg[3] (\PC_reg_n_0_[0] ),
        .\PC_reg[3]_0 (\PC_reg_n_0_[3] ),
        .\PC_reg[3]_1 ({\PC[0]_i_5_n_0 ,\PC[0]_i_6_n_0 ,\PC[0]_i_7_n_0 ,\PC[0]_i_8_n_0 }),
        .\PC_reg[3]_2 (\PC[0]_i_19_n_0 ),
        .\PC_reg[3]_3 (\PC[0]_i_23_n_0 ),
        .\PC_reg[3]_4 (\PC[0]_i_20_n_0 ),
        .\PC_reg[7] (\PC_reg_n_0_[4] ),
        .\PC_reg[7]_0 (\PC_reg_n_0_[7] ),
        .\PC_reg[7]_1 (\PC[4]_i_2_n_0 ),
        .\PC_reg[7]_2 ({\PC[4]_i_3_n_0 ,\PC[4]_i_4_n_0 ,\PC[4]_i_5_n_0 }),
        .\PC_reg[7]_3 (BTR_r_reg_n_0),
        .\PC_reg[7]_4 (\PC[4]_i_18_n_0 ),
        .\PC_reg[7]_5 (\PC[4]_i_15_n_0 ),
        .Q(Q[1]),
        .Q_t(\i_alu/Q_t ),
        .RegAddrA_r(RegAddrA_r),
        .RegAddrB_r(RegAddrB_r),
        .\RegAddrB_r[2]_i_32 (NMICycle_reg_n_0),
        .\RegBusA_r_reg[15] (AddrC),
        .\RegBusA_r_reg[15]_0 (BusAck_reg_0),
        .\RegBusA_r_reg[15]_1 (RegBusA_r),
        .\RegBusA_r_reg[1] (\XY_State_reg_n_0_[1] ),
        .\RegBusA_r_reg[1]_0 (Alternate_reg_n_0),
        .RegsH_reg_0_7_0_1_i_1_0(\mcycle_reg[0]_rep_n_0 ),
        .RegsH_reg_0_7_0_1_i_41_0(\IR_reg[0]_rep__0_n_0 ),
        .RegsH_reg_0_7_0_1_i_41_1(\mcycle_reg[1]_rep_n_0 ),
        .RegsH_reg_0_7_0_1_i_8_0({\tstate_reg_n_0_[4] ,\tstate_reg_n_0_[3] ,tstate}),
        .SP16(SP16),
        .\SP[15]_i_20_0 ({\mcycle_reg_n_0_[4] ,\mcycle_reg_n_0_[3] ,\mcycle_reg_n_0_[2] ,mcycle}),
        .\SP_reg[11] (\SP[15]_i_3_n_0 ),
        .\SP_reg[15] (BusA),
        .\SP_reg[15]_0 ({\BusB_reg_n_0_[7] ,\BusB_reg_n_0_[6] ,\BusB_reg_n_0_[5] ,\BusB_reg_n_0_[4] ,\BusB_reg_n_0_[3] ,\BusB_reg_n_0_[2] ,\BusB_reg_n_0_[1] ,\BusB_reg_n_0_[0] }),
        .\SP_reg[3] (Save_ALU_r_reg_n_0),
        .\SP_reg[3]_0 (\SP[7]_i_3_n_0 ),
        .\SP_reg[7] (BusB),
        .Set_Addr_To(Set_Addr_To),
        .Set_BusA_To(Set_BusA_To),
        .Set_BusB_To({Set_BusB_To[3],Set_BusB_To[0]}),
        .cpu_wait(cpu_wait),
        .data7(data7),
        .\di_reg_reg[7] ({i_reg_n_80,i_reg_n_81,i_reg_n_82,i_reg_n_83,i_reg_n_84,i_reg_n_85,i_reg_n_86,i_reg_n_87,i_reg_n_88,i_reg_n_89,i_reg_n_90,i_reg_n_91,i_reg_n_92,i_reg_n_93,i_reg_n_94,i_reg_n_95}),
        .\dout[7]_i_3 (Read_To_Reg_r),
        .\dout[7]_i_3_0 (Auto_Wait_t1_reg_n_0),
        .\htiming_reg[1] (i_reg_n_68),
        .\htiming_reg[1]_0 (i_reg_n_72),
        .\htiming_reg[1]_1 (i_reg_n_78),
        .\htiming_reg[1]_2 (i_reg_n_79),
        .\mcycle_reg[0] (i_reg_n_21),
        .\mcycle_reg[1]_rep (i_reg_n_22),
        .\mcycle_reg[3] (i_reg_n_24),
        .\mcycles[1]_i_8 (\F_reg_n_0_[7] ),
        .\mcycles[1]_i_8_0 (\F_reg_n_0_[2] ),
        .\mcycles[2]_i_9_0 (\F_reg_n_0_[6] ),
        .p_0_in(\i_alu/p_0_in ),
        .p_0_in0(p_0_in0),
        .p_10_in(\i_alu/p_10_in ),
        .p_3_in108_in(p_3_in108_in),
        .p_9_in(\i_alu/p_9_in ),
        .\tstate_reg[2] ({i_reg_n_148,i_reg_n_149,i_reg_n_150,i_reg_n_151}),
        .\tstate_reg[2]_0 ({i_reg_n_152,i_reg_n_153,i_reg_n_154,i_reg_n_155}),
        .\tstate_reg[2]_1 ({i_reg_n_156,i_reg_n_157,i_reg_n_158,i_reg_n_159}));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \io_bus[dslave][0]_i_1 
       (.I0(\io_bus_reg[dslave][4] [0]),
        .I1(\m_obus_reg[addr][7] ),
        .I2(\io_bus_reg[dslave][4]_0 [0]),
        .I3(\cpu_bus[addr] [8]),
        .I4(BusAck_reg_0),
        .I5(\debug_ahi[7] [8]),
        .O(\in2_reg[7] [0]));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \io_bus[dslave][1]_i_1 
       (.I0(\io_bus_reg[dslave][4] [1]),
        .I1(\m_obus_reg[addr][7] ),
        .I2(\io_bus_reg[dslave][4]_0 [1]),
        .I3(\cpu_bus[addr] [8]),
        .I4(BusAck_reg_0),
        .I5(\debug_ahi[7] [8]),
        .O(\in2_reg[7] [1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_bus[dslave][2]_i_1 
       (.I0(\io_bus_reg[dslave][7] [0]),
        .I1(\m_obus_reg[addr][8] ),
        .I2(\io_bus_reg[dslave][4]_0 [2]),
        .I3(\m_obus_reg[addr][7] ),
        .I4(\io_bus_reg[dslave][4] [2]),
        .O(\in2_reg[7] [2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \io_bus[dslave][3]_i_1 
       (.I0(\io_bus_reg[dslave][7] [1]),
        .I1(\m_obus_reg[addr][8] ),
        .I2(\io_bus_reg[dslave][4]_0 [3]),
        .I3(\m_obus_reg[addr][7] ),
        .I4(\io_bus_reg[dslave][4] [3]),
        .O(\in2_reg[7] [3]));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \io_bus[dslave][4]_i_1 
       (.I0(\io_bus_reg[dslave][4] [4]),
        .I1(\m_obus_reg[addr][7] ),
        .I2(\io_bus_reg[dslave][4]_0 [4]),
        .I3(\cpu_bus[addr] [8]),
        .I4(BusAck_reg_0),
        .I5(\debug_ahi[7] [8]),
        .O(\in2_reg[7] [4]));
  LUT6 #(
    .INIT(64'h202A000A20200000)) 
    \io_bus[dslave][6]_i_1 
       (.I0(\io_bus_reg[dslave][7] [2]),
        .I1(\debug_ahi[7] [7]),
        .I2(BusAck_reg_rep_0),
        .I3(\cpu_bus[addr] [7]),
        .I4(\debug_ahi[7] [8]),
        .I5(\cpu_bus[addr] [8]),
        .O(\in2_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00004700)) 
    \io_bus[dslave][7]_i_1 
       (.I0(\dma_master_bus[rdn] ),
        .I1(BusAck_reg_rep_0),
        .I2(rdn_d_reg),
        .I3(\debug_dslave[5]_INST_0_i_2_n_0 ),
        .I4(\io_bus[dslave][7]_i_3_n_0 ),
        .O(\m_obus_reg[rdn]_0 ));
  LUT6 #(
    .INIT(64'h202A000A20200000)) 
    \io_bus[dslave][7]_i_2 
       (.I0(\io_bus_reg[dslave][7] [3]),
        .I1(\debug_ahi[7] [7]),
        .I2(BusAck_reg_rep_0),
        .I3(\cpu_bus[addr] [7]),
        .I4(\debug_ahi[7] [8]),
        .I5(\cpu_bus[addr] [8]),
        .O(\in2_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \io_bus[dslave][7]_i_3 
       (.I0(\m_obus_reg[addr][3] ),
        .I1(\m_obus_reg[addr][4] ),
        .I2(\m_obus_reg[addr][2] ),
        .I3(\m_obus_reg[addr][0] ),
        .I4(\m_obus_reg[addr][1] ),
        .I5(\A_reg[5]_0 ),
        .O(\io_bus[dslave][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222020)) 
    iorq_n_inv_i_1
       (.I0(iorq),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(tstate[1]),
        .I3(cpu_wait),
        .I4(tstate[2]),
        .I5(iorq_n_inv_i_3_n_0),
        .O(\mcycle_reg[0]_rep_1 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    iorq_n_inv_i_3
       (.I0(no_read),
        .I1(write),
        .O(iorq_n_inv_i_3_n_0));
  LUT5 #(
    .INIT(32'h00002000)) 
    iorq_n_inv_i_4
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(iorq_n_inv_i_6_n_0),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(iorq_n_inv_i_4_n_0));
  LUT6 #(
    .INIT(64'h000F000000200020)) 
    iorq_n_inv_i_5
       (.I0(iorq_n_inv_i_7_n_0),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(iorq_n_inv_i_8_n_0),
        .I5(\IR_reg_n_0_[7] ),
        .O(iorq_n_inv_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    iorq_n_inv_i_6
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(iorq_n_inv_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    iorq_n_inv_i_7
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(mcycle),
        .O(iorq_n_inv_i_7_n_0));
  LUT6 #(
    .INIT(64'h0408000800000000)) 
    iorq_n_inv_i_8
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(mcycle),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg_n_0_[1] ),
        .O(iorq_n_inv_i_8_n_0));
  MUXF7 iorq_n_reg_inv_i_2
       (.I0(iorq_n_inv_i_4_n_0),
        .I1(iorq_n_inv_i_5_n_0),
        .O(iorq),
        .S(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0500555500004000)) 
    m1_n_i_1
       (.I0(\tstate_reg_n_0_[0] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(cpu_wait),
        .I3(tstate[2]),
        .I4(NMICycle_i_2_n_0),
        .I5(cpu_m1),
        .O(m1_n_i_1_n_0));
  FDPE m1_n_reg
       (.C(Q[1]),
        .CE(1'b1),
        .D(m1_n_i_1_n_0),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(cpu_m1));
  LUT6 #(
    .INIT(64'h0505051500000010)) 
    \mcycle[0]_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\Pre_XY_F_M_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\Pre_XY_F_M_reg_n_0_[2] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle[6]_i_5_n_0 ),
        .O(\mcycle[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0505051500000010)) 
    \mcycle[0]_rep_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\Pre_XY_F_M_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\Pre_XY_F_M_reg_n_0_[2] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle[6]_i_5_n_0 ),
        .O(\mcycle[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[1]_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle[1]_i_2_n_0 ),
        .O(\mcycle[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFD00FDFFFDFF)) 
    \mcycle[1]_i_2 
       (.I0(\Pre_XY_F_M_reg_n_0_[0] ),
        .I1(\Pre_XY_F_M_reg_n_0_[1] ),
        .I2(\Pre_XY_F_M_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_5_n_0 ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\mcycle[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[1]_rep_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle[1]_i_2_n_0 ),
        .O(\mcycle[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h010001000B0A0100)) 
    \mcycle[2]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle[6]_i_4_n_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\Pre_XY_F_M_reg_n_0_[1] ),
        .I5(\mcycle[2]_i_2_n_0 ),
        .O(\mcycle[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mcycle[2]_i_2 
       (.I0(\Pre_XY_F_M_reg_n_0_[0] ),
        .I1(\Pre_XY_F_M_reg_n_0_[2] ),
        .O(\mcycle[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B0101010A000000)) 
    \mcycle[3]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle[6]_i_4_n_0 ),
        .I3(\Pre_XY_F_M_reg_n_0_[1] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(\mcycle[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[4]_i_1 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle[4]_i_2_n_0 ),
        .O(\mcycle[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEF00EFFFEFFF)) 
    \mcycle[4]_i_2 
       (.I0(\Pre_XY_F_M_reg_n_0_[1] ),
        .I1(\Pre_XY_F_M_reg_n_0_[0] ),
        .I2(\Pre_XY_F_M_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_5_n_0 ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\mcycle[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA101010)) 
    \mcycle[5]_i_1 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle[6]_i_5_n_0 ),
        .I2(\mcycle_reg_n_0_[4] ),
        .I3(\Pre_XY_F_M_reg_n_0_[2] ),
        .I4(\Pre_XY_F_M_reg_n_0_[0] ),
        .I5(\mcycle[6]_i_4_n_0 ),
        .O(\mcycle[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mcycle[6]_i_1 
       (.I0(BusReq_s),
        .I1(\mcycle[6]_i_3_n_0 ),
        .O(\mcycle[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \mcycle[6]_i_10 
       (.I0(\IR_reg_n_0_[6] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg_n_0_[2] ),
        .O(\mcycle[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mcycle[6]_i_11 
       (.I0(\RegAddrC[0]_i_6_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\mcycle[6]_i_17_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_18_n_0 ),
        .O(\mcycle[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \mcycle[6]_i_12 
       (.I0(\mcycle[6]_i_19_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\mcycle[6]_i_20_n_0 ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mcycle[6]_i_13 
       (.I0(\RegAddrC[0]_i_11_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\mcycle[6]_i_17_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\mcycle[6]_i_21_n_0 ),
        .O(\mcycle[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mcycle[6]_i_14 
       (.I0(\mcycle_reg_n_0_[6] ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(mcycles[1]),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(mcycles[0]),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(\mcycle[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFEA002A)) 
    \mcycle[6]_i_15 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(mcycles[0]),
        .I2(mcycles[1]),
        .I3(mcycles[2]),
        .I4(\mcycle_reg_n_0_[2] ),
        .O(\mcycle[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005040)) 
    \mcycle[6]_i_16 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(\RegAddrB_r[2]_i_10_0 ),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\mcycle[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \mcycle[6]_i_17 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_16_n_0 ),
        .I2(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mcycle[6]_i_18 
       (.I0(\mcycle[6]_i_23_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_19_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEAEFEF)) 
    \mcycle[6]_i_19 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\RegAddrC[0]_i_23_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4454001000100010)) 
    \mcycle[6]_i_2 
       (.I0(\mcycle[6]_i_4_n_0 ),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\mcycle_reg_n_0_[5] ),
        .I3(\mcycle[6]_i_5_n_0 ),
        .I4(\Pre_XY_F_M_reg_n_0_[1] ),
        .I5(\Pre_XY_F_M_reg_n_0_[2] ),
        .O(\mcycle[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF37377737)) 
    \mcycle[6]_i_20 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\mcycle_reg[1]_rep_n_0 ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[2] ),
        .O(\mcycle[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mcycle[6]_i_21 
       (.I0(\mcycle[6]_i_23_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\RegAddrC[0]_i_26_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\RegAddrC[0]_i_20_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\mcycle[6]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mcycle[6]_i_23 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[1] ),
        .O(\mcycle[6]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \mcycle[6]_i_3 
       (.I0(cpu_wait),
        .I1(tstate[2]),
        .I2(\tstate[6]_i_4_n_0 ),
        .O(\mcycle[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000101111)) 
    \mcycle[6]_i_4 
       (.I0(\RegAddrB_r[0]_i_2_n_0 ),
        .I1(XY_Ind_reg_n_0),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\mcycle[6]_i_6_n_0 ),
        .I4(Set_Addr_To[2]),
        .I5(\A[15]_i_6_n_0 ),
        .O(\mcycle[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \mcycle[6]_i_5 
       (.I0(\mcycle[6]_i_8_n_0 ),
        .I1(\mcycle[6]_i_9_n_0 ),
        .I2(IncDecZ_reg_n_0),
        .I3(\mcycle_reg[1]_rep_n_0 ),
        .I4(No_BTR),
        .O(\mcycle[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
    \mcycle[6]_i_6 
       (.I0(\mcycle[6]_i_10_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\Pre_XY_F_M[1]_i_2_n_0 ),
        .O(\mcycle[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \mcycle[6]_i_7 
       (.I0(\mcycle[6]_i_11_n_0 ),
        .I1(\mcycle_reg_n_0_[5] ),
        .I2(\mcycle[6]_i_12_n_0 ),
        .I3(\ISet_reg_n_0_[1] ),
        .I4(\mcycle[6]_i_13_n_0 ),
        .O(Set_Addr_To[2]));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \mcycle[6]_i_8 
       (.I0(\mcycle_reg[0]_rep_n_0 ),
        .I1(\mcycle[6]_i_14_n_0 ),
        .I2(mcycles[2]),
        .I3(mcycles[1]),
        .I4(\mcycle[6]_i_15_n_0 ),
        .O(\mcycle[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \mcycle[6]_i_9 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\mcycle[6]_i_16_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[1] ),
        .O(\mcycle[6]_i_9_n_0 ));
  (* ORIG_CELL_NAME = "mcycle_reg[0]" *) 
  FDPE \mcycle_reg[0] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .D(\mcycle[0]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(mcycle));
  (* ORIG_CELL_NAME = "mcycle_reg[0]" *) 
  FDPE \mcycle_reg[0]_rep 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .D(\mcycle[0]_rep_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\mcycle_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "mcycle_reg[1]" *) 
  FDCE \mcycle_reg[1] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[1]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[1] ));
  (* ORIG_CELL_NAME = "mcycle_reg[1]" *) 
  FDCE \mcycle_reg[1]_rep 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[1]_rep_i_1_n_0 ),
        .Q(\mcycle_reg[1]_rep_n_0 ));
  FDCE \mcycle_reg[2] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[2]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[2] ));
  FDCE \mcycle_reg[3] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[3]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[3] ));
  FDCE \mcycle_reg[4] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[4]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[4] ));
  FDCE \mcycle_reg[5] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[5]_i_1_n_0 ),
        .Q(\mcycle_reg_n_0_[5] ));
  FDCE \mcycle_reg[6] 
       (.C(Q[1]),
        .CE(\mcycle[6]_i_1_n_0 ),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\mcycle[6]_i_2_n_0 ),
        .Q(\mcycle_reg_n_0_[6] ));
  LUT6 #(
    .INIT(64'hFFAAEF4FFFAAEA4A)) 
    \mcycles[0]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\mcycles[0]_i_4_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\mcycles[0]_i_5_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\mcycles[0]_i_6_n_0 ),
        .O(\mcycles[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBB8BBBBB)) 
    \mcycles[0]_i_3 
       (.I0(\mcycles[0]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\mcycles[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF40BFBFBFBFBF)) 
    \mcycles[0]_i_4 
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\IR_reg[5]_0 [2]),
        .O(\mcycles[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mcycles[0]_i_5 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .O(\mcycles[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8BFF8BCC)) 
    \mcycles[0]_i_6 
       (.I0(\mcycles[1]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\mcycles[0]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycles[0]_i_9_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(\mcycles[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE6EEEEE)) 
    \mcycles[0]_i_7 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[7] ),
        .O(\mcycles[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mcycles[0]_i_8 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [2]),
        .O(\mcycles[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFD5D57F7FFFFFFFF)) 
    \mcycles[0]_i_9 
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\F_reg_n_0_[6] ),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\F_reg_n_0_[0] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(\mcycles[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcycles[1]_i_10 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\mcycles[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \mcycles[1]_i_11 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(NMICycle_reg_n_0),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .O(\mcycles[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \mcycles[1]_i_13 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\mcycles[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \mcycles[1]_i_15 
       (.I0(\F_reg_n_0_[6] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\F_reg_n_0_[0] ),
        .I3(\IR_reg[5]_0 [0]),
        .O(\mcycles[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \mcycles[1]_i_16 
       (.I0(\F_reg_n_0_[7] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\F_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [0]),
        .O(\mcycles[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEF40EF45EF40EA40)) 
    \mcycles[1]_i_2 
       (.I0(\ISet_reg_n_0_[0] ),
        .I1(\mcycles[1]_i_4_n_0 ),
        .I2(\IR_reg_n_0_[6] ),
        .I3(\mcycles[1]_i_5_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\mcycles[1]_i_6_n_0 ),
        .O(\mcycles[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01510000)) 
    \mcycles[1]_i_3 
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[6] ),
        .O(\mcycles[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mcycles[1]_i_4 
       (.I0(\mcycles[1]_i_7_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\mcycles[1]_i_8_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(\mcycles[1]_i_9_n_0 ),
        .O(\mcycles[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mcycles[1]_i_5 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .O(\mcycles[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00BB00BBCFBBCF88)) 
    \mcycles[1]_i_6 
       (.I0(\mcycles[1]_i_10_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\mcycles[1]_i_11_n_0 ),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\mcycles[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0040FF40)) 
    \mcycles[1]_i_7 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\mcycles_reg[1]_i_12_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(\IR_reg_n_0_[1] ),
        .O(\mcycles[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8CCB8FFB8FF)) 
    \mcycles[1]_i_8 
       (.I0(\mcycles[1]_i_13_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(i_reg_n_26),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(i_reg_n_25),
        .I5(mcycle),
        .O(\mcycles[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h40BF404040404040)) 
    \mcycles[1]_i_9 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\IR_reg[5]_0 [1]),
        .I5(\IR_reg[5]_0 [2]),
        .O(\mcycles[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000E222)) 
    \mcycles[2]_i_2 
       (.I0(\mcycles[2]_i_4_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[7] ),
        .I3(\mcycles_reg[2]_i_5_n_0 ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(\mcycles[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mcycles[2]_i_3 
       (.I0(\mcycles[2]_i_6_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[7] ),
        .O(\mcycles[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \mcycles[2]_i_4 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(\mcycles[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008880808)) 
    \mcycles[2]_i_6 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\IR_reg_n_0_[7] ),
        .O(\mcycles[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \mcycles[2]_i_7 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg_n_0_[1] ),
        .O(\mcycles[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF00EF)) 
    \mcycles[2]_i_8 
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(i_reg_n_25),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(\TmpAddr[15]_i_12_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(\mcycles[2]_i_8_n_0 ));
  FDCE \mcycles_reg[0] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(mcycles_d[0]),
        .Q(mcycles[0]));
  MUXF7 \mcycles_reg[0]_i_1 
       (.I0(\mcycles[0]_i_2_n_0 ),
        .I1(\mcycles[0]_i_3_n_0 ),
        .O(mcycles_d[0]),
        .S(\ISet_reg_n_0_[1] ));
  FDCE \mcycles_reg[1] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(mcycles_d[1]),
        .Q(mcycles[1]));
  MUXF7 \mcycles_reg[1]_i_1 
       (.I0(\mcycles[1]_i_2_n_0 ),
        .I1(\mcycles[1]_i_3_n_0 ),
        .O(mcycles_d[1]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \mcycles_reg[1]_i_12 
       (.I0(\mcycles[1]_i_15_n_0 ),
        .I1(\mcycles[1]_i_16_n_0 ),
        .O(\mcycles_reg[1]_i_12_n_0 ),
        .S(\IR_reg[5]_0 [2]));
  FDCE \mcycles_reg[2] 
       (.C(Q[1]),
        .CE(cpu_busack),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(mcycles_d[2]),
        .Q(mcycles[2]));
  MUXF7 \mcycles_reg[2]_i_1 
       (.I0(\mcycles[2]_i_2_n_0 ),
        .I1(\mcycles[2]_i_3_n_0 ),
        .O(mcycles_d[2]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \mcycles_reg[2]_i_5 
       (.I0(\mcycles[2]_i_7_n_0 ),
        .I1(\mcycles[2]_i_8_n_0 ),
        .O(\mcycles_reg[2]_i_5_n_0 ),
        .S(\IR_reg_n_0_[2] ));
  LUT3 #(
    .INIT(8'h1D)) 
    mem_reg_i_1
       (.I0(mem_reg_0),
        .I1(BusAck_reg_0),
        .I2(\dma_master_bus[wrn] ),
        .O(wr_n_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_10
       (.I0(Q[0]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [0]),
        .I3(BusAck_reg_0),
        .I4(\cpu_bus[addr] [0]),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h02A2)) 
    mem_reg_i_11
       (.I0(debug_enables[1]),
        .I1(mem_reg_0),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[wrn] ),
        .O(wr_n_reg_2));
  LUT6 #(
    .INIT(64'hB8308800FFFFFFFF)) 
    mem_reg_i_12
       (.I0(\dma_master_bus[rdn] ),
        .I1(BusAck_reg_0),
        .I2(rdn_d_reg),
        .I3(\dma_master_bus[wrn] ),
        .I4(mem_reg_0),
        .I5(debug_enables[1]),
        .O(mem_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_1__0
       (.I0(mem_reg_1),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [9]),
        .I3(BusAck_reg_0),
        .I4(\cpu_bus[addr] [9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    mem_reg_i_1__2
       (.I0(mem_reg),
        .I1(\dma_master_bus[rdn] ),
        .I2(BusAck_reg_0),
        .I3(rdn_d_reg),
        .I4(\dma_master_bus[wrn] ),
        .I5(mem_reg_0),
        .O(\m_obus_reg[rdn] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_2
       (.I0(Q[8]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [8]),
        .I3(BusAck_reg_0),
        .I4(\cpu_bus[addr] [8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'h02A2)) 
    mem_reg_i_2__0
       (.I0(WEA),
        .I1(rdn_d_reg),
        .I2(BusAck_reg_0),
        .I3(\dma_master_bus[rdn] ),
        .O(outreg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_3
       (.I0(Q[7]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [7]),
        .I3(BusAck_reg_0),
        .I4(\cpu_bus[addr] [7]),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_4
       (.I0(Q[6]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [6]),
        .I3(BusAck_reg_0),
        .I4(\A_reg[6]_0 [4]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h00002200C000E200)) 
    mem_reg_i_4__1
       (.I0(\cpu_bus[addr] [10]),
        .I1(BusAck_reg_0),
        .I2(\debug_ahi[7] [10]),
        .I3(\debug_cpu_sig[5]_INST_0_i_1_n_0 ),
        .I4(mem_reg_0),
        .I5(\dma_master_bus[wrn] ),
        .O(\A_reg[10]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_5
       (.I0(Q[5]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [5]),
        .I3(BusAck_reg_0),
        .I4(\A_reg[6]_0 [3]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_6
       (.I0(Q[4]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [4]),
        .I3(BusAck_reg_0),
        .I4(\A_reg[6]_0 [2]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_7
       (.I0(Q[3]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [3]),
        .I3(BusAck_reg_0),
        .I4(\A_reg[6]_0 [1]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_8
       (.I0(Q[2]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [2]),
        .I3(BusAck_reg_0),
        .I4(\A_reg[6]_0 [0]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_9
       (.I0(Q[1]),
        .I1(mem_reg_i_12_n_0),
        .I2(\debug_ahi[7] [1]),
        .I3(BusAck_reg_0),
        .I4(\cpu_bus[addr] [1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hC0CCC0C0D0DDD0D0)) 
    mreq_n_inv_i_1
       (.I0(iorq),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .I2(tstate[1]),
        .I3(cpu_wait),
        .I4(tstate[2]),
        .I5(iorq_n_inv_i_3_n_0),
        .O(\mcycle_reg[0]_rep_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    nmi_mask_i_2
       (.I0(\A_reg[6]_0 [3]),
        .I1(\debug_ahi[7] [5]),
        .I2(\A_reg[6]_0 [4]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [6]),
        .O(\A_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    nmi_mask_i_3
       (.I0(\cpu_bus[addr] [0]),
        .I1(\debug_ahi[7] [0]),
        .I2(\cpu_bus[addr] [1]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [1]),
        .O(\A_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    nmi_mask_i_4
       (.I0(\m_obus_reg[addr][14] ),
        .I1(\m_obus_reg[addr][3] ),
        .I2(\m_obus_reg[addr][7] ),
        .I3(\m_obus_reg[addr][4] ),
        .I4(\m_obus_reg[addr][2] ),
        .O(\m_obus_reg[addr][3]_2 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    psl2_ena_i_2
       (.I0(\A_reg[8]_0 ),
        .I1(\m_obus_reg[addr][2] ),
        .I2(\m_obus_reg[addr][3] ),
        .I3(\m_obus_reg[addr][4] ),
        .I4(\m_obus_reg[addr][7] ),
        .I5(\m_obus_reg[addr][14] ),
        .O(\A_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h0F000F0FEFEEEFEF)) 
    rd_n_i_1
       (.I0(write),
        .I1(no_read),
        .I2(tstate[1]),
        .I3(cpu_wait),
        .I4(tstate[2]),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    rd_n_i_10
       (.I0(\A[15]_i_22_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(rd_n_i_19_n_0),
        .I3(\IR_reg_n_0_[1] ),
        .I4(iorq_n_inv_i_7_n_0),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(rd_n_i_10_n_0));
  LUT6 #(
    .INIT(64'h0200000003000000)) 
    rd_n_i_11
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(mcycle),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(rd_n_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    rd_n_i_12
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\PC[0]_i_34_n_0 ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(rd_n_i_20_n_0),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\IR_reg_n_0_[7] ),
        .O(rd_n_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    rd_n_i_13
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\Read_To_Reg_r[4]_i_12_n_0 ),
        .I3(\IR_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[7] ),
        .O(rd_n_i_13_n_0));
  LUT6 #(
    .INIT(64'h8383030000000000)) 
    rd_n_i_14
       (.I0(\ACC[7]_i_12_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep__0_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg_n_0_[1] ),
        .O(rd_n_i_14_n_0));
  LUT5 #(
    .INIT(32'h8B888888)) 
    rd_n_i_15
       (.I0(rd_n_i_13_n_0),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(rd_n_i_21_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .O(rd_n_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0A0A0C0C0C0C0)) 
    rd_n_i_16
       (.I0(i_reg_n_21),
        .I1(rd_n_i_22_n_0),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\IR_reg[0]_rep__0_n_0 ),
        .I4(rd_n_i_23_n_0),
        .I5(\IR_reg_n_0_[1] ),
        .O(rd_n_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hBF000000)) 
    rd_n_i_17
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\mcycles[1]_i_10_n_0 ),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .O(rd_n_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000111000000000)) 
    rd_n_i_19
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(rd_n_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    rd_n_i_20
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg_n_0_[2] ),
        .O(rd_n_i_20_n_0));
  LUT6 #(
    .INIT(64'h000000004F004000)) 
    rd_n_i_21
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(rd_n_i_26_n_0),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(rd_n_i_21_n_0));
  LUT6 #(
    .INIT(64'h888888888B8B8B88)) 
    rd_n_i_22
       (.I0(rd_n_i_27_n_0),
        .I1(\IR_reg[0]_rep__0_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(rd_n_i_22_n_0));
  LUT6 #(
    .INIT(64'h00000000FF080008)) 
    rd_n_i_23
       (.I0(\mcycle_reg_n_0_[4] ),
        .I1(i_reg_n_27),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\RegAddrB_r[2]_i_36_n_0 ),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(rd_n_i_23_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B888)) 
    rd_n_i_24
       (.I0(rd_n_i_28_n_0),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(rd_n_i_29_n_0),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(\IR_reg[0]_rep__0_n_0 ),
        .O(rd_n_i_24_n_0));
  LUT6 #(
    .INIT(64'h4000400040007000)) 
    rd_n_i_25
       (.I0(\IR_reg[0]_rep__0_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycles[1]_i_10_n_0 ),
        .I4(mcycle),
        .I5(\mcycle_reg[1]_rep_n_0 ),
        .O(rd_n_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rd_n_i_26
       (.I0(\IR_reg[5]_0 [2]),
        .I1(\mcycle_reg[0]_rep_n_0 ),
        .O(rd_n_i_26_n_0));
  LUT6 #(
    .INIT(64'h3737323237323232)) 
    rd_n_i_27
       (.I0(\mcycle_reg[1]_rep_n_0 ),
        .I1(rd_n_i_30_n_0),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\TmpAddr[15]_i_12_n_0 ),
        .I5(\mcycle_reg_n_0_[3] ),
        .O(rd_n_i_27_n_0));
  LUT6 #(
    .INIT(64'h0007FFFF00070000)) 
    rd_n_i_28
       (.I0(\IR_reg[5]_0 [1]),
        .I1(mcycle),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg[1]_rep_n_0 ),
        .I5(rd_n_i_31_n_0),
        .O(rd_n_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rd_n_i_29
       (.I0(NMICycle_reg_n_0),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(mcycle),
        .O(rd_n_i_29_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rd_n_i_30
       (.I0(\IR_reg[5]_0 [0]),
        .I1(mcycle),
        .O(rd_n_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000000008080C08)) 
    rd_n_i_31
       (.I0(\mcycle_reg_n_0_[3] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\mcycle_reg_n_0_[4] ),
        .I4(\IR_reg[5]_0 [1]),
        .I5(\mcycle_reg_n_0_[2] ),
        .O(rd_n_i_31_n_0));
  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    rd_n_i_4
       (.I0(\IR_reg_n_0_[7] ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(rd_n_i_8_n_0),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[0] ),
        .I5(rd_n_i_9_n_0),
        .O(rd_n_i_4_n_0));
  LUT5 #(
    .INIT(32'h03008888)) 
    rd_n_i_5
       (.I0(rd_n_i_10_n_0),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(rd_n_i_11_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .O(rd_n_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000CCE2)) 
    rd_n_i_6
       (.I0(rd_n_i_12_n_0),
        .I1(\mcycle_reg_n_0_[6] ),
        .I2(rd_n_i_13_n_0),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[0] ),
        .O(rd_n_i_6_n_0));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    rd_n_i_7
       (.I0(\IR_reg_n_0_[7] ),
        .I1(rd_n_i_14_n_0),
        .I2(\mcycle_reg_n_0_[6] ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(rd_n_i_15_n_0),
        .O(rd_n_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    rd_n_i_8
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\mcycle_reg[1]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep__0_n_0 ),
        .I5(\IR_reg_n_0_[2] ),
        .O(rd_n_i_8_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    rd_n_i_9
       (.I0(rd_n_i_16_n_0),
        .I1(rd_n_i_17_n_0),
        .I2(\IR_reg_n_0_[6] ),
        .I3(rd_n_reg_i_18_n_0),
        .I4(\IR_reg_n_0_[7] ),
        .O(rd_n_i_9_n_0));
  MUXF7 rd_n_reg_i_18
       (.I0(rd_n_i_24_n_0),
        .I1(rd_n_i_25_n_0),
        .O(rd_n_reg_i_18_n_0),
        .S(\IR_reg_n_0_[2] ));
  MUXF7 rd_n_reg_i_2
       (.I0(rd_n_i_4_n_0),
        .I1(rd_n_i_5_n_0),
        .O(write),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 rd_n_reg_i_3
       (.I0(rd_n_i_6_n_0),
        .I1(rd_n_i_7_n_0),
        .O(no_read),
        .S(\ISet_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rdn_d_i_1
       (.I0(\dma_master_bus[rdn] ),
        .I1(BusAck_reg_rep_0),
        .I2(rdn_d_reg),
        .O(\slave_shared_master_bus[rdn] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \s_obus[dslave][7]_i_1 
       (.I0(\A_reg[6]_0 [1]),
        .I1(BusAck_reg_rep_0),
        .I2(\debug_ahi[7] [3]),
        .I3(\s_obus_reg[dslave][7] ),
        .O(\A_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFF70004)) 
    \sfx_port[0]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\A_reg[8]_0 ),
        .I2(\sfx_port[0]_i_3_n_0 ),
        .I3(\debug_enables[7]_INST_0_i_1_n_0 ),
        .I4(walk_out),
        .O(\sfx_port_reg[0] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \sfx_port[0]_i_2 
       (.I0(\cpu_bus[addr] [8]),
        .I1(BusAck_reg_rep_0),
        .I2(\debug_ahi[7] [8]),
        .I3(wr_n_reg),
        .O(\A_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    \sfx_port[0]_i_3 
       (.I0(\debug_ahi[7] [14]),
        .I1(BusAck_reg_0),
        .I2(\cpu_bus[addr] [14]),
        .I3(addra[0]),
        .I4(\m_obus_reg[addr][7] ),
        .I5(addra[2]),
        .O(\sfx_port[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1DFF00001D00)) 
    \sfx_port[1]_i_1 
       (.I0(\dout_reg[7]_0 [0]),
        .I1(BusAck_reg_rep_0),
        .I2(\dma_addr_reg[3][15] [0]),
        .I3(\sfx_port[1]_i_2_n_0 ),
        .I4(\sfx_port[1]_i_3_n_0 ),
        .I5(jump_out),
        .O(\dout_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \sfx_port[1]_i_2 
       (.I0(\m_obus_reg[addr][10] ),
        .I1(\m_obus_reg[addr][8] ),
        .I2(\cref[0]_i_2_n_0 ),
        .I3(\m_obus_reg[addr][3] ),
        .I4(\m_obus_reg[addr][4] ),
        .O(\sfx_port[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \sfx_port[1]_i_3 
       (.I0(\debug_enables[4]_INST_0_i_3_n_0 ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][7] ),
        .I3(\m_obus_reg[addr][15] ),
        .I4(\m_obus_reg[addr][2] ),
        .I5(\m_obus_reg[addr][1] ),
        .O(\sfx_port[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \sfx_port[2]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\sfx_port[1]_i_2_n_0 ),
        .I2(\sfx_port[2]_i_2_n_0 ),
        .I3(\sfx_port[2]_i_3_n_0 ),
        .I4(\sfx_port[2]_i_4_n_0 ),
        .I5(crash_out),
        .O(\sfx_port_reg[2] ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \sfx_port[2]_i_2 
       (.I0(\cpu_bus[addr] [11]),
        .I1(\debug_ahi[7] [11]),
        .I2(\cpu_bus[addr] [12]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [12]),
        .O(\sfx_port[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFFFFFFFFFFF)) 
    \sfx_port[2]_i_3 
       (.I0(\m_obus_reg[addr][0] ),
        .I1(\m_obus_reg[addr][2] ),
        .I2(\debug_ahi[7] [13]),
        .I3(BusAck_reg_rep_0),
        .I4(\cpu_bus[addr] [13]),
        .I5(\m_obus_reg[addr][1] ),
        .O(\sfx_port[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3FFFFFFF3F5F5)) 
    \sfx_port[2]_i_4 
       (.I0(\cpu_bus[addr] [14]),
        .I1(\debug_ahi[7] [14]),
        .I2(\m_obus_reg[addr][7] ),
        .I3(\debug_ahi[7] [15]),
        .I4(BusAck_reg_0),
        .I5(\cpu_bus[addr] [15]),
        .O(\sfx_port[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \sfx_port[3]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\cref[0]_i_2_n_0 ),
        .I2(\debug_enables[7]_INST_0_i_4_n_0 ),
        .I3(\sfx_port[3]_i_2_n_0 ),
        .I4(\sfx_port[3]_i_3_n_0 ),
        .I5(sfx_port[0]),
        .O(\sfx_port_reg[3] ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \sfx_port[3]_i_2 
       (.I0(\sfx_port[2]_i_2_n_0 ),
        .I1(\debug_ahi[7] [10]),
        .I2(BusAck_reg_0),
        .I3(\cpu_bus[addr] [10]),
        .I4(\debug_ahi[7] [8]),
        .I5(\cpu_bus[addr] [8]),
        .O(\sfx_port[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \sfx_port[3]_i_3 
       (.I0(\m_obus_reg[addr][1] ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][7] ),
        .I3(addra[5]),
        .I4(\m_obus_reg[addr][15] ),
        .I5(\m_obus_reg[addr][13] ),
        .O(\sfx_port[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \sfx_port[4]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\sfx_port[1]_i_2_n_0 ),
        .I2(\sfx_port[2]_i_4_n_0 ),
        .I3(\sfx_port[4]_i_2_n_0 ),
        .I4(\debug_enables[7]_INST_0_i_3_n_0 ),
        .I5(sfx_port[1]),
        .O(\sfx_port_reg[4] ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \sfx_port[4]_i_2 
       (.I0(\A_reg[6]_0 [0]),
        .I1(\debug_ahi[7] [2]),
        .I2(\cpu_bus[addr] [13]),
        .I3(BusAck_reg_0),
        .I4(\debug_ahi[7] [13]),
        .O(\sfx_port[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \sfx_port[5]_i_1 
       (.I0(\m_obus_reg[dmaster][0] ),
        .I1(\cref[0]_i_2_n_0 ),
        .I2(\m_obus_reg[addr][3] ),
        .I3(\m_obus_reg[addr][4] ),
        .I4(\sfx_port[5]_i_2_n_0 ),
        .I5(sfx_port[2]),
        .O(\sfx_port_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \sfx_port[5]_i_2 
       (.I0(\sfx_port[2]_i_4_n_0 ),
        .I1(\m_obus_reg[addr][0] ),
        .I2(\m_obus_reg[addr][1] ),
        .I3(\m_obus_reg[addr][13] ),
        .I4(\m_obus_reg[addr][2] ),
        .I5(\sfx_port[3]_i_2_n_0 ),
        .O(\sfx_port[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1DFF00001D00)) 
    \sfx_port[6]_i_1 
       (.I0(\dout_reg[7]_0 [0]),
        .I1(BusAck_reg_rep_0),
        .I2(\dma_addr_reg[3][15] [0]),
        .I3(\cref[0]_i_2_n_0 ),
        .I4(\sfx_port[6]_i_2_n_0 ),
        .I5(sfx_port[3]),
        .O(\dout_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sfx_port[6]_i_2 
       (.I0(\cref[0]_i_4_n_0 ),
        .I1(\m_obus_reg[addr][4] ),
        .I2(\m_obus_reg[addr][7] ),
        .I3(\m_obus_reg[addr][15] ),
        .I4(\m_obus_reg[addr][3] ),
        .I5(\m_obus_reg[addr][0] ),
        .O(\sfx_port[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[0]_i_3 
       (.I0(\state[0]_i_2 ),
        .I1(BusAck_reg_0),
        .O(dma_rdy_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    subsfx_port_i_2
       (.I0(\m_obus_reg[addr][14] ),
        .I1(\m_obus_reg[addr][7] ),
        .I2(\m_obus_reg[addr][4] ),
        .I3(\m_obus_reg[addr][3] ),
        .I4(\m_obus_reg[addr][2] ),
        .O(\m_obus_reg[addr][7]_0 ));
  LUT6 #(
    .INIT(64'hFF77CF47FFFFFFFF)) 
    subsfx_port_i_3
       (.I0(\debug_ahi[7] [0]),
        .I1(BusAck_reg_rep_0),
        .I2(\cpu_bus[addr] [0]),
        .I3(\debug_ahi[7] [1]),
        .I4(\cpu_bus[addr] [1]),
        .I5(\A_reg[5]_0 ),
        .O(\m_obus_reg[addr][0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[0]_i_1 
       (.I0(\tstate_reg_n_0_[6] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tstate[1]_i_1 
       (.I0(\tstate_reg_n_0_[0] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[2]_i_1 
       (.I0(tstate[1]),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[3]_i_1 
       (.I0(tstate[2]),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[4]_i_1 
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[5]_i_1 
       (.I0(\tstate_reg_n_0_[4] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000DDDDD00DD)) 
    \tstate[6]_i_1 
       (.I0(tstate[2]),
        .I1(cpu_wait),
        .I2(BusAck_reg_0),
        .I3(\tstate[6]_i_3_n_0 ),
        .I4(\tstate[6]_i_4_n_0 ),
        .I5(BusReq_s),
        .O(tstate_0));
  LUT6 #(
    .INIT(64'h00B833BB00B80088)) 
    \tstate[6]_i_11 
       (.I0(\tstate[6]_i_14_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\tstate[6]_i_18_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\tstate[6]_i_19_n_0 ),
        .O(\tstate[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EFF2E00)) 
    \tstate[6]_i_12 
       (.I0(\tstate[6]_i_20_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\tstate[6]_i_21_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF2EFFFFFF2E0000)) 
    \tstate[6]_i_13 
       (.I0(\tstate[6]_i_22_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(mcycle),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\tstate[6]_i_23_n_0 ),
        .O(\tstate[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0000BFFF)) 
    \tstate[6]_i_14 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(mcycle),
        .O(\tstate[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8830BBFC)) 
    \tstate[6]_i_15 
       (.I0(\tstate[6]_i_24_n_0 ),
        .I1(\IR_reg_n_0_[6] ),
        .I2(\tstate[6]_i_25_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \tstate[6]_i_16 
       (.I0(\tstate[6]_i_26_n_0 ),
        .I1(\ISet_reg_n_0_[0] ),
        .I2(\tstate[6]_i_27_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\IR_reg_n_0_[6] ),
        .I5(\tstate[6]_i_28_n_0 ),
        .O(\tstate[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2FFE200)) 
    \tstate[6]_i_17 
       (.I0(\tstate[6]_i_29_n_0 ),
        .I1(\IR_reg_n_0_[7] ),
        .I2(mcycle),
        .I3(\IR_reg_n_0_[6] ),
        .I4(\tstate[6]_i_30_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4F400000EFE0FFFF)) 
    \tstate[6]_i_18 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\tstate[6]_i_31_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\tstate[6]_i_32_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(mcycle),
        .O(\tstate[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E2FFE2)) 
    \tstate[6]_i_19 
       (.I0(\tstate[6]_i_33_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\tstate[6]_i_34_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tstate[6]_i_2 
       (.I0(\tstate_reg_n_0_[5] ),
        .I1(\tstate[6]_i_4_n_0 ),
        .O(\tstate[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88880000B8BBFFFF)) 
    \tstate[6]_i_20 
       (.I0(\tstate[6]_i_35_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h45400000EFEAFFFF)) 
    \tstate[6]_i_21 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\tstate[6]_i_36_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\tstate[6]_i_37_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h88880000B8BBFFFF)) 
    \tstate[6]_i_22 
       (.I0(\tstate[6]_i_38_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF55D1)) 
    \tstate[6]_i_23 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[7] ),
        .I2(\tstate[6]_i_39_n_0 ),
        .I3(\IR_reg_n_0_[2] ),
        .I4(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \tstate[6]_i_24 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(mcycle),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\tstate[6]_i_40_n_0 ),
        .I4(\IR_reg_n_0_[2] ),
        .I5(\tstate[6]_i_41_n_0 ),
        .O(\tstate[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    \tstate[6]_i_25 
       (.I0(\tstate[6]_i_34_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(mcycle),
        .I4(\IR_reg_n_0_[1] ),
        .I5(\tstate[6]_i_42_n_0 ),
        .O(\tstate[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \tstate[6]_i_26 
       (.I0(mcycle),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \tstate[6]_i_27 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\tstate[6]_i_43_n_0 ),
        .I2(\IR_reg_n_0_[2] ),
        .I3(\tstate[6]_i_44_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(mcycle),
        .O(\tstate[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \tstate[6]_i_28 
       (.I0(\tstate[6]_i_45_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\tstate[6]_i_46_n_0 ),
        .I3(\IR_reg_n_0_[7] ),
        .I4(mcycle),
        .I5(\mcycle_reg_n_0_[6] ),
        .O(\tstate[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFFF8B880000)) 
    \tstate[6]_i_29 
       (.I0(\tstate[6]_i_47_n_0 ),
        .I1(\IR_reg_n_0_[2] ),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\mcycle_reg_n_0_[1] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \tstate[6]_i_3 
       (.I0(Auto_Wait_t2),
        .I1(NMICycle_reg_n_0),
        .I2(\mcycle_reg[0]_rep_n_0 ),
        .I3(Auto_Wait_t1_reg_n_0),
        .I4(iorq),
        .O(\tstate[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \tstate[6]_i_30 
       (.I0(\IR_reg_n_0_[2] ),
        .I1(\tstate[6]_i_48_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\tstate[6]_i_49_n_0 ),
        .I4(\IR_reg_n_0_[7] ),
        .I5(mcycle),
        .O(\tstate[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF8FFFF)) 
    \tstate[6]_i_31 
       (.I0(\tstate[6]_i_50_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(\mcycles_reg[1]_i_12_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h4F400000EFEFFFFF)) 
    \tstate[6]_i_32 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\tstate[6]_i_51_n_0 ),
        .I2(\IR_reg_n_0_[1] ),
        .I3(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(mcycle),
        .O(\tstate[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAABF55FFAABF00AA)) 
    \tstate[6]_i_33 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\tstate_reg[6]_i_52_n_0 ),
        .O(\tstate[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFFFFFF)) 
    \tstate[6]_i_34 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [0]),
        .I3(\IR_reg[5]_0 [1]),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EF00FFFF)) 
    \tstate[6]_i_35 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEFFF)) 
    \tstate[6]_i_36 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h0000AFBF)) 
    \tstate[6]_i_37 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000EFFFFFFF)) 
    \tstate[6]_i_38 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(mcycle),
        .O(\tstate[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hA0A00000EFFFFFFF)) 
    \tstate[6]_i_39 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tstate[6]_i_4 
       (.I0(\tstate_reg_n_0_[6] ),
        .I1(\tstate[6]_i_5_n_0 ),
        .I2(\tstate[6]_i_6_n_0 ),
        .I3(\tstate_reg_n_0_[4] ),
        .I4(\tstate[6]_i_7_n_0 ),
        .I5(\tstate_reg_n_0_[5] ),
        .O(\tstate[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8BBBB)) 
    \tstate[6]_i_40 
       (.I0(\tstate[6]_i_53_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(\mcycles_reg[1]_i_12_n_0 ),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B3F3F3F3F)) 
    \tstate[6]_i_41 
       (.I0(\tstate[6]_i_54_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(mcycle),
        .I3(i_reg_n_29),
        .I4(\IR_reg[5]_0 [2]),
        .I5(\IR_reg[0]_rep_n_0 ),
        .O(\tstate[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h1F103F3F1F103030)) 
    \tstate[6]_i_42 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(mcycle),
        .I2(\IR_reg[0]_rep_n_0 ),
        .I3(\tstate[6]_i_55_n_0 ),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(\tstate[6]_i_56_n_0 ),
        .O(\tstate[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080000)) 
    \tstate[6]_i_43 
       (.I0(\TmpAddr[15]_i_12_n_0 ),
        .I1(\IR_reg[0]_rep_n_0 ),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(i_reg_n_25),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hBBFFB800)) 
    \tstate[6]_i_44 
       (.I0(\tstate[6]_i_57_n_0 ),
        .I1(\IR_reg_n_0_[1] ),
        .I2(\Read_To_Reg_r[3]_i_13_n_0 ),
        .I3(\IR_reg[0]_rep_n_0 ),
        .I4(mcycle),
        .O(\tstate[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFF55FFEAAA00)) 
    \tstate[6]_i_45 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\mcycle_reg_n_0_[1] ),
        .I3(mcycle),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(\tstate[6]_i_58_n_0 ),
        .O(\tstate[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \tstate[6]_i_46 
       (.I0(\IR_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg_n_0_[1] ),
        .I5(mcycle),
        .O(\tstate[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10FF0000)) 
    \tstate[6]_i_47 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\IR_reg[0]_rep_n_0 ),
        .I5(mcycle),
        .O(\tstate[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF13001000)) 
    \tstate[6]_i_48 
       (.I0(\IR_reg[0]_rep_n_0 ),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\mcycle_reg_n_0_[2] ),
        .I3(\IR_reg[5]_0 [2]),
        .I4(\mcycle_reg_n_0_[3] ),
        .I5(mcycle),
        .O(\tstate[6]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFF5040)) 
    \tstate[6]_i_49 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[3] ),
        .I4(mcycle),
        .O(\tstate[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tstate[6]_i_5 
       (.I0(\tstate_reg_n_0_[3] ),
        .I1(tstate[2]),
        .I2(tstates[1]),
        .I3(tstate[1]),
        .I4(tstates[0]),
        .I5(\tstate_reg_n_0_[0] ),
        .O(\tstate[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \tstate[6]_i_50 
       (.I0(\IR_reg[5]_0 [0]),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .O(\tstate[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000000004FFF5FFF)) 
    \tstate[6]_i_51 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\mcycle_reg_n_0_[3] ),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\A[15]_i_25_n_0 ),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(mcycle),
        .O(\tstate[6]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFEFFFFFF)) 
    \tstate[6]_i_53 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [1]),
        .I2(\IR_reg[5]_0 [2]),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(\IR_reg[5]_0 [0]),
        .I5(mcycle),
        .O(\tstate[6]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
    \tstate[6]_i_54 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h55765575)) 
    \tstate[6]_i_55 
       (.I0(mcycle),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(NMICycle_reg_n_0),
        .O(\tstate[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hA8BBA8B8FFFDFFFF)) 
    \tstate[6]_i_56 
       (.I0(\mcycle_reg_n_0_[2] ),
        .I1(\IR_reg[5]_0 [2]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [0]),
        .I4(NMICycle_reg_n_0),
        .I5(mcycle),
        .O(\tstate[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45004400)) 
    \tstate[6]_i_57 
       (.I0(\mcycle_reg_n_0_[1] ),
        .I1(\mcycle_reg_n_0_[2] ),
        .I2(\mcycle_reg_n_0_[3] ),
        .I3(i_reg_n_28),
        .I4(\mcycle_reg_n_0_[4] ),
        .I5(mcycle),
        .O(\tstate[6]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB888)) 
    \tstate[6]_i_58 
       (.I0(i_reg_n_30),
        .I1(\mcycle_reg_n_0_[1] ),
        .I2(\mcycles[1]_i_11_n_0 ),
        .I3(\mcycle_reg_n_0_[2] ),
        .I4(mcycle),
        .O(\tstate[6]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h000000001101FFFF)) 
    \tstate[6]_i_59 
       (.I0(\IR_reg[5]_0 [1]),
        .I1(\IR_reg[5]_0 [2]),
        .I2(NMICycle_reg_n_0),
        .I3(\IR_reg[5]_0 [0]),
        .I4(\mcycle_reg_n_0_[2] ),
        .I5(mcycle),
        .O(\tstate[6]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tstate[6]_i_6 
       (.I0(tstates[1]),
        .I1(tstates[2]),
        .O(\tstate[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \tstate[6]_i_60 
       (.I0(NMICycle_reg_n_0),
        .I1(\IR_reg[5]_0 [0]),
        .I2(\IR_reg[5]_0 [1]),
        .I3(\IR_reg[5]_0 [2]),
        .I4(mcycle),
        .O(\tstate[6]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tstate[6]_i_7 
       (.I0(tstates[2]),
        .I1(tstates[1]),
        .I2(tstates[0]),
        .O(\tstate[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \tstate[6]_i_9 
       (.I0(\tstate[6]_i_13_n_0 ),
        .I1(\ISet_reg_n_0_[1] ),
        .I2(\tstate[6]_i_14_n_0 ),
        .I3(\mcycle_reg_n_0_[6] ),
        .I4(\ISet_reg_n_0_[0] ),
        .I5(\tstate[6]_i_15_n_0 ),
        .O(tstates[0]));
  FDPE \tstate_reg[0] 
       (.C(Q[1]),
        .CE(tstate_0),
        .D(\tstate[0]_i_1_n_0 ),
        .PRE(\IR_reg[0]_rep__0_0 ),
        .Q(\tstate_reg_n_0_[0] ));
  FDCE \tstate_reg[1] 
       (.C(Q[1]),
        .CE(tstate_0),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\tstate[1]_i_1_n_0 ),
        .Q(tstate[1]));
  FDCE \tstate_reg[2] 
       (.C(Q[1]),
        .CE(tstate_0),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\tstate[2]_i_1_n_0 ),
        .Q(tstate[2]));
  FDCE \tstate_reg[3] 
       (.C(Q[1]),
        .CE(tstate_0),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\tstate[3]_i_1_n_0 ),
        .Q(\tstate_reg_n_0_[3] ));
  FDCE \tstate_reg[4] 
       (.C(Q[1]),
        .CE(tstate_0),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\tstate[4]_i_1_n_0 ),
        .Q(\tstate_reg_n_0_[4] ));
  FDCE \tstate_reg[5] 
       (.C(Q[1]),
        .CE(tstate_0),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\tstate[5]_i_1_n_0 ),
        .Q(\tstate_reg_n_0_[5] ));
  FDCE \tstate_reg[6] 
       (.C(Q[1]),
        .CE(tstate_0),
        .CLR(\IR_reg[0]_rep__0_0 ),
        .D(\tstate[6]_i_2_n_0 ),
        .Q(\tstate_reg_n_0_[6] ));
  MUXF7 \tstate_reg[6]_i_10 
       (.I0(\tstate[6]_i_16_n_0 ),
        .I1(\tstate[6]_i_17_n_0 ),
        .O(tstates[2]),
        .S(\ISet_reg_n_0_[1] ));
  MUXF7 \tstate_reg[6]_i_52 
       (.I0(\tstate[6]_i_59_n_0 ),
        .I1(\tstate[6]_i_60_n_0 ),
        .O(\tstate_reg[6]_i_52_n_0 ),
        .S(\mcycle_reg_n_0_[1] ));
  MUXF7 \tstate_reg[6]_i_8 
       (.I0(\tstate[6]_i_11_n_0 ),
        .I1(\tstate[6]_i_12_n_0 ),
        .O(tstates[1]),
        .S(\ISet_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    vrom_ena_i_2
       (.I0(\m_obus_reg[addr][7] ),
        .I1(\m_obus_reg[addr][8] ),
        .I2(\m_obus_reg[addr][2] ),
        .I3(\m_obus_reg[addr][1] ),
        .I4(\m_obus_reg[addr][3] ),
        .I5(\m_obus_reg[addr][0] ),
        .O(\m_obus_reg[addr][7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFF45FF)) 
    wr_n_i_1
       (.I0(tstate[1]),
        .I1(cpu_wait),
        .I2(tstate[2]),
        .I3(write),
        .I4(\mcycle_reg[0]_rep_n_0 ),
        .O(\tstate_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wrn_d_i_1
       (.I0(\dma_master_bus[wrn] ),
        .I1(BusAck_reg_0),
        .I2(mem_reg_0),
        .O(\m_obus_reg[wrn] ));
endmodule

(* ORIG_REF_NAME = "tv80_reg" *) 
module dkong_dkong_system_wrapper_0_0_tv80_reg
   (D,
    p_3_in108_in,
    p_0_in0,
    Auto_Wait_t1_reg,
    \ISet_reg[1] ,
    \ISet_reg[1]_0 ,
    \mcycle_reg[0] ,
    \mcycle_reg[1]_rep ,
    \IR_reg[0]_rep ,
    \mcycle_reg[3] ,
    \F_reg[7] ,
    \IR_reg[5] ,
    \IR_reg[5]_0 ,
    \IR_reg[4] ,
    \IR_reg[3] ,
    \IR_reg[5]_1 ,
    ALU_Q,
    Q_t,
    \BusB_reg[7] ,
    p_9_in,
    \BusA_reg[4] ,
    \BusB_reg[5] ,
    O,
    \BusA_reg[2] ,
    DAA_Q11_out,
    p_0_in,
    Carry_In,
    p_10_in,
    \BusA_reg[6] ,
    \F_reg[1] ,
    \IR_reg[4]_0 ,
    DAA_Q13_out,
    \F_reg[0] ,
    \BusA_reg[7] ,
    \F_reg[1]_0 ,
    \F_reg[1]_1 ,
    \BusB_reg[4] ,
    \F_reg[1]_2 ,
    \IR_reg[5]_2 ,
    \BusA_reg[3] ,
    CO,
    \BusA_reg[2]_0 ,
    \BusA_reg[3]_0 ,
    \ISet_reg[1]_1 ,
    IncDecZ_reg,
    \htiming_reg[1] ,
    \BusB_reg[7]_0 ,
    \BusB_reg[6] ,
    \BusB_reg[5]_0 ,
    \htiming_reg[1]_0 ,
    \BusB_reg[4]_0 ,
    \BusB_reg[3] ,
    \BusB_reg[2] ,
    \BusB_reg[1] ,
    \BusB_reg[0] ,
    \htiming_reg[1]_1 ,
    \htiming_reg[1]_2 ,
    \di_reg_reg[7] ,
    \SP_reg[7] ,
    \SP_reg[15] ,
    \BusB_reg[7]_1 ,
    SP16,
    BTR_r_reg,
    \tstate_reg[2] ,
    \tstate_reg[2]_0 ,
    \tstate_reg[2]_1 ,
    Q,
    \RegBusA_r_reg[15] ,
    \dout[7]_i_3 ,
    \RegBusA_r_reg[15]_0 ,
    RegsH_reg_0_7_0_1_i_8_0,
    RegsH_reg_0_7_0_1_i_1_0,
    \A_reg[15] ,
    \A_reg[3] ,
    \PC_reg[3] ,
    \A_reg[3]_0 ,
    \A_reg[6] ,
    data7,
    \F[7]_i_11 ,
    \ACC_reg[3]_i_13_0 ,
    \dout[7]_i_3_0 ,
    \SP_reg[3] ,
    \ACC[3]_i_2_0 ,
    \A_reg[0] ,
    \A_reg[0]_0 ,
    Jump,
    JumpXY,
    \PC_reg[15] ,
    Set_BusA_To,
    \BusA_reg[7]_0 ,
    \BusA_reg[7]_1 ,
    \BusA_reg[7]_2 ,
    \A_reg[1] ,
    \RegBusA_r_reg[1] ,
    \ACC[3]_i_2_1 ,
    RegsH_reg_0_7_0_1_i_41_0,
    \SP[15]_i_20_0 ,
    RegsH_reg_0_7_0_1_i_41_1,
    \ACC[3]_i_2_2 ,
    \F[5]_i_8 ,
    \mcycles[1]_i_8 ,
    \mcycles[1]_i_8_0 ,
    \mcycles[2]_i_9_0 ,
    \ACC[7]_i_21_0 ,
    \RegAddrB_r[2]_i_32 ,
    \ACC[7]_i_9_0 ,
    \SP_reg[15]_0 ,
    \F[2]_i_31 ,
    \F[7]_i_12 ,
    IncDecZ_i_22,
    \F[2]_i_31_0 ,
    \ACC[1]_i_5_0 ,
    \ACC[2]_i_5_0 ,
    RegAddrA_r,
    \RegBusA_r_reg[1]_0 ,
    cpu_wait,
    IncDecZ_reg_0,
    IncDecZ_reg_1,
    IncDecZ_reg_2,
    IncDecZ22_out,
    \RegBusA_r_reg[15]_1 ,
    RegAddrB_r,
    \A_reg[15]_0 ,
    \A_reg[15]_1 ,
    \A_reg[15]_2 ,
    \PC_reg[15]_0 ,
    \PC_reg[15]_1 ,
    \PC_reg[15]_2 ,
    PC16,
    \A_reg[15]_3 ,
    \A_reg[14] ,
    \A_reg[13] ,
    \A_reg[12] ,
    \A_reg[11] ,
    \A_reg[10] ,
    \A_reg[9] ,
    \A_reg[8] ,
    \A_reg[7] ,
    \PC[0]_i_12_0 ,
    \A_reg[4] ,
    \A_reg[3]_1 ,
    \A_reg[0]_1 ,
    \A_reg[6]_0 ,
    \A_reg[6]_1 ,
    \A_reg[5] ,
    \A_reg[5]_0 ,
    \A_reg[2] ,
    \A_reg[2]_0 ,
    \A_reg[1]_0 ,
    \A_reg[1]_1 ,
    \BusB_reg[0]_0 ,
    \BusB_reg[0]_1 ,
    Set_BusB_To,
    \BusB_reg[0]_2 ,
    \BusB_reg[0]_3 ,
    \BusB_reg[1]_0 ,
    \BusB_reg[1]_1 ,
    \BusB_reg[1]_2 ,
    \BusB_reg[2]_0 ,
    \BusB_reg[2]_1 ,
    \BusB_reg[2]_2 ,
    \BusB_reg[3]_0 ,
    \BusB_reg[3]_1 ,
    \BusB_reg[3]_2 ,
    \BusB_reg[4]_1 ,
    \BusB_reg[4]_2 ,
    \BusB_reg[4]_3 ,
    \BusB_reg[5]_1 ,
    \BusB_reg[5]_2 ,
    \BusB_reg[5]_3 ,
    \BusB_reg[6]_0 ,
    \BusB_reg[6]_1 ,
    \BusB_reg[6]_2 ,
    \BusB_reg[7]_2 ,
    \BusB_reg[7]_3 ,
    \BusB_reg[7]_4 ,
    \BusA_reg[0] ,
    \BusA_reg[0]_0 ,
    \PC_reg[3]_0 ,
    \PC_reg[7] ,
    \PC_reg[7]_0 ,
    Set_Addr_To,
    \SP_reg[3]_0 ,
    LDSPHL,
    \SP_reg[11] ,
    IncDecZ_reg_3,
    DI,
    \PC_reg[3]_1 ,
    \PC_reg[7]_1 ,
    \PC_reg[7]_2 ,
    \PC_reg[15]_3 ,
    \PC_reg[15]_4 ,
    \PC_reg[15]_5 ,
    \PC_reg[15]_6 ,
    \PC_reg[15]_7 ,
    \PC_reg[15]_8 ,
    \PC_reg[15]_9 ,
    \PC_reg[15]_10 ,
    \PC_reg[15]_11 ,
    \PC_reg[11] ,
    \PC_reg[11]_0 ,
    \PC_reg[11]_1 ,
    \PC_reg[11]_2 ,
    \PC_reg[11]_3 ,
    \PC_reg[11]_4 ,
    \PC_reg[11]_5 ,
    \PC_reg[11]_6 ,
    \PC_reg[11]_7 ,
    \PC_reg[11]_8 ,
    \PC_reg[11]_9 ,
    \PC_reg[11]_10 ,
    JumpE,
    \PC_reg[7]_3 ,
    B,
    \PC_reg[3]_2 ,
    \PC_reg[3]_3 ,
    \PC_reg[3]_4 ,
    \PC_reg[7]_4 ,
    \PC_reg[7]_5 );
  output [15:0]D;
  output p_3_in108_in;
  output p_0_in0;
  output Auto_Wait_t1_reg;
  output \ISet_reg[1] ;
  output \ISet_reg[1]_0 ;
  output \mcycle_reg[0] ;
  output \mcycle_reg[1]_rep ;
  output \IR_reg[0]_rep ;
  output \mcycle_reg[3] ;
  output \F_reg[7] ;
  output \IR_reg[5] ;
  output \IR_reg[5]_0 ;
  output \IR_reg[4] ;
  output \IR_reg[3] ;
  output \IR_reg[5]_1 ;
  output [1:0]ALU_Q;
  output [7:0]Q_t;
  output \BusB_reg[7] ;
  output p_9_in;
  output \BusA_reg[4] ;
  output \BusB_reg[5] ;
  output [0:0]O;
  output [0:0]\BusA_reg[2] ;
  output DAA_Q11_out;
  output p_0_in;
  output Carry_In;
  output p_10_in;
  output \BusA_reg[6] ;
  output \F_reg[1] ;
  output \IR_reg[4]_0 ;
  output DAA_Q13_out;
  output \F_reg[0] ;
  output \BusA_reg[7] ;
  output \F_reg[1]_0 ;
  output \F_reg[1]_1 ;
  output \BusB_reg[4] ;
  output \F_reg[1]_2 ;
  output \IR_reg[5]_2 ;
  output \BusA_reg[3] ;
  output [0:0]CO;
  output [0:0]\BusA_reg[2]_0 ;
  output [0:0]\BusA_reg[3]_0 ;
  output \ISet_reg[1]_1 ;
  output IncDecZ_reg;
  output [0:0]\htiming_reg[1] ;
  output \BusB_reg[7]_0 ;
  output \BusB_reg[6] ;
  output \BusB_reg[5]_0 ;
  output [0:0]\htiming_reg[1]_0 ;
  output \BusB_reg[4]_0 ;
  output \BusB_reg[3] ;
  output \BusB_reg[2] ;
  output \BusB_reg[1] ;
  output \BusB_reg[0] ;
  output [0:0]\htiming_reg[1]_1 ;
  output [0:0]\htiming_reg[1]_2 ;
  output [15:0]\di_reg_reg[7] ;
  output [7:0]\SP_reg[7] ;
  output [7:0]\SP_reg[15] ;
  output [15:0]\BusB_reg[7]_1 ;
  output [15:0]SP16;
  output [3:0]BTR_r_reg;
  output [3:0]\tstate_reg[2] ;
  output [3:0]\tstate_reg[2]_0 ;
  output [3:0]\tstate_reg[2]_1 ;
  input [0:0]Q;
  input [2:0]\RegBusA_r_reg[15] ;
  input [4:0]\dout[7]_i_3 ;
  input \RegBusA_r_reg[15]_0 ;
  input [3:0]RegsH_reg_0_7_0_1_i_8_0;
  input RegsH_reg_0_7_0_1_i_1_0;
  input [15:0]\A_reg[15] ;
  input \A_reg[3] ;
  input \PC_reg[3] ;
  input \A_reg[3]_0 ;
  input \A_reg[6] ;
  input [7:0]data7;
  input [7:0]\F[7]_i_11 ;
  input \ACC_reg[3]_i_13_0 ;
  input \dout[7]_i_3_0 ;
  input \SP_reg[3] ;
  input [6:0]\ACC[3]_i_2_0 ;
  input \A_reg[0] ;
  input \A_reg[0]_0 ;
  input Jump;
  input JumpXY;
  input \PC_reg[15] ;
  input [3:0]Set_BusA_To;
  input [7:0]\BusA_reg[7]_0 ;
  input [7:0]\BusA_reg[7]_1 ;
  input [15:0]\BusA_reg[7]_2 ;
  input \A_reg[1] ;
  input \RegBusA_r_reg[1] ;
  input \ACC[3]_i_2_1 ;
  input RegsH_reg_0_7_0_1_i_41_0;
  input [3:0]\SP[15]_i_20_0 ;
  input RegsH_reg_0_7_0_1_i_41_1;
  input \ACC[3]_i_2_2 ;
  input \F[5]_i_8 ;
  input \mcycles[1]_i_8 ;
  input \mcycles[1]_i_8_0 ;
  input \mcycles[2]_i_9_0 ;
  input \ACC[7]_i_21_0 ;
  input \RegAddrB_r[2]_i_32 ;
  input [3:0]\ACC[7]_i_9_0 ;
  input [7:0]\SP_reg[15]_0 ;
  input \F[2]_i_31 ;
  input [3:0]\F[7]_i_12 ;
  input [2:0]IncDecZ_i_22;
  input [3:0]\F[2]_i_31_0 ;
  input \ACC[1]_i_5_0 ;
  input \ACC[2]_i_5_0 ;
  input [2:0]RegAddrA_r;
  input \RegBusA_r_reg[1]_0 ;
  input cpu_wait;
  input IncDecZ_reg_0;
  input IncDecZ_reg_1;
  input IncDecZ_reg_2;
  input IncDecZ22_out;
  input [15:0]\RegBusA_r_reg[15]_1 ;
  input [2:0]RegAddrB_r;
  input \A_reg[15]_0 ;
  input \A_reg[15]_1 ;
  input \A_reg[15]_2 ;
  input \PC_reg[15]_0 ;
  input \PC_reg[15]_1 ;
  input \PC_reg[15]_2 ;
  input [4:0]PC16;
  input \A_reg[15]_3 ;
  input \A_reg[14] ;
  input \A_reg[13] ;
  input \A_reg[12] ;
  input \A_reg[11] ;
  input \A_reg[10] ;
  input \A_reg[9] ;
  input \A_reg[8] ;
  input \A_reg[7] ;
  input \PC[0]_i_12_0 ;
  input \A_reg[4] ;
  input \A_reg[3]_1 ;
  input \A_reg[0]_1 ;
  input \A_reg[6]_0 ;
  input \A_reg[6]_1 ;
  input \A_reg[5] ;
  input \A_reg[5]_0 ;
  input \A_reg[2] ;
  input \A_reg[2]_0 ;
  input \A_reg[1]_0 ;
  input \A_reg[1]_1 ;
  input \BusB_reg[0]_0 ;
  input \BusB_reg[0]_1 ;
  input [1:0]Set_BusB_To;
  input \BusB_reg[0]_2 ;
  input \BusB_reg[0]_3 ;
  input \BusB_reg[1]_0 ;
  input \BusB_reg[1]_1 ;
  input \BusB_reg[1]_2 ;
  input \BusB_reg[2]_0 ;
  input \BusB_reg[2]_1 ;
  input \BusB_reg[2]_2 ;
  input \BusB_reg[3]_0 ;
  input \BusB_reg[3]_1 ;
  input \BusB_reg[3]_2 ;
  input \BusB_reg[4]_1 ;
  input \BusB_reg[4]_2 ;
  input \BusB_reg[4]_3 ;
  input \BusB_reg[5]_1 ;
  input \BusB_reg[5]_2 ;
  input \BusB_reg[5]_3 ;
  input \BusB_reg[6]_0 ;
  input \BusB_reg[6]_1 ;
  input \BusB_reg[6]_2 ;
  input \BusB_reg[7]_2 ;
  input \BusB_reg[7]_3 ;
  input \BusB_reg[7]_4 ;
  input \BusA_reg[0] ;
  input \BusA_reg[0]_0 ;
  input \PC_reg[3]_0 ;
  input \PC_reg[7] ;
  input \PC_reg[7]_0 ;
  input [2:0]Set_Addr_To;
  input \SP_reg[3]_0 ;
  input LDSPHL;
  input \SP_reg[11] ;
  input IncDecZ_reg_3;
  input [0:0]DI;
  input [3:0]\PC_reg[3]_1 ;
  input \PC_reg[7]_1 ;
  input [2:0]\PC_reg[7]_2 ;
  input \PC_reg[15]_3 ;
  input \PC_reg[15]_4 ;
  input \PC_reg[15]_5 ;
  input \PC_reg[15]_6 ;
  input \PC_reg[15]_7 ;
  input \PC_reg[15]_8 ;
  input \PC_reg[15]_9 ;
  input \PC_reg[15]_10 ;
  input \PC_reg[15]_11 ;
  input \PC_reg[11] ;
  input \PC_reg[11]_0 ;
  input \PC_reg[11]_1 ;
  input \PC_reg[11]_2 ;
  input \PC_reg[11]_3 ;
  input \PC_reg[11]_4 ;
  input \PC_reg[11]_5 ;
  input \PC_reg[11]_6 ;
  input \PC_reg[11]_7 ;
  input \PC_reg[11]_8 ;
  input \PC_reg[11]_9 ;
  input \PC_reg[11]_10 ;
  input JumpE;
  input \PC_reg[7]_3 ;
  input [3:0]B;
  input \PC_reg[3]_2 ;
  input \PC_reg[3]_3 ;
  input \PC_reg[3]_4 ;
  input \PC_reg[7]_4 ;
  input \PC_reg[7]_5 ;

  wire \ACC[0]_i_10_n_0 ;
  wire \ACC[0]_i_4_n_0 ;
  wire \ACC[0]_i_5_n_0 ;
  wire \ACC[0]_i_7_n_0 ;
  wire \ACC[1]_i_10_n_0 ;
  wire \ACC[1]_i_12_n_0 ;
  wire \ACC[1]_i_5_0 ;
  wire \ACC[1]_i_5_n_0 ;
  wire \ACC[1]_i_7_n_0 ;
  wire \ACC[1]_i_9_n_0 ;
  wire \ACC[2]_i_10_n_0 ;
  wire \ACC[2]_i_4_n_0 ;
  wire \ACC[2]_i_5_0 ;
  wire \ACC[2]_i_5_n_0 ;
  wire \ACC[2]_i_7_n_0 ;
  wire \ACC[2]_i_8_n_0 ;
  wire \ACC[3]_i_10_n_0 ;
  wire \ACC[3]_i_14_n_0 ;
  wire \ACC[3]_i_15_n_0 ;
  wire [6:0]\ACC[3]_i_2_0 ;
  wire \ACC[3]_i_2_1 ;
  wire \ACC[3]_i_2_2 ;
  wire \ACC[3]_i_5_n_0 ;
  wire \ACC[3]_i_7_n_0 ;
  wire \ACC[4]_i_10_n_0 ;
  wire \ACC[4]_i_11_n_0 ;
  wire \ACC[4]_i_14_n_0 ;
  wire \ACC[4]_i_15_n_0 ;
  wire \ACC[4]_i_16_n_0 ;
  wire \ACC[4]_i_17_n_0 ;
  wire \ACC[4]_i_18_n_0 ;
  wire \ACC[4]_i_19_n_0 ;
  wire \ACC[4]_i_20_n_0 ;
  wire \ACC[4]_i_21_n_0 ;
  wire \ACC[4]_i_22_n_0 ;
  wire \ACC[4]_i_23_n_0 ;
  wire \ACC[4]_i_24_n_0 ;
  wire \ACC[4]_i_25_n_0 ;
  wire \ACC[4]_i_4_n_0 ;
  wire \ACC[4]_i_5_n_0 ;
  wire \ACC[4]_i_7_n_0 ;
  wire \ACC[5]_i_4_n_0 ;
  wire \ACC[5]_i_5_n_0 ;
  wire \ACC[5]_i_7_n_0 ;
  wire \ACC[5]_i_9_n_0 ;
  wire \ACC[6]_i_11_n_0 ;
  wire \ACC[6]_i_4_n_0 ;
  wire \ACC[6]_i_5_n_0 ;
  wire \ACC[6]_i_7_n_0 ;
  wire \ACC[6]_i_8_n_0 ;
  wire \ACC[6]_i_9_n_0 ;
  wire \ACC[7]_i_11_n_0 ;
  wire \ACC[7]_i_13_n_0 ;
  wire \ACC[7]_i_14_n_0 ;
  wire \ACC[7]_i_15_n_0 ;
  wire \ACC[7]_i_17_n_0 ;
  wire \ACC[7]_i_20_n_0 ;
  wire \ACC[7]_i_21_0 ;
  wire \ACC[7]_i_25_n_0 ;
  wire \ACC[7]_i_31_n_0 ;
  wire [3:0]\ACC[7]_i_9_0 ;
  wire \ACC_reg[3]_i_13_0 ;
  wire \ACC_reg[3]_i_13_n_1 ;
  wire \ACC_reg[3]_i_13_n_2 ;
  wire \ACC_reg[3]_i_13_n_3 ;
  wire \ACC_reg[4]_i_12_n_1 ;
  wire \ACC_reg[4]_i_12_n_2 ;
  wire \ACC_reg[4]_i_12_n_3 ;
  wire \ACC_reg[4]_i_13_n_1 ;
  wire \ACC_reg[4]_i_13_n_2 ;
  wire \ACC_reg[4]_i_13_n_3 ;
  wire [1:0]ALU_Q;
  wire \A[0]_i_2_n_0 ;
  wire \A[0]_i_3_n_0 ;
  wire \A[0]_i_4_n_0 ;
  wire \A[0]_i_6_n_0 ;
  wire \A[10]_i_2_n_0 ;
  wire \A[10]_i_3_n_0 ;
  wire \A[10]_i_5_n_0 ;
  wire \A[10]_i_6_n_0 ;
  wire \A[11]_i_2_n_0 ;
  wire \A[11]_i_3_n_0 ;
  wire \A[11]_i_5_n_0 ;
  wire \A[11]_i_6_n_0 ;
  wire \A[12]_i_2_n_0 ;
  wire \A[12]_i_3_n_0 ;
  wire \A[12]_i_5_n_0 ;
  wire \A[12]_i_6_n_0 ;
  wire \A[13]_i_2_n_0 ;
  wire \A[13]_i_3_n_0 ;
  wire \A[13]_i_5_n_0 ;
  wire \A[13]_i_6_n_0 ;
  wire \A[14]_i_2_n_0 ;
  wire \A[14]_i_3_n_0 ;
  wire \A[14]_i_4_n_0 ;
  wire \A[14]_i_6_n_0 ;
  wire \A[15]_i_13_n_0 ;
  wire \A[15]_i_3_n_0 ;
  wire \A[15]_i_5_n_0 ;
  wire \A[15]_i_7_n_0 ;
  wire \A[1]_i_2_n_0 ;
  wire \A[1]_i_4_n_0 ;
  wire \A[1]_i_5_n_0 ;
  wire \A[1]_i_6_n_0 ;
  wire \A[2]_i_2_n_0 ;
  wire \A[2]_i_3_n_0 ;
  wire \A[2]_i_5_n_0 ;
  wire \A[2]_i_6_n_0 ;
  wire \A[3]_i_2_n_0 ;
  wire \A[3]_i_3_n_0 ;
  wire \A[3]_i_5_n_0 ;
  wire \A[3]_i_6_n_0 ;
  wire \A[4]_i_2_n_0 ;
  wire \A[4]_i_3_n_0 ;
  wire \A[4]_i_5_n_0 ;
  wire \A[4]_i_6_n_0 ;
  wire \A[5]_i_2_n_0 ;
  wire \A[5]_i_3_n_0 ;
  wire \A[5]_i_5_n_0 ;
  wire \A[5]_i_6_n_0 ;
  wire \A[6]_i_2_n_0 ;
  wire \A[6]_i_3_n_0 ;
  wire \A[6]_i_6_n_0 ;
  wire \A[6]_i_7_n_0 ;
  wire \A[7]_i_2_n_0 ;
  wire \A[7]_i_3_n_0 ;
  wire \A[7]_i_5_n_0 ;
  wire \A[7]_i_6_n_0 ;
  wire \A[8]_i_2_n_0 ;
  wire \A[8]_i_3_n_0 ;
  wire \A[8]_i_5_n_0 ;
  wire \A[8]_i_6_n_0 ;
  wire \A[9]_i_2_n_0 ;
  wire \A[9]_i_3_n_0 ;
  wire \A[9]_i_4_n_0 ;
  wire \A[9]_i_6_n_0 ;
  wire \A_reg[0] ;
  wire \A_reg[0]_0 ;
  wire \A_reg[0]_1 ;
  wire \A_reg[10] ;
  wire \A_reg[11] ;
  wire \A_reg[12] ;
  wire \A_reg[13] ;
  wire \A_reg[14] ;
  wire [15:0]\A_reg[15] ;
  wire \A_reg[15]_0 ;
  wire \A_reg[15]_1 ;
  wire \A_reg[15]_2 ;
  wire \A_reg[15]_3 ;
  wire \A_reg[1] ;
  wire \A_reg[1]_0 ;
  wire \A_reg[1]_1 ;
  wire \A_reg[2] ;
  wire \A_reg[2]_0 ;
  wire \A_reg[3] ;
  wire \A_reg[3]_0 ;
  wire \A_reg[3]_1 ;
  wire \A_reg[4] ;
  wire \A_reg[5] ;
  wire \A_reg[5]_0 ;
  wire \A_reg[6] ;
  wire \A_reg[6]_0 ;
  wire \A_reg[6]_1 ;
  wire \A_reg[7] ;
  wire \A_reg[8] ;
  wire \A_reg[9] ;
  wire [2:0]AddrA;
  wire Auto_Wait_t1_reg;
  wire [3:0]B;
  wire [3:0]BTR_r_reg;
  wire \BusA[0]_i_2_n_0 ;
  wire \BusA[0]_i_3_n_0 ;
  wire \BusA[1]_i_2_n_0 ;
  wire \BusA[1]_i_3_n_0 ;
  wire \BusA[2]_i_2_n_0 ;
  wire \BusA[2]_i_3_n_0 ;
  wire \BusA[3]_i_2_n_0 ;
  wire \BusA[3]_i_3_n_0 ;
  wire \BusA[4]_i_2_n_0 ;
  wire \BusA[4]_i_3_n_0 ;
  wire \BusA[5]_i_2_n_0 ;
  wire \BusA[5]_i_3_n_0 ;
  wire \BusA[6]_i_2_n_0 ;
  wire \BusA[6]_i_3_n_0 ;
  wire \BusA[7]_i_4_n_0 ;
  wire \BusA[7]_i_5_n_0 ;
  wire \BusA_reg[0] ;
  wire \BusA_reg[0]_0 ;
  wire [0:0]\BusA_reg[2] ;
  wire [0:0]\BusA_reg[2]_0 ;
  wire \BusA_reg[3] ;
  wire [0:0]\BusA_reg[3]_0 ;
  wire \BusA_reg[4] ;
  wire \BusA_reg[6] ;
  wire \BusA_reg[7] ;
  wire [7:0]\BusA_reg[7]_0 ;
  wire [7:0]\BusA_reg[7]_1 ;
  wire [15:0]\BusA_reg[7]_2 ;
  wire \BusB[0]_i_5_n_0 ;
  wire \BusB[1]_i_5_n_0 ;
  wire \BusB[2]_i_5_n_0 ;
  wire \BusB[3]_i_5_n_0 ;
  wire \BusB[4]_i_5_n_0 ;
  wire \BusB[5]_i_5_n_0 ;
  wire \BusB[6]_i_5_n_0 ;
  wire \BusB[7]_i_7_n_0 ;
  wire \BusB_reg[0] ;
  wire \BusB_reg[0]_0 ;
  wire \BusB_reg[0]_1 ;
  wire \BusB_reg[0]_2 ;
  wire \BusB_reg[0]_3 ;
  wire \BusB_reg[1] ;
  wire \BusB_reg[1]_0 ;
  wire \BusB_reg[1]_1 ;
  wire \BusB_reg[1]_2 ;
  wire \BusB_reg[2] ;
  wire \BusB_reg[2]_0 ;
  wire \BusB_reg[2]_1 ;
  wire \BusB_reg[2]_2 ;
  wire \BusB_reg[3] ;
  wire \BusB_reg[3]_0 ;
  wire \BusB_reg[3]_1 ;
  wire \BusB_reg[3]_2 ;
  wire \BusB_reg[4] ;
  wire \BusB_reg[4]_0 ;
  wire \BusB_reg[4]_1 ;
  wire \BusB_reg[4]_2 ;
  wire \BusB_reg[4]_3 ;
  wire \BusB_reg[5] ;
  wire \BusB_reg[5]_0 ;
  wire \BusB_reg[5]_1 ;
  wire \BusB_reg[5]_2 ;
  wire \BusB_reg[5]_3 ;
  wire \BusB_reg[6] ;
  wire \BusB_reg[6]_0 ;
  wire \BusB_reg[6]_1 ;
  wire \BusB_reg[6]_2 ;
  wire \BusB_reg[7] ;
  wire \BusB_reg[7]_0 ;
  wire [15:0]\BusB_reg[7]_1 ;
  wire \BusB_reg[7]_2 ;
  wire \BusB_reg[7]_3 ;
  wire \BusB_reg[7]_4 ;
  wire [0:0]CO;
  wire Carry_In;
  wire [15:0]D;
  wire DAA_Q11_out;
  wire DAA_Q13_out;
  wire [0:0]DI;
  wire [7:0]DIH;
  wire [7:0]DIL;
  wire [7:0]DOBH;
  wire [7:0]DOBL;
  wire ExchangeDH;
  wire ExchangeRp;
  wire \F[2]_i_31 ;
  wire [3:0]\F[2]_i_31_0 ;
  wire \F[5]_i_8 ;
  wire [7:0]\F[7]_i_11 ;
  wire [3:0]\F[7]_i_12 ;
  wire \F_reg[0] ;
  wire \F_reg[1] ;
  wire \F_reg[1]_0 ;
  wire \F_reg[1]_1 ;
  wire \F_reg[1]_2 ;
  wire \F_reg[7] ;
  wire \IR_reg[0]_rep ;
  wire \IR_reg[3] ;
  wire \IR_reg[4] ;
  wire \IR_reg[4]_0 ;
  wire \IR_reg[5] ;
  wire \IR_reg[5]_0 ;
  wire \IR_reg[5]_1 ;
  wire \IR_reg[5]_2 ;
  wire \ISet_reg[1] ;
  wire \ISet_reg[1]_0 ;
  wire \ISet_reg[1]_1 ;
  wire IncDecZ22_out;
  wire IncDecZ_i_15_n_0;
  wire [2:0]IncDecZ_i_22;
  wire IncDecZ_i_4_n_0;
  wire IncDecZ_i_9_n_0;
  wire IncDecZ_reg;
  wire IncDecZ_reg_0;
  wire IncDecZ_reg_1;
  wire IncDecZ_reg_2;
  wire IncDecZ_reg_3;
  wire Jump;
  wire JumpE;
  wire JumpXY;
  wire LDSPHL;
  wire [0:0]O;
  wire [4:0]PC16;
  wire \PC[0]_i_10_n_0 ;
  wire \PC[0]_i_11_n_0 ;
  wire \PC[0]_i_12_0 ;
  wire \PC[0]_i_12_n_0 ;
  wire \PC[0]_i_16_n_0 ;
  wire \PC[0]_i_18_n_0 ;
  wire \PC[0]_i_22_n_0 ;
  wire \PC[0]_i_24_n_0 ;
  wire \PC[0]_i_31_n_0 ;
  wire \PC[0]_i_32_n_0 ;
  wire \PC[0]_i_9_n_0 ;
  wire \PC[12]_i_2_n_0 ;
  wire \PC[12]_i_3_n_0 ;
  wire \PC[12]_i_4_n_0 ;
  wire \PC[12]_i_5_n_0 ;
  wire \PC[4]_i_11_n_0 ;
  wire \PC[4]_i_14_n_0 ;
  wire \PC[4]_i_17_n_0 ;
  wire \PC[4]_i_19_n_0 ;
  wire \PC[4]_i_24_n_0 ;
  wire \PC[4]_i_6_n_0 ;
  wire \PC[4]_i_7_n_0 ;
  wire \PC[4]_i_8_n_0 ;
  wire \PC[4]_i_9_n_0 ;
  wire \PC[8]_i_2_n_0 ;
  wire \PC[8]_i_3_n_0 ;
  wire \PC[8]_i_4_n_0 ;
  wire \PC[8]_i_5_n_0 ;
  wire \PC_reg[0]_i_2_n_0 ;
  wire \PC_reg[0]_i_2_n_1 ;
  wire \PC_reg[0]_i_2_n_2 ;
  wire \PC_reg[0]_i_2_n_3 ;
  wire \PC_reg[11] ;
  wire \PC_reg[11]_0 ;
  wire \PC_reg[11]_1 ;
  wire \PC_reg[11]_10 ;
  wire \PC_reg[11]_2 ;
  wire \PC_reg[11]_3 ;
  wire \PC_reg[11]_4 ;
  wire \PC_reg[11]_5 ;
  wire \PC_reg[11]_6 ;
  wire \PC_reg[11]_7 ;
  wire \PC_reg[11]_8 ;
  wire \PC_reg[11]_9 ;
  wire \PC_reg[12]_i_1_n_1 ;
  wire \PC_reg[12]_i_1_n_2 ;
  wire \PC_reg[12]_i_1_n_3 ;
  wire \PC_reg[15] ;
  wire \PC_reg[15]_0 ;
  wire \PC_reg[15]_1 ;
  wire \PC_reg[15]_10 ;
  wire \PC_reg[15]_11 ;
  wire \PC_reg[15]_2 ;
  wire \PC_reg[15]_3 ;
  wire \PC_reg[15]_4 ;
  wire \PC_reg[15]_5 ;
  wire \PC_reg[15]_6 ;
  wire \PC_reg[15]_7 ;
  wire \PC_reg[15]_8 ;
  wire \PC_reg[15]_9 ;
  wire \PC_reg[3] ;
  wire \PC_reg[3]_0 ;
  wire [3:0]\PC_reg[3]_1 ;
  wire \PC_reg[3]_2 ;
  wire \PC_reg[3]_3 ;
  wire \PC_reg[3]_4 ;
  wire \PC_reg[4]_i_1_n_0 ;
  wire \PC_reg[4]_i_1_n_1 ;
  wire \PC_reg[4]_i_1_n_2 ;
  wire \PC_reg[4]_i_1_n_3 ;
  wire \PC_reg[7] ;
  wire \PC_reg[7]_0 ;
  wire \PC_reg[7]_1 ;
  wire [2:0]\PC_reg[7]_2 ;
  wire \PC_reg[7]_3 ;
  wire \PC_reg[7]_4 ;
  wire \PC_reg[7]_5 ;
  wire \PC_reg[8]_i_1_n_0 ;
  wire \PC_reg[8]_i_1_n_1 ;
  wire \PC_reg[8]_i_1_n_2 ;
  wire \PC_reg[8]_i_1_n_3 ;
  wire [0:0]Q;
  wire [7:0]Q_t;
  wire [2:0]RegAddrA_r;
  wire [2:0]RegAddrB;
  wire [2:0]RegAddrB_r;
  wire \RegAddrB_r[2]_i_32 ;
  wire [2:0]\RegBusA_r_reg[15] ;
  wire \RegBusA_r_reg[15]_0 ;
  wire [15:0]\RegBusA_r_reg[15]_1 ;
  wire \RegBusA_r_reg[1] ;
  wire \RegBusA_r_reg[1]_0 ;
  wire RegsH_reg_0_7_0_1_i_10_n_0;
  wire RegsH_reg_0_7_0_1_i_11_n_0;
  wire RegsH_reg_0_7_0_1_i_12_n_0;
  wire RegsH_reg_0_7_0_1_i_13_n_0;
  wire RegsH_reg_0_7_0_1_i_14_n_0;
  wire RegsH_reg_0_7_0_1_i_15_n_0;
  wire RegsH_reg_0_7_0_1_i_16_n_0;
  wire RegsH_reg_0_7_0_1_i_17_n_0;
  wire RegsH_reg_0_7_0_1_i_18_n_0;
  wire RegsH_reg_0_7_0_1_i_1_0;
  wire RegsH_reg_0_7_0_1_i_1_n_0;
  wire RegsH_reg_0_7_0_1_i_20_n_0;
  wire RegsH_reg_0_7_0_1_i_22_n_0;
  wire RegsH_reg_0_7_0_1_i_23_n_0;
  wire RegsH_reg_0_7_0_1_i_23_n_1;
  wire RegsH_reg_0_7_0_1_i_23_n_2;
  wire RegsH_reg_0_7_0_1_i_23_n_3;
  wire RegsH_reg_0_7_0_1_i_23_n_5;
  wire RegsH_reg_0_7_0_1_i_23_n_6;
  wire RegsH_reg_0_7_0_1_i_23_n_7;
  wire RegsH_reg_0_7_0_1_i_25_n_0;
  wire RegsH_reg_0_7_0_1_i_25_n_1;
  wire RegsH_reg_0_7_0_1_i_25_n_2;
  wire RegsH_reg_0_7_0_1_i_25_n_3;
  wire RegsH_reg_0_7_0_1_i_25_n_4;
  wire RegsH_reg_0_7_0_1_i_25_n_5;
  wire RegsH_reg_0_7_0_1_i_25_n_6;
  wire RegsH_reg_0_7_0_1_i_28_n_0;
  wire RegsH_reg_0_7_0_1_i_29_n_0;
  wire RegsH_reg_0_7_0_1_i_30_n_0;
  wire RegsH_reg_0_7_0_1_i_31_n_0;
  wire RegsH_reg_0_7_0_1_i_32_n_0;
  wire RegsH_reg_0_7_0_1_i_33_n_0;
  wire RegsH_reg_0_7_0_1_i_35_n_0;
  wire RegsH_reg_0_7_0_1_i_36_n_0;
  wire RegsH_reg_0_7_0_1_i_37_n_0;
  wire RegsH_reg_0_7_0_1_i_38_n_0;
  wire RegsH_reg_0_7_0_1_i_39_n_0;
  wire RegsH_reg_0_7_0_1_i_40_n_0;
  wire RegsH_reg_0_7_0_1_i_41_0;
  wire RegsH_reg_0_7_0_1_i_41_1;
  wire RegsH_reg_0_7_0_1_i_41_n_0;
  wire RegsH_reg_0_7_0_1_i_42_n_0;
  wire RegsH_reg_0_7_0_1_i_43_n_0;
  wire RegsH_reg_0_7_0_1_i_44_n_0;
  wire RegsH_reg_0_7_0_1_i_46_n_0;
  wire RegsH_reg_0_7_0_1_i_47_n_0;
  wire RegsH_reg_0_7_0_1_i_48_n_0;
  wire RegsH_reg_0_7_0_1_i_49_n_0;
  wire RegsH_reg_0_7_0_1_i_51_n_0;
  wire RegsH_reg_0_7_0_1_i_52_n_0;
  wire RegsH_reg_0_7_0_1_i_53_n_0;
  wire RegsH_reg_0_7_0_1_i_54_n_0;
  wire RegsH_reg_0_7_0_1_i_55_n_0;
  wire [3:0]RegsH_reg_0_7_0_1_i_8_0;
  wire RegsH_reg_0_7_2_3_i_3_n_0;
  wire RegsH_reg_0_7_2_3_i_4_n_0;
  wire RegsH_reg_0_7_4_5_i_3_n_0;
  wire RegsH_reg_0_7_4_5_i_4_n_0;
  wire RegsH_reg_0_7_4_5_i_5_n_2;
  wire RegsH_reg_0_7_4_5_i_5_n_3;
  wire RegsH_reg_0_7_4_5_i_5_n_6;
  wire RegsH_reg_0_7_4_5_i_5_n_7;
  wire RegsH_reg_0_7_4_5_i_6_n_0;
  wire RegsH_reg_0_7_4_5_i_7_n_0;
  wire RegsH_reg_0_7_4_5_i_8_n_0;
  wire RegsH_reg_0_7_6_7_i_3_n_0;
  wire RegsH_reg_0_7_6_7_i_4_n_0;
  wire RegsL_reg_0_7_0_1_i_10_n_0;
  wire RegsL_reg_0_7_0_1_i_11_n_0;
  wire RegsL_reg_0_7_0_1_i_1_n_0;
  wire RegsL_reg_0_7_0_1_i_4_n_0;
  wire RegsL_reg_0_7_0_1_i_5_n_0;
  wire RegsL_reg_0_7_0_1_i_6_n_0;
  wire RegsL_reg_0_7_0_1_i_6_n_1;
  wire RegsL_reg_0_7_0_1_i_6_n_2;
  wire RegsL_reg_0_7_0_1_i_6_n_3;
  wire RegsL_reg_0_7_0_1_i_6_n_4;
  wire RegsL_reg_0_7_0_1_i_6_n_5;
  wire RegsL_reg_0_7_0_1_i_6_n_7;
  wire RegsL_reg_0_7_0_1_i_7_n_0;
  wire RegsL_reg_0_7_0_1_i_8_n_0;
  wire RegsL_reg_0_7_0_1_i_9_n_0;
  wire RegsL_reg_0_7_2_3_i_3_n_0;
  wire RegsL_reg_0_7_2_3_i_4_n_0;
  wire RegsL_reg_0_7_4_5_i_3_n_0;
  wire RegsL_reg_0_7_4_5_i_4_n_0;
  wire RegsL_reg_0_7_6_7_i_3_n_0;
  wire RegsL_reg_0_7_6_7_i_4_n_0;
  wire [15:0]SP16;
  wire [6:0]SP16_A;
  wire \SP[11]_i_3_n_0 ;
  wire \SP[11]_i_4_n_0 ;
  wire \SP[11]_i_5_n_0 ;
  wire \SP[11]_i_6_n_0 ;
  wire \SP[15]_i_10_n_0 ;
  wire \SP[15]_i_11_n_0 ;
  wire \SP[15]_i_12_n_0 ;
  wire \SP[15]_i_13_n_0 ;
  wire \SP[15]_i_16_n_0 ;
  wire \SP[15]_i_17_n_0 ;
  wire \SP[15]_i_18_n_0 ;
  wire \SP[15]_i_19_n_0 ;
  wire [3:0]\SP[15]_i_20_0 ;
  wire \SP[15]_i_20_n_0 ;
  wire \SP[15]_i_21_n_0 ;
  wire \SP[3]_i_10_n_0 ;
  wire \SP[3]_i_7_n_0 ;
  wire \SP[3]_i_8_n_0 ;
  wire \SP[3]_i_9_n_0 ;
  wire \SP[7]_i_10_n_0 ;
  wire \SP[7]_i_11_n_0 ;
  wire \SP[7]_i_8_n_0 ;
  wire \SP[7]_i_9_n_0 ;
  wire \SP_reg[11] ;
  wire \SP_reg[11]_i_2_n_0 ;
  wire \SP_reg[11]_i_2_n_1 ;
  wire \SP_reg[11]_i_2_n_2 ;
  wire \SP_reg[11]_i_2_n_3 ;
  wire [7:0]\SP_reg[15] ;
  wire [7:0]\SP_reg[15]_0 ;
  wire \SP_reg[15]_i_15_n_0 ;
  wire \SP_reg[15]_i_6_n_1 ;
  wire \SP_reg[15]_i_6_n_2 ;
  wire \SP_reg[15]_i_6_n_3 ;
  wire \SP_reg[3] ;
  wire \SP_reg[3]_0 ;
  wire \SP_reg[3]_i_2_n_0 ;
  wire \SP_reg[3]_i_2_n_1 ;
  wire \SP_reg[3]_i_2_n_2 ;
  wire \SP_reg[3]_i_2_n_3 ;
  wire [7:0]\SP_reg[7] ;
  wire \SP_reg[7]_i_4_n_0 ;
  wire \SP_reg[7]_i_4_n_1 ;
  wire \SP_reg[7]_i_4_n_2 ;
  wire \SP_reg[7]_i_4_n_3 ;
  wire [2:0]Set_Addr_To;
  wire [3:0]Set_BusA_To;
  wire [1:0]Set_BusB_To;
  wire cpu_wait;
  wire [15:0]data1;
  wire [7:0]data7;
  wire [15:0]\di_reg_reg[7] ;
  wire [4:0]\dout[7]_i_3 ;
  wire \dout[7]_i_3_0 ;
  wire [0:0]\htiming_reg[1] ;
  wire [0:0]\htiming_reg[1]_0 ;
  wire [0:0]\htiming_reg[1]_1 ;
  wire [0:0]\htiming_reg[1]_2 ;
  wire [6:6]\i_alu/BitMask ;
  wire [4:4]\i_alu/DAA_Q ;
  wire [4:2]\i_alu/DAA_Q0 ;
  wire \i_alu/DAA_Q1 ;
  wire [3:2]\i_alu/DAA_Q__0 ;
  wire [3:0]\i_alu/DAA_Q__1 ;
  wire \mcycle_reg[0] ;
  wire \mcycle_reg[1]_rep ;
  wire \mcycle_reg[3] ;
  wire \mcycles[1]_i_8 ;
  wire \mcycles[1]_i_8_0 ;
  wire \mcycles[2]_i_10_n_0 ;
  wire \mcycles[2]_i_9_0 ;
  wire p_0_in;
  wire p_0_in0;
  wire p_10_in;
  wire p_3_in108_in;
  wire p_9_in;
  wire [3:0]\tstate_reg[2] ;
  wire [3:0]\tstate_reg[2]_0 ;
  wire [3:0]\tstate_reg[2]_1 ;
  wire [0:0]\NLW_ACC_reg[4]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_PC_reg[12]_i_1_CO_UNCONNECTED ;
  wire [1:0]NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED;
  wire [3:2]NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED;
  wire [1:0]NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED;
  wire [1:0]NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED;
  wire [3:3]\NLW_SP_reg[15]_i_6_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ACC[0]_i_10 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [4]),
        .O(\ACC[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00E5E5FF00E0E0)) 
    \ACC[0]_i_11 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[7]_i_21_0 ),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\F[7]_i_11 [1]),
        .I4(\ACC[3]_i_2_0 [2]),
        .I5(\F[7]_i_11 [7]),
        .O(\IR_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_2 
       (.I0(\SP_reg[15]_0 [0]),
        .I1(ExchangeRp),
        .I2(\ACC[0]_i_4_n_0 ),
        .O(\BusB_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[0]_i_4 
       (.I0(\ACC[0]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[0]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [0]),
        .O(\ACC[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[0]_i_5 
       (.I0(\ACC[0]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\BusB_reg[4] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1]_2 ),
        .O(\ACC[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h63BB63999CCC9C44)) 
    \ACC[0]_i_6 
       (.I0(\ACC[7]_i_9_0 [2]),
        .I1(\SP_reg[15]_0 [0]),
        .I2(\ACC[7]_i_21_0 ),
        .I3(\ACC[7]_i_9_0 [0]),
        .I4(\ACC[7]_i_9_0 [1]),
        .I5(\F[7]_i_11 [0]),
        .O(Q_t[0]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[0]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [0]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[0]_i_10_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\IR_reg[5]_2 ),
        .O(\ACC[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_8 
       (.I0(\SP_reg[15]_0 [4]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [0]),
        .O(\BusB_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[0]_i_9 
       (.I0(\i_alu/DAA_Q__1 [0]),
        .I1(\F[2]_i_31 ),
        .I2(\F[7]_i_11 [0]),
        .O(\F_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hFF7F0040AAEAAA2A)) 
    \ACC[1]_i_10 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\ACC[7]_i_21_0 ),
        .I3(\ACC[7]_i_9_0 [2]),
        .I4(\F[7]_i_11 [0]),
        .I5(\SP_reg[15]_0 [0]),
        .O(\ACC[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_12 
       (.I0(\F[7]_i_11 [2]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [0]),
        .O(\ACC[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \ACC[1]_i_13 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [2]),
        .I2(\F[7]_i_11 [3]),
        .I3(\ACC_reg[3]_i_13_0 ),
        .O(\i_alu/DAA_Q1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[1]_i_2 
       (.I0(\SP_reg[15]_0 [1]),
        .I1(ExchangeRp),
        .I2(ALU_Q[0]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [1]),
        .O(\BusB_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_4 
       (.I0(\ACC[1]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[1]),
        .O(ALU_Q[0]));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[1]_i_5 
       (.I0(\ACC[1]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\BusB_reg[5] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[1]_i_9_n_0 ),
        .O(\ACC[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[1]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[1]_i_10_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [1]),
        .I5(\F[7]_i_11 [1]),
        .O(Q_t[1]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[1]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [1]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[1]_i_5_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[1]_i_12_n_0 ),
        .O(\ACC[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[1]_i_8 
       (.I0(\SP_reg[15]_0 [5]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [1]),
        .O(\BusB_reg[5] ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \ACC[1]_i_9 
       (.I0(O),
        .I1(\F[2]_i_31 ),
        .I2(\BusA_reg[2] ),
        .I3(DAA_Q11_out),
        .I4(\F[7]_i_11 [1]),
        .I5(\i_alu/DAA_Q1 ),
        .O(\ACC[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \ACC[2]_i_10 
       (.I0(\SP_reg[15]_0 [1]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [1]),
        .I3(\ACC[1]_i_10_n_0 ),
        .O(\ACC[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_11 
       (.I0(\F[7]_i_11 [3]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [1]),
        .O(\BusA_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_2 
       (.I0(\SP_reg[15]_0 [2]),
        .I1(ExchangeRp),
        .I2(\ACC[2]_i_4_n_0 ),
        .O(\BusB_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[2]_i_4 
       (.I0(\ACC[2]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[2]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [2]),
        .O(\ACC[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[2]_i_5 
       (.I0(\ACC[2]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\ACC[2]_i_8_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1]_0 ),
        .O(\ACC[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[2]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[2]_i_10_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [2]),
        .I5(\F[7]_i_11 [2]),
        .O(Q_t[2]));
  LUT5 #(
    .INIT(32'h48FD48A8)) 
    \ACC[2]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [2]),
        .I2(\ACC[2]_i_5_0 ),
        .I3(\ACC[7]_i_9_0 [0]),
        .I4(\BusA_reg[3] ),
        .O(\ACC[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[2]_i_8 
       (.I0(\SP_reg[15]_0 [6]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [2]),
        .O(\ACC[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[2]_i_9 
       (.I0(\i_alu/DAA_Q__1 [2]),
        .I1(\F[2]_i_31 ),
        .I2(\i_alu/DAA_Q0 [2]),
        .I3(DAA_Q11_out),
        .I4(\i_alu/DAA_Q__0 [2]),
        .O(\F_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF6727260F6E4E460)) 
    \ACC[3]_i_10 
       (.I0(\SP_reg[15]_0 [2]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [2]),
        .I3(\ACC[1]_i_10_n_0 ),
        .I4(\F[7]_i_11 [1]),
        .I5(\SP_reg[15]_0 [1]),
        .O(\ACC[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ACC[3]_i_11 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [3]),
        .O(\IR_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_12 
       (.I0(\F[7]_i_11 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [2]),
        .O(\BusA_reg[4] ));
  LUT4 #(
    .INIT(16'h01AA)) 
    \ACC[3]_i_14 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [2]),
        .I2(\F[7]_i_11 [1]),
        .I3(\F[7]_i_11 [3]),
        .O(\ACC[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h11EA)) 
    \ACC[3]_i_15 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[3]_i_2 
       (.I0(\SP_reg[15]_0 [3]),
        .I1(ExchangeRp),
        .I2(ALU_Q[1]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [3]),
        .O(\BusB_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_4 
       (.I0(\ACC[3]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[3]),
        .O(ALU_Q[1]));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[3]_i_5 
       (.I0(\ACC[3]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\BusB_reg[7] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(p_9_in),
        .O(\ACC[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[3]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[3]_i_10_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [3]),
        .I5(\F[7]_i_11 [3]),
        .O(Q_t[3]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[3]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [3]),
        .I2(\ACC[3]_i_2_0 [4]),
        .I3(\IR_reg[3] ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\BusA_reg[4] ),
        .O(\ACC[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[3]_i_8 
       (.I0(\SP_reg[15]_0 [7]),
        .I1(\ACC[7]_i_9_0 [0]),
        .I2(\SP_reg[15]_0 [3]),
        .O(\BusB_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[3]_i_9 
       (.I0(\i_alu/DAA_Q__1 [3]),
        .I1(\F[2]_i_31 ),
        .I2(\i_alu/DAA_Q0 [3]),
        .I3(DAA_Q11_out),
        .I4(\i_alu/DAA_Q__0 [3]),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ACC[4]_i_10 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .O(\ACC[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[4]_i_11 
       (.I0(\F[7]_i_11 [5]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [3]),
        .O(\ACC[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ACC[4]_i_14 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .O(\ACC[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFF15)) 
    \ACC[4]_i_15 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \ACC[4]_i_16 
       (.I0(\F[7]_i_11 [3]),
        .I1(\ACC_reg[3]_i_13_0 ),
        .I2(\F[7]_i_11 [4]),
        .O(\ACC[4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h30CB)) 
    \ACC[4]_i_17 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hAB50)) 
    \ACC[4]_i_18 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h11EA)) 
    \ACC[4]_i_19 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[4]_i_2 
       (.I0(\SP_reg[15]_0 [4]),
        .I1(ExchangeRp),
        .I2(\ACC[4]_i_4_n_0 ),
        .O(\BusB_reg[4]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ACC[4]_i_20 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .O(\ACC[4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFF15)) 
    \ACC[4]_i_21 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \ACC[4]_i_22 
       (.I0(\F[7]_i_11 [3]),
        .I1(\ACC_reg[3]_i_13_0 ),
        .I2(\F[7]_i_11 [4]),
        .O(\ACC[4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h30CB)) 
    \ACC[4]_i_23 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hAB50)) 
    \ACC[4]_i_24 
       (.I0(\F[7]_i_11 [1]),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC_reg[3]_i_13_0 ),
        .I3(\F[7]_i_11 [2]),
        .O(\ACC[4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h11EA)) 
    \ACC[4]_i_25 
       (.I0(\ACC_reg[3]_i_13_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [2]),
        .I3(\F[7]_i_11 [1]),
        .O(\ACC[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[4]_i_4 
       (.I0(\ACC[4]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[4]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [4]),
        .O(\ACC[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[4]_i_5 
       (.I0(\ACC[4]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [4]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1]_1 ),
        .O(\ACC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F78F44BF0834BB0)) 
    \ACC[4]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\SP_reg[15]_0 [4]),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(p_0_in),
        .I5(\F[7]_i_11 [4]),
        .O(Q_t[4]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[4]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [4]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[4]_i_10_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[4]_i_11_n_0 ),
        .O(\ACC[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ACC[4]_i_8 
       (.I0(\F[7]_i_12 [0]),
        .I1(\F[2]_i_31 ),
        .I2(\i_alu/DAA_Q0 [4]),
        .I3(DAA_Q11_out),
        .I4(\i_alu/DAA_Q ),
        .O(\F_reg[1]_1 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \ACC[4]_i_9 
       (.I0(\SP_reg[15]_0 [3]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [3]),
        .I3(\ACC[3]_i_10_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[5]_i_10 
       (.I0(\F[7]_i_11 [6]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [4]),
        .O(\BusA_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[5]_i_2 
       (.I0(\SP_reg[15]_0 [5]),
        .I1(ExchangeRp),
        .I2(\ACC[5]_i_4_n_0 ),
        .O(\BusB_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[5]_i_4 
       (.I0(\ACC[5]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[5]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [5]),
        .O(\ACC[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[5]_i_5 
       (.I0(\ACC[5]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [5]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(p_10_in),
        .O(\ACC[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[5]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[5]_i_9_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [5]),
        .I5(\F[7]_i_11 [5]),
        .O(Q_t[5]));
  LUT6 #(
    .INIT(64'h8884DDDF8884888A)) 
    \ACC[5]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [5]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\ACC[7]_i_20_n_0 ),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\BusA_reg[6] ),
        .O(\ACC[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \ACC[5]_i_8 
       (.I0(\F[7]_i_12 [1]),
        .I1(DAA_Q13_out),
        .I2(\F[2]_i_31 ),
        .I3(IncDecZ_i_22[0]),
        .I4(DAA_Q11_out),
        .I5(\F[2]_i_31_0 [0]),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h8FEF0E08FEF880E0)) 
    \ACC[5]_i_9 
       (.I0(\ACC[3]_i_10_n_0 ),
        .I1(\F[7]_i_11 [3]),
        .I2(\ACC[7]_i_9_0 [1]),
        .I3(\SP_reg[15]_0 [3]),
        .I4(\F[7]_i_11 [4]),
        .I5(\SP_reg[15]_0 [4]),
        .O(\ACC[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ACC[6]_i_10 
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\ACC[3]_i_2_0 [4]),
        .I2(\ACC[3]_i_2_0 [2]),
        .O(\i_alu/BitMask ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[6]_i_11 
       (.I0(\F[7]_i_11 [7]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\F[7]_i_11 [5]),
        .O(\ACC[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ACC[6]_i_12 
       (.I0(DAA_Q13_out),
        .I1(\F[7]_i_12 [1]),
        .O(\BusA_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \ACC[6]_i_14 
       (.I0(\F[2]_i_31_0 [2]),
        .I1(\F[2]_i_31_0 [1]),
        .I2(\F[2]_i_31_0 [0]),
        .I3(\F[2]_i_31_0 [3]),
        .I4(\ACC[7]_i_21_0 ),
        .O(DAA_Q11_out));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[6]_i_2 
       (.I0(\SP_reg[15]_0 [6]),
        .I1(ExchangeRp),
        .I2(\ACC[6]_i_4_n_0 ),
        .O(\BusB_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[6]_i_4 
       (.I0(\ACC[6]_i_5_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[6]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [6]),
        .O(\ACC[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[6]_i_5 
       (.I0(\ACC[6]_i_7_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [6]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\ACC[6]_i_8_n_0 ),
        .O(\ACC[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F74F48BF48B0B30)) 
    \ACC[6]_i_6 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\ACC[6]_i_9_n_0 ),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [6]),
        .I5(\F[7]_i_11 [6]),
        .O(Q_t[6]));
  LUT5 #(
    .INIT(32'h48FD48A8)) 
    \ACC[6]_i_7 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [6]),
        .I2(\i_alu/BitMask ),
        .I3(\ACC[7]_i_9_0 [0]),
        .I4(\ACC[6]_i_11_n_0 ),
        .O(\ACC[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \ACC[6]_i_8 
       (.I0(\BusA_reg[7] ),
        .I1(\F[7]_i_12 [2]),
        .I2(\F[2]_i_31 ),
        .I3(IncDecZ_i_22[1]),
        .I4(DAA_Q11_out),
        .I5(\F[2]_i_31_0 [1]),
        .O(\ACC[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF6F672E472E46060)) 
    \ACC[6]_i_9 
       (.I0(\SP_reg[15]_0 [5]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [5]),
        .I3(\SP_reg[15]_0 [4]),
        .I4(\F[7]_i_11 [4]),
        .I5(p_0_in),
        .O(\ACC[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \ACC[7]_i_10 
       (.I0(\ACC[3]_i_2_2 ),
        .I1(\ACC[3]_i_2_0 [6]),
        .I2(\ACC[7]_i_14_n_0 ),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(\ACC[3]_i_2_1 ),
        .O(ExchangeRp));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[7]_i_11 
       (.I0(\ACC[7]_i_15_n_0 ),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(Q_t[7]),
        .I3(\SP_reg[3] ),
        .I4(\BusA_reg[7]_0 [7]),
        .O(\ACC[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ACC[7]_i_13 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\ACC[7]_i_9_0 [3]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\ACC[7]_i_9_0 [0]),
        .O(\ACC[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF00BFBFBFBFBF)) 
    \ACC[7]_i_14 
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [3]),
        .I4(\ACC[3]_i_2_0 [2]),
        .I5(\ACC[3]_i_2_0 [4]),
        .O(\ACC[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA3AFA0ACA0A)) 
    \ACC[7]_i_15 
       (.I0(\ACC[7]_i_17_n_0 ),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\ACC[7]_i_9_0 [2]),
        .I3(\F[7]_i_11 [7]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\F_reg[1] ),
        .O(\ACC[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4F78F083F44B4BB0)) 
    \ACC[7]_i_16 
       (.I0(\ACC[7]_i_9_0 [0]),
        .I1(\ACC[7]_i_9_0 [2]),
        .I2(\F[7]_i_11 [7]),
        .I3(\ACC[7]_i_9_0 [1]),
        .I4(\SP_reg[15]_0 [7]),
        .I5(Carry_In),
        .O(Q_t[7]));
  LUT6 #(
    .INIT(64'h8488DFDD84888A88)) 
    \ACC[7]_i_17 
       (.I0(\ACC[7]_i_9_0 [1]),
        .I1(\SP_reg[15]_0 [7]),
        .I2(\ACC[7]_i_20_n_0 ),
        .I3(\ACC[3]_i_2_0 [3]),
        .I4(\ACC[7]_i_9_0 [0]),
        .I5(\IR_reg[4]_0 ),
        .O(\ACC[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8F70FFFF8F700000)) 
    \ACC[7]_i_18 
       (.I0(\F[7]_i_12 [1]),
        .I1(\F[7]_i_12 [2]),
        .I2(DAA_Q13_out),
        .I3(\F[7]_i_12 [3]),
        .I4(\F[2]_i_31 ),
        .I5(\F_reg[0] ),
        .O(\F_reg[1] ));
  LUT6 #(
    .INIT(64'hF6727260F6E4E460)) 
    \ACC[7]_i_19 
       (.I0(\SP_reg[15]_0 [6]),
        .I1(\ACC[7]_i_9_0 [1]),
        .I2(\F[7]_i_11 [6]),
        .I3(\ACC[5]_i_9_n_0 ),
        .I4(\F[7]_i_11 [5]),
        .I5(\SP_reg[15]_0 [5]),
        .O(Carry_In));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ACC[7]_i_20 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [4]),
        .O(\ACC[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h4F40FFFF4F400000)) 
    \ACC[7]_i_21 
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\F[7]_i_11 [7]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\F[7]_i_11 [6]),
        .I4(\ACC[3]_i_2_0 [4]),
        .I5(\ACC[7]_i_25_n_0 ),
        .O(\IR_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ACC[7]_i_23 
       (.I0(\ACC[7]_i_31_n_0 ),
        .I1(\F[7]_i_11 [7]),
        .I2(\ACC[7]_i_21_0 ),
        .O(DAA_Q13_out));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA888C)) 
    \ACC[7]_i_24 
       (.I0(IncDecZ_i_22[2]),
        .I1(\F[2]_i_31_0 [2]),
        .I2(\F[2]_i_31_0 [1]),
        .I3(\F[2]_i_31_0 [0]),
        .I4(\F[2]_i_31_0 [3]),
        .I5(\ACC[7]_i_21_0 ),
        .O(\F_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ACC[7]_i_25 
       (.I0(\ACC[7]_i_21_0 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\F[7]_i_11 [0]),
        .I3(\ACC[3]_i_2_0 [2]),
        .I4(\F[7]_i_11 [6]),
        .O(\ACC[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAAA)) 
    \ACC[7]_i_31 
       (.I0(\F[7]_i_11 [5]),
        .I1(\F[7]_i_11 [3]),
        .I2(\F[7]_i_11 [1]),
        .I3(\F[7]_i_11 [2]),
        .I4(\F[7]_i_11 [4]),
        .I5(\F[7]_i_11 [6]),
        .O(\ACC[7]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ACC[7]_i_6 
       (.I0(\SP_reg[15]_0 [7]),
        .I1(ExchangeRp),
        .I2(\ACC[7]_i_11_n_0 ),
        .O(\BusB_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF4040000)) 
    \ACC[7]_i_9 
       (.I0(\dout[7]_i_3_0 ),
        .I1(RegsH_reg_0_7_0_1_i_8_0[0]),
        .I2(\SP_reg[3] ),
        .I3(\ACC[7]_i_13_n_0 ),
        .I4(\dout[7]_i_3 [4]),
        .O(Auto_Wait_t1_reg));
  CARRY4 \ACC_reg[3]_i_13 
       (.CI(1'b0),
        .CO({\BusA_reg[3]_0 ,\ACC_reg[3]_i_13_n_1 ,\ACC_reg[3]_i_13_n_2 ,\ACC_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\F[7]_i_11 [3],1'b0,\F[7]_i_11 [1],1'b0}),
        .O({\i_alu/DAA_Q__1 [3:2],O,\i_alu/DAA_Q__1 [0]}),
        .S({\ACC[3]_i_14_n_0 ,\F[7]_i_11 [2],\ACC[3]_i_15_n_0 ,\F[7]_i_11 [0]}));
  CARRY4 \ACC_reg[4]_i_12 
       (.CI(1'b0),
        .CO({\BusA_reg[2]_0 ,\ACC_reg[4]_i_12_n_1 ,\ACC_reg[4]_i_12_n_2 ,\ACC_reg[4]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ACC[4]_i_14_n_0 ,\F[7]_i_11 [2],\ACC[4]_i_15_n_0 ,1'b0}),
        .O({\i_alu/DAA_Q0 ,\NLW_ACC_reg[4]_i_12_O_UNCONNECTED [0]}),
        .S({\ACC[4]_i_16_n_0 ,\ACC[4]_i_17_n_0 ,\ACC[4]_i_18_n_0 ,\ACC[4]_i_19_n_0 }));
  CARRY4 \ACC_reg[4]_i_13 
       (.CI(1'b0),
        .CO({CO,\ACC_reg[4]_i_13_n_1 ,\ACC_reg[4]_i_13_n_2 ,\ACC_reg[4]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ACC[4]_i_20_n_0 ,\F[7]_i_11 [2],\ACC[4]_i_21_n_0 ,1'b0}),
        .O({\i_alu/DAA_Q ,\i_alu/DAA_Q__0 ,\BusA_reg[2] }),
        .S({\ACC[4]_i_22_n_0 ,\ACC[4]_i_23_n_0 ,\ACC[4]_i_24_n_0 ,\ACC[4]_i_25_n_0 }));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[0]_i_1 
       (.I0(\A[0]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[0]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[0]_i_4_n_0 ),
        .I5(\A_reg[0]_1 ),
        .O(\di_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[0]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [0]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[0]),
        .O(\A[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[0]_i_3 
       (.I0(\A[0]_i_6_n_0 ),
        .I1(\PC_reg[3] ),
        .I2(Set_Addr_To[1]),
        .O(\A[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[0]_i_4 
       (.I0(\A_reg[15] [0]),
        .I1(\A_reg[3] ),
        .I2(\PC_reg[3] ),
        .I3(\A_reg[3]_0 ),
        .I4(data1[0]),
        .I5(\A_reg[6] ),
        .O(\A[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    \A[0]_i_6 
       (.I0(Set_Addr_To[0]),
        .I1(\BusA_reg[7]_0 [0]),
        .I2(\BusA_reg[7]_2 [0]),
        .I3(data1[0]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[10]_i_1 
       (.I0(\A[10]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[10]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[10] ),
        .I5(\A[10]_i_5_n_0 ),
        .O(\di_reg_reg[7] [10]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[10]_i_2 
       (.I0(data1[10]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [2]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [10]),
        .O(\A[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[10]_i_3 
       (.I0(data7[2]),
        .I1(\A_reg[6] ),
        .I2(\A[10]_i_6_n_0 ),
        .O(\A[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[10]_i_5 
       (.I0(data7[2]),
        .I1(data1[10]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [10]),
        .O(\A[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[10]_i_6 
       (.I0(\BusA_reg[7]_2 [10]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [2]),
        .I3(Set_Addr_To[2]),
        .I4(data1[10]),
        .O(\A[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[11]_i_1 
       (.I0(\A[11]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[11]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[11] ),
        .I5(\A[11]_i_5_n_0 ),
        .O(\di_reg_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[11]_i_2 
       (.I0(data1[11]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [3]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [11]),
        .O(\A[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[11]_i_3 
       (.I0(data7[3]),
        .I1(\A_reg[6] ),
        .I2(\A[11]_i_6_n_0 ),
        .O(\A[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[11]_i_5 
       (.I0(data7[3]),
        .I1(data1[11]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [11]),
        .O(\A[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[11]_i_6 
       (.I0(\BusA_reg[7]_2 [11]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [3]),
        .I3(Set_Addr_To[2]),
        .I4(data1[11]),
        .O(\A[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[12]_i_1 
       (.I0(\A[12]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[12]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[12] ),
        .I5(\A[12]_i_5_n_0 ),
        .O(\di_reg_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[12]_i_2 
       (.I0(data1[12]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [4]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [12]),
        .O(\A[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[12]_i_3 
       (.I0(data7[4]),
        .I1(\A_reg[6] ),
        .I2(\A[12]_i_6_n_0 ),
        .O(\A[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[12]_i_5 
       (.I0(data7[4]),
        .I1(data1[12]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [12]),
        .O(\A[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[12]_i_6 
       (.I0(\BusA_reg[7]_2 [12]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [4]),
        .I3(Set_Addr_To[2]),
        .I4(data1[12]),
        .O(\A[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[13]_i_1 
       (.I0(\A[13]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[13]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[13] ),
        .I5(\A[13]_i_5_n_0 ),
        .O(\di_reg_reg[7] [13]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[13]_i_2 
       (.I0(data1[13]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [5]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [13]),
        .O(\A[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[13]_i_3 
       (.I0(data7[5]),
        .I1(\A_reg[6] ),
        .I2(\A[13]_i_6_n_0 ),
        .O(\A[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[13]_i_5 
       (.I0(data7[5]),
        .I1(data1[13]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [13]),
        .O(\A[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[13]_i_6 
       (.I0(\BusA_reg[7]_2 [13]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [5]),
        .I3(Set_Addr_To[2]),
        .I4(data1[13]),
        .O(\A[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[14]_i_1 
       (.I0(\A[14]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[14]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[14]_i_4_n_0 ),
        .I5(\A_reg[14] ),
        .O(\di_reg_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[14]_i_2 
       (.I0(data1[14]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [6]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [14]),
        .O(\A[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[14]_i_3 
       (.I0(\A[14]_i_6_n_0 ),
        .I1(data7[6]),
        .I2(Set_Addr_To[1]),
        .O(\A[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[14]_i_4 
       (.I0(\A_reg[15] [14]),
        .I1(\A_reg[3] ),
        .I2(data7[6]),
        .I3(\A_reg[3]_0 ),
        .I4(data1[14]),
        .I5(\A_reg[6] ),
        .O(\A[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FF00)) 
    \A[14]_i_6 
       (.I0(\BusA_reg[7]_1 [6]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_2 [14]),
        .I3(data1[14]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FF00)) 
    \A[15]_i_13 
       (.I0(\BusA_reg[7]_1 [7]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_2 [15]),
        .I3(data1[15]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[15]_i_2 
       (.I0(\A[15]_i_3_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[15]_i_5_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[15]_i_7_n_0 ),
        .I5(\A_reg[15]_2 ),
        .O(\di_reg_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[15]_i_3 
       (.I0(data1[15]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [7]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [15]),
        .O(\A[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[15]_i_5 
       (.I0(\A[15]_i_13_n_0 ),
        .I1(data7[7]),
        .I2(Set_Addr_To[1]),
        .O(\A[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[15]_i_7 
       (.I0(\A_reg[15] [15]),
        .I1(\A_reg[3] ),
        .I2(data7[7]),
        .I3(\A_reg[3]_0 ),
        .I4(data1[15]),
        .I5(\A_reg[6] ),
        .O(\A[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \A[1]_i_1 
       (.I0(\A[1]_i_2_n_0 ),
        .I1(\A_reg[1]_0 ),
        .I2(\A_reg[6] ),
        .I3(\A[1]_i_4_n_0 ),
        .I4(\A_reg[15]_1 ),
        .I5(\A[1]_i_5_n_0 ),
        .O(\di_reg_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[1]_i_2 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[1]_1 ),
        .I3(\A_reg[6] ),
        .I4(\A[1]_i_6_n_0 ),
        .O(\A[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[1]_i_4 
       (.I0(data1[1]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[1]_1 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [1]),
        .O(\A[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00004404BB0BFF0F)) 
    \A[1]_i_5 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[1]),
        .I5(\A_reg[15] [1]),
        .O(\A[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[1]_i_6 
       (.I0(\BusA_reg[7]_2 [1]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [1]),
        .I3(Set_Addr_To[2]),
        .I4(data1[1]),
        .O(\A[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \A[2]_i_1 
       (.I0(\A[2]_i_2_n_0 ),
        .I1(\A[2]_i_3_n_0 ),
        .I2(\A_reg[15]_1 ),
        .I3(\A_reg[2] ),
        .I4(\A_reg[6] ),
        .I5(\A[2]_i_5_n_0 ),
        .O(\di_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFBBFB44F400F0)) 
    \A[2]_i_2 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[2]),
        .I5(\A_reg[15] [2]),
        .O(\A[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[2]_i_3 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[2]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A[2]_i_6_n_0 ),
        .O(\A[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[2]_i_5 
       (.I0(data1[2]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[2]_0 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [2]),
        .O(\A[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[2]_i_6 
       (.I0(\BusA_reg[7]_2 [2]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [2]),
        .I3(Set_Addr_To[2]),
        .I4(data1[2]),
        .O(\A[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[3]_i_1 
       (.I0(\A[3]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[3]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[3]_1 ),
        .I5(\A[3]_i_5_n_0 ),
        .O(\di_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[3]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [3]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[3]),
        .O(\A[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[3]_i_3 
       (.I0(\PC_reg[3]_0 ),
        .I1(\A_reg[6] ),
        .I2(\A[3]_i_6_n_0 ),
        .O(\A[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[3]_i_5 
       (.I0(\PC_reg[3]_0 ),
        .I1(data1[3]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [3]),
        .O(\A[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[3]_i_6 
       (.I0(\BusA_reg[7]_2 [3]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [3]),
        .I3(Set_Addr_To[2]),
        .I4(data1[3]),
        .O(\A[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[4]_i_1 
       (.I0(\A[4]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[4]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[4] ),
        .I5(\A[4]_i_5_n_0 ),
        .O(\di_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[4]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [4]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[4]),
        .O(\A[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[4]_i_3 
       (.I0(\PC_reg[7] ),
        .I1(\A_reg[6] ),
        .I2(\A[4]_i_6_n_0 ),
        .O(\A[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[4]_i_5 
       (.I0(\PC_reg[7] ),
        .I1(data1[4]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [4]),
        .O(\A[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[4]_i_6 
       (.I0(\BusA_reg[7]_2 [4]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [4]),
        .I3(Set_Addr_To[2]),
        .I4(data1[4]),
        .O(\A[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \A[5]_i_1 
       (.I0(\A[5]_i_2_n_0 ),
        .I1(\A[5]_i_3_n_0 ),
        .I2(\A_reg[15]_1 ),
        .I3(\A_reg[5] ),
        .I4(\A_reg[6] ),
        .I5(\A[5]_i_5_n_0 ),
        .O(\di_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFBBFB44F400F0)) 
    \A[5]_i_2 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[5]),
        .I5(\A_reg[15] [5]),
        .O(\A[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[5]_i_3 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[5]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A[5]_i_6_n_0 ),
        .O(\A[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[5]_i_5 
       (.I0(data1[5]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[5]_0 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [5]),
        .O(\A[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[5]_i_6 
       (.I0(\BusA_reg[7]_2 [5]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [5]),
        .I3(Set_Addr_To[2]),
        .I4(data1[5]),
        .O(\A[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \A[6]_i_1 
       (.I0(\A[6]_i_2_n_0 ),
        .I1(\A[6]_i_3_n_0 ),
        .I2(\A_reg[15]_1 ),
        .I3(\A_reg[6]_0 ),
        .I4(\A_reg[6] ),
        .I5(\A[6]_i_6_n_0 ),
        .O(\di_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFFBBFB44F400F0)) 
    \A[6]_i_2 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\A_reg[0] ),
        .I3(\A_reg[0]_0 ),
        .I4(data1[6]),
        .I5(\A_reg[15] [6]),
        .O(\A[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \A[6]_i_3 
       (.I0(\A_reg[15]_0 ),
        .I1(\A_reg[15]_1 ),
        .I2(\A_reg[6]_1 ),
        .I3(\A_reg[6] ),
        .I4(\A[6]_i_7_n_0 ),
        .O(\A[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \A[6]_i_6 
       (.I0(data1[6]),
        .I1(\RegBusA_r_reg[1] ),
        .I2(\A_reg[1] ),
        .I3(\A_reg[6]_1 ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [6]),
        .O(\A[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[6]_i_7 
       (.I0(\BusA_reg[7]_2 [6]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [6]),
        .I3(Set_Addr_To[2]),
        .I4(data1[6]),
        .O(\A[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[7]_i_1 
       (.I0(\A[7]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[7]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[7] ),
        .I5(\A[7]_i_5_n_0 ),
        .O(\di_reg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D000D0D0)) 
    \A[7]_i_2 
       (.I0(\A_reg[0] ),
        .I1(\A_reg[0]_0 ),
        .I2(\A_reg[15] [7]),
        .I3(Jump),
        .I4(JumpXY),
        .I5(data1[7]),
        .O(\A[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[7]_i_3 
       (.I0(\PC_reg[7]_0 ),
        .I1(\A_reg[6] ),
        .I2(\A[7]_i_6_n_0 ),
        .O(\A[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[7]_i_5 
       (.I0(\PC_reg[7]_0 ),
        .I1(data1[7]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [7]),
        .O(\A[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[7]_i_6 
       (.I0(\BusA_reg[7]_2 [7]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_0 [7]),
        .I3(Set_Addr_To[2]),
        .I4(data1[7]),
        .O(\A[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[8]_i_1 
       (.I0(\A[8]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[8]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A_reg[8] ),
        .I5(\A[8]_i_5_n_0 ),
        .O(\di_reg_reg[7] [8]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[8]_i_2 
       (.I0(data1[8]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [0]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [8]),
        .O(\A[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \A[8]_i_3 
       (.I0(data7[0]),
        .I1(\A_reg[6] ),
        .I2(\A[8]_i_6_n_0 ),
        .O(\A[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A00CF008A00C000)) 
    \A[8]_i_5 
       (.I0(data7[0]),
        .I1(data1[8]),
        .I2(\A_reg[3]_0 ),
        .I3(\A_reg[6] ),
        .I4(\A_reg[3] ),
        .I5(\A_reg[15] [8]),
        .O(\A[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \A[8]_i_6 
       (.I0(\BusA_reg[7]_2 [8]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_1 [0]),
        .I3(Set_Addr_To[2]),
        .I4(data1[8]),
        .O(\A[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBAAA)) 
    \A[9]_i_1 
       (.I0(\A[9]_i_2_n_0 ),
        .I1(\A_reg[15]_0 ),
        .I2(\A[9]_i_3_n_0 ),
        .I3(\A_reg[15]_1 ),
        .I4(\A[9]_i_4_n_0 ),
        .I5(\A_reg[9] ),
        .O(\di_reg_reg[7] [9]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    \A[9]_i_2 
       (.I0(data1[9]),
        .I1(JumpXY),
        .I2(Jump),
        .I3(\BusA_reg[7]_0 [1]),
        .I4(\A_reg[15]_3 ),
        .I5(\A_reg[15] [9]),
        .O(\A[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \A[9]_i_3 
       (.I0(\A[9]_i_6_n_0 ),
        .I1(data7[1]),
        .I2(Set_Addr_To[1]),
        .O(\A[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \A[9]_i_4 
       (.I0(\A_reg[15] [9]),
        .I1(\A_reg[3] ),
        .I2(data7[1]),
        .I3(\A_reg[3]_0 ),
        .I4(data1[9]),
        .I5(\A_reg[6] ),
        .O(\A[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FF00)) 
    \A[9]_i_6 
       (.I0(\BusA_reg[7]_1 [1]),
        .I1(Set_Addr_To[0]),
        .I2(\BusA_reg[7]_2 [9]),
        .I3(data1[9]),
        .I4(Set_Addr_To[2]),
        .I5(\A_reg[6] ),
        .O(\A[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    BTR_r_i_5
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [0]),
        .I2(\ACC[3]_i_2_0 [4]),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_41_0),
        .O(\mcycle_reg[1]_rep ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[0]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [8]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [0]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[0]_i_2_n_0 ),
        .O(\SP_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[0]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[0]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [0]),
        .I5(\BusA_reg[7]_1 [0]),
        .O(\BusA[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[0]_i_3 
       (.I0(D[0]),
        .I1(Set_BusA_To[0]),
        .I2(D[8]),
        .O(\BusA[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[1]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [9]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [1]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[1]_i_2_n_0 ),
        .O(\SP_reg[15] [1]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[1]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[1]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [1]),
        .I5(\BusA_reg[7]_1 [1]),
        .O(\BusA[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[1]_i_3 
       (.I0(D[1]),
        .I1(Set_BusA_To[0]),
        .I2(D[9]),
        .O(\BusA[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[2]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [10]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [2]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[2]_i_2_n_0 ),
        .O(\SP_reg[15] [2]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[2]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[2]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [2]),
        .I5(\BusA_reg[7]_1 [2]),
        .O(\BusA[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[2]_i_3 
       (.I0(D[2]),
        .I1(Set_BusA_To[0]),
        .I2(D[10]),
        .O(\BusA[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[3]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [11]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [3]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[3]_i_2_n_0 ),
        .O(\SP_reg[15] [3]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[3]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[3]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [3]),
        .I5(\BusA_reg[7]_1 [3]),
        .O(\BusA[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[3]_i_3 
       (.I0(D[3]),
        .I1(Set_BusA_To[0]),
        .I2(D[11]),
        .O(\BusA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[4]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [12]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [4]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[4]_i_2_n_0 ),
        .O(\SP_reg[15] [4]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[4]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[4]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [4]),
        .I5(\BusA_reg[7]_1 [4]),
        .O(\BusA[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[4]_i_3 
       (.I0(D[4]),
        .I1(Set_BusA_To[0]),
        .I2(D[12]),
        .O(\BusA[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[5]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [13]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [5]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[5]_i_2_n_0 ),
        .O(\SP_reg[15] [5]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[5]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[5]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [5]),
        .I5(\BusA_reg[7]_1 [5]),
        .O(\BusA[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[5]_i_3 
       (.I0(D[5]),
        .I1(Set_BusA_To[0]),
        .I2(D[13]),
        .O(\BusA[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \BusA[6]_i_1 
       (.I0(\BusA_reg[0] ),
        .I1(\BusA_reg[7]_2 [14]),
        .I2(\BusA_reg[0]_0 ),
        .I3(\BusA_reg[7]_2 [6]),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[6]_i_2_n_0 ),
        .O(\SP_reg[15] [6]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[6]_i_2 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[6]_i_3_n_0 ),
        .I4(\BusA_reg[7]_0 [6]),
        .I5(\BusA_reg[7]_1 [6]),
        .O(\BusA[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[6]_i_3 
       (.I0(D[6]),
        .I1(Set_BusA_To[0]),
        .I2(D[14]),
        .O(\BusA[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \BusA[7]_i_1 
       (.I0(\BusA_reg[7]_2 [15]),
        .I1(\BusA_reg[0]_0 ),
        .I2(\BusA_reg[7]_2 [7]),
        .I3(\BusA_reg[0] ),
        .I4(Set_BusA_To[3]),
        .I5(\BusA[7]_i_4_n_0 ),
        .O(\SP_reg[15] [7]));
  LUT6 #(
    .INIT(64'hFF88F7807F087700)) 
    \BusA[7]_i_4 
       (.I0(Set_BusA_To[2]),
        .I1(Set_BusA_To[1]),
        .I2(Set_BusA_To[0]),
        .I3(\BusA[7]_i_5_n_0 ),
        .I4(\BusA_reg[7]_0 [7]),
        .I5(\BusA_reg[7]_1 [7]),
        .O(\BusA[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusA[7]_i_5 
       (.I0(D[7]),
        .I1(Set_BusA_To[0]),
        .I2(D[15]),
        .O(\BusA[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[0]_i_1 
       (.I0(\BusB_reg[0]_0 ),
        .I1(\BusB_reg[0]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[0]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[0]_i_5_n_0 ),
        .O(\SP_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[0]_i_5 
       (.I0(DOBL[0]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[0]),
        .O(\BusB[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[1]_i_1 
       (.I0(\BusB_reg[1]_0 ),
        .I1(\BusB_reg[1]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[1]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[1]_i_5_n_0 ),
        .O(\SP_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[1]_i_5 
       (.I0(DOBL[1]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[1]),
        .O(\BusB[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[2]_i_1 
       (.I0(\BusB_reg[2]_0 ),
        .I1(\BusB_reg[2]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[2]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[2]_i_5_n_0 ),
        .O(\SP_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[2]_i_5 
       (.I0(DOBL[2]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[2]),
        .O(\BusB[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[3]_i_1 
       (.I0(\BusB_reg[3]_0 ),
        .I1(\BusB_reg[3]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[3]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[3]_i_5_n_0 ),
        .O(\SP_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[3]_i_5 
       (.I0(DOBL[3]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[3]),
        .O(\BusB[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[4]_i_1 
       (.I0(\BusB_reg[4]_1 ),
        .I1(\BusB_reg[4]_2 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[4]_3 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[4]_i_5_n_0 ),
        .O(\SP_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[4]_i_5 
       (.I0(DOBL[4]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[4]),
        .O(\BusB[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[5]_i_1 
       (.I0(\BusB_reg[5]_1 ),
        .I1(\BusB_reg[5]_2 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[5]_3 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[5]_i_5_n_0 ),
        .O(\SP_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[5]_i_5 
       (.I0(DOBL[5]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[5]),
        .O(\BusB[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[6]_i_1 
       (.I0(\BusB_reg[6]_0 ),
        .I1(\BusB_reg[6]_1 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[6]_2 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[6]_i_5_n_0 ),
        .O(\SP_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[6]_i_5 
       (.I0(DOBL[6]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[6]),
        .O(\BusB[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \BusB[7]_i_1 
       (.I0(\BusB_reg[7]_2 ),
        .I1(\BusB_reg[7]_3 ),
        .I2(Set_BusB_To[1]),
        .I3(\BusB_reg[7]_4 ),
        .I4(\BusB_reg[0]_3 ),
        .I5(\BusB[7]_i_7_n_0 ),
        .O(\SP_reg[7] [7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \BusB[7]_i_20 
       (.I0(\SP[15]_i_20_0 [2]),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\F_reg[7] ),
        .I3(RegsH_reg_0_7_0_1_i_41_1),
        .O(\mcycle_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \BusB[7]_i_7 
       (.I0(DOBL[7]),
        .I1(Set_BusB_To[0]),
        .I2(DOBH[7]),
        .O(\BusB[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    IncDecZ_i_1
       (.I0(IncDecZ_reg_0),
        .I1(IncDecZ_reg_1),
        .I2(IncDecZ_reg_2),
        .I3(IncDecZ_i_4_n_0),
        .I4(IncDecZ22_out),
        .O(IncDecZ_reg));
  LUT4 #(
    .INIT(16'hFFFD)) 
    IncDecZ_i_15
       (.I0(D[0]),
        .I1(RegsL_reg_0_7_0_1_i_6_n_5),
        .I2(RegsH_reg_0_7_0_1_i_23_n_6),
        .I3(RegsH_reg_0_7_0_1_i_25_n_4),
        .O(IncDecZ_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    IncDecZ_i_4
       (.I0(IncDecZ_reg_3),
        .I1(RegsH_reg_0_7_0_1_i_23_n_5),
        .I2(RegsH_reg_0_7_0_1_i_25_n_6),
        .I3(RegsH_reg_0_7_4_5_i_5_n_7),
        .I4(RegsH_reg_0_7_0_1_i_23_n_7),
        .I5(IncDecZ_i_9_n_0),
        .O(IncDecZ_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    IncDecZ_i_9
       (.I0(RegsH_reg_0_7_0_1_i_25_n_5),
        .I1(RegsH_reg_0_7_4_5_i_5_n_6),
        .I2(RegsL_reg_0_7_0_1_i_6_n_7),
        .I3(RegsL_reg_0_7_0_1_i_6_n_4),
        .I4(IncDecZ_i_15_n_0),
        .O(IncDecZ_i_9_n_0));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[0]_i_10 
       (.I0(B[1]),
        .I1(\PC[0]_i_18_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[3]_4 ),
        .I4(\A_reg[2]_0 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[0]_i_11 
       (.I0(B[0]),
        .I1(\PC[0]_i_22_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[3]_3 ),
        .I4(\A_reg[1]_1 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2E2EFF00D1D1FF00)) 
    \PC[0]_i_12 
       (.I0(\PC_reg[7]_3 ),
        .I1(JumpE),
        .I2(\BusA_reg[7]_0 [0]),
        .I3(\PC[0]_i_24_n_0 ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[3] ),
        .O(\PC[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    \PC[0]_i_16 
       (.I0(PC16[1]),
        .I1(\PC[0]_i_12_0 ),
        .I2(\A_reg[15] [3]),
        .I3(\A_reg[0]_0 ),
        .I4(\PC_reg[15] ),
        .I5(\PC[0]_i_31_n_0 ),
        .O(\PC[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[0]_i_18 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[2]),
        .I4(\A_reg[15] [2]),
        .O(\PC[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[0]_i_22 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[1]),
        .I4(\A_reg[15] [1]),
        .O(\PC[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    \PC[0]_i_24 
       (.I0(PC16[0]),
        .I1(\PC[0]_i_12_0 ),
        .I2(\A_reg[15] [0]),
        .I3(\A_reg[0]_0 ),
        .I4(\PC_reg[15] ),
        .I5(\PC[0]_i_32_n_0 ),
        .O(\PC[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \PC[0]_i_31 
       (.I0(\A_reg[15] [3]),
        .I1(Jump),
        .I2(JumpXY),
        .I3(data1[3]),
        .O(\PC[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \PC[0]_i_32 
       (.I0(\A_reg[15] [0]),
        .I1(Jump),
        .I2(JumpXY),
        .I3(data1[0]),
        .O(\PC[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h4747FF00B8B8FF00)) 
    \PC[0]_i_9 
       (.I0(\BusA_reg[7]_0 [3]),
        .I1(JumpE),
        .I2(\PC_reg[7]_3 ),
        .I3(\PC[0]_i_16_n_0 ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[3]_0 ),
        .O(\PC[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB8BBB8)) 
    \PC[12]_i_2 
       (.I0(\PC_reg[15]_0 ),
        .I1(\PC_reg[15]_1 ),
        .I2(\A[15]_i_3_n_0 ),
        .I3(\PC_reg[15]_2 ),
        .I4(PC16[4]),
        .I5(\PC_reg[15] ),
        .O(\PC[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[12]_i_3 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[14]_i_2_n_0 ),
        .I3(\PC_reg[15]_3 ),
        .I4(\PC_reg[15]_4 ),
        .I5(\PC_reg[15]_5 ),
        .O(\PC[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[12]_i_4 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[13]_i_2_n_0 ),
        .I3(\PC_reg[15]_6 ),
        .I4(\PC_reg[15]_7 ),
        .I5(\PC_reg[15]_8 ),
        .O(\PC[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[12]_i_5 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[12]_i_2_n_0 ),
        .I3(\PC_reg[15]_9 ),
        .I4(\PC_reg[15]_10 ),
        .I5(\PC_reg[15]_11 ),
        .O(\PC[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0100313301033133)) 
    \PC[4]_i_11 
       (.I0(data1[7]),
        .I1(\PC_reg[15] ),
        .I2(Jump),
        .I3(JumpXY),
        .I4(\A_reg[15] [7]),
        .I5(\PC[0]_i_12_0 ),
        .O(\PC[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[4]_i_14 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[6]),
        .I4(\A_reg[15] [6]),
        .O(\PC[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBF4F0)) 
    \PC[4]_i_17 
       (.I0(Jump),
        .I1(JumpXY),
        .I2(\PC_reg[15] ),
        .I3(data1[5]),
        .I4(\A_reg[15] [5]),
        .O(\PC[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    \PC[4]_i_19 
       (.I0(PC16[2]),
        .I1(\PC[0]_i_12_0 ),
        .I2(\A_reg[15] [4]),
        .I3(\A_reg[0]_0 ),
        .I4(\PC_reg[15] ),
        .I5(\PC[4]_i_24_n_0 ),
        .O(\PC[4]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \PC[4]_i_24 
       (.I0(\A_reg[15] [4]),
        .I1(Jump),
        .I2(JumpXY),
        .I3(data1[4]),
        .O(\PC[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h55559A99AAAA9A99)) 
    \PC[4]_i_6 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC[4]_i_11_n_0 ),
        .I2(PC16[3]),
        .I3(\PC_reg[15] ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[7]_0 ),
        .O(\PC[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[4]_i_7 
       (.I0(B[3]),
        .I1(\PC[4]_i_14_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[7]_5 ),
        .I4(\A_reg[6]_1 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555AA5600FC00FC)) 
    \PC[4]_i_8 
       (.I0(B[2]),
        .I1(\PC[4]_i_17_n_0 ),
        .I2(\PC_reg[3]_2 ),
        .I3(\PC_reg[7]_4 ),
        .I4(\A_reg[5]_0 ),
        .I5(\PC_reg[15]_1 ),
        .O(\PC[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4747FF00B8B8FF00)) 
    \PC[4]_i_9 
       (.I0(\BusA_reg[7]_0 [4]),
        .I1(JumpE),
        .I2(\PC_reg[7]_3 ),
        .I3(\PC[4]_i_19_n_0 ),
        .I4(\PC_reg[15]_1 ),
        .I5(\PC_reg[7] ),
        .O(\PC[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_2 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[11]_i_2_n_0 ),
        .I3(\PC_reg[11] ),
        .I4(\PC_reg[11]_0 ),
        .I5(\PC_reg[11]_1 ),
        .O(\PC[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_3 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[10]_i_2_n_0 ),
        .I3(\PC_reg[11]_2 ),
        .I4(\PC_reg[11]_3 ),
        .I5(\PC_reg[11]_4 ),
        .O(\PC[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_4 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[9]_i_2_n_0 ),
        .I3(\PC_reg[11]_5 ),
        .I4(\PC_reg[11]_6 ),
        .I5(\PC_reg[11]_7 ),
        .O(\PC[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAA5556)) 
    \PC[8]_i_5 
       (.I0(\PC_reg[7]_1 ),
        .I1(\PC_reg[15] ),
        .I2(\A[8]_i_2_n_0 ),
        .I3(\PC_reg[11]_8 ),
        .I4(\PC_reg[11]_9 ),
        .I5(\PC_reg[11]_10 ),
        .O(\PC[8]_i_5_n_0 ));
  CARRY4 \PC_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\PC_reg[0]_i_2_n_0 ,\PC_reg[0]_i_2_n_1 ,\PC_reg[0]_i_2_n_2 ,\PC_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\PC_reg[3]_1 ),
        .O(BTR_r_reg),
        .S({\PC[0]_i_9_n_0 ,\PC[0]_i_10_n_0 ,\PC[0]_i_11_n_0 ,\PC[0]_i_12_n_0 }));
  CARRY4 \PC_reg[12]_i_1 
       (.CI(\PC_reg[8]_i_1_n_0 ),
        .CO({\NLW_PC_reg[12]_i_1_CO_UNCONNECTED [3],\PC_reg[12]_i_1_n_1 ,\PC_reg[12]_i_1_n_2 ,\PC_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\PC_reg[7]_1 ,\PC_reg[7]_1 ,\PC_reg[7]_1 }),
        .O(\tstate_reg[2]_1 ),
        .S({\PC[12]_i_2_n_0 ,\PC[12]_i_3_n_0 ,\PC[12]_i_4_n_0 ,\PC[12]_i_5_n_0 }));
  CARRY4 \PC_reg[4]_i_1 
       (.CI(\PC_reg[0]_i_2_n_0 ),
        .CO({\PC_reg[4]_i_1_n_0 ,\PC_reg[4]_i_1_n_1 ,\PC_reg[4]_i_1_n_2 ,\PC_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg[7]_1 ,\PC_reg[7]_2 }),
        .O(\tstate_reg[2] ),
        .S({\PC[4]_i_6_n_0 ,\PC[4]_i_7_n_0 ,\PC[4]_i_8_n_0 ,\PC[4]_i_9_n_0 }));
  CARRY4 \PC_reg[8]_i_1 
       (.CI(\PC_reg[4]_i_1_n_0 ),
        .CO({\PC_reg[8]_i_1_n_0 ,\PC_reg[8]_i_1_n_1 ,\PC_reg[8]_i_1_n_2 ,\PC_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\PC_reg[7]_1 ,\PC_reg[7]_1 ,\PC_reg[7]_1 ,\PC_reg[7]_1 }),
        .O(\tstate_reg[2]_0 ),
        .S({\PC[8]_i_2_n_0 ,\PC[8]_i_3_n_0 ,\PC[8]_i_4_n_0 ,\PC[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \Read_To_Reg_r[0]_i_10 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\SP[15]_i_20_0 [0]),
        .O(\IR_reg[5]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAM32M RegsH_reg_0_7_0_1
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[1:0]),
        .DIB(DIH[1:0]),
        .DIC(DIH[1:0]),
        .DID(DIH[1:0]),
        .DOA(data1[9:8]),
        .DOB(DOBH[1:0]),
        .DOC(NLW_RegsH_reg_0_7_0_1_DOC_UNCONNECTED[1:0]),
        .DOD(D[9:8]),
        .WCLK(Q),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT4 #(
    .INIT(16'h00F1)) 
    RegsH_reg_0_7_0_1_i_1
       (.I0(\dout[7]_i_3 [0]),
        .I1(RegsH_reg_0_7_0_1_i_10_n_0),
        .I2(RegsH_reg_0_7_0_1_i_11_n_0),
        .I3(\RegBusA_r_reg[15]_0 ),
        .O(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFD5)) 
    RegsH_reg_0_7_0_1_i_10
       (.I0(Auto_Wait_t1_reg),
        .I1(\dout[7]_i_3 [1]),
        .I2(\dout[7]_i_3 [2]),
        .I3(\dout[7]_i_3 [3]),
        .O(RegsH_reg_0_7_0_1_i_10_n_0));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    RegsH_reg_0_7_0_1_i_11
       (.I0(RegsH_reg_0_7_0_1_i_16_n_0),
        .I1(\ISet_reg[1]_1 ),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I4(cpu_wait),
        .I5(RegsH_reg_0_7_0_1_i_22_n_0),
        .O(RegsH_reg_0_7_0_1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_0_1_i_12
       (.I0(RegsH_reg_0_7_0_1_i_23_n_7),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[1] ),
        .O(RegsH_reg_0_7_0_1_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    RegsH_reg_0_7_0_1_i_13
       (.I0(ExchangeDH),
        .I1(RegsH_reg_0_7_0_1_i_8_0[3]),
        .O(RegsH_reg_0_7_0_1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RegsH_reg_0_7_0_1_i_14
       (.I0(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I1(ExchangeDH),
        .O(RegsH_reg_0_7_0_1_i_14_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_0_1_i_15
       (.I0(RegsH_reg_0_7_0_1_i_25_n_4),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[0] ),
        .O(RegsH_reg_0_7_0_1_i_15_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RegsH_reg_0_7_0_1_i_16
       (.I0(RegsH_reg_0_7_0_1_i_14_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .O(RegsH_reg_0_7_0_1_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1555)) 
    RegsH_reg_0_7_0_1_i_17
       (.I0(RegsH_reg_0_7_0_1_i_8_0[1]),
        .I1(p_3_in108_in),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I4(\A_reg[1] ),
        .I5(\RegBusA_r_reg[1] ),
        .O(RegsH_reg_0_7_0_1_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000EAAA00000000)) 
    RegsH_reg_0_7_0_1_i_18
       (.I0(RegsH_reg_0_7_0_1_i_8_0[1]),
        .I1(p_3_in108_in),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I4(\ISet_reg[1] ),
        .I5(\ISet_reg[1]_0 ),
        .O(RegsH_reg_0_7_0_1_i_18_n_0));
  MUXF7 RegsH_reg_0_7_0_1_i_19
       (.I0(RegsH_reg_0_7_0_1_i_28_n_0),
        .I1(RegsH_reg_0_7_0_1_i_29_n_0),
        .O(\ISet_reg[1]_0 ),
        .S(\ACC[3]_i_2_1 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_0_1_i_2
       (.I0(RegsH_reg_0_7_0_1_i_12_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [9]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[1]),
        .O(DIH[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    RegsH_reg_0_7_0_1_i_20
       (.I0(\ISet_reg[1] ),
        .I1(\A_reg[1] ),
        .I2(\RegBusA_r_reg[1] ),
        .O(RegsH_reg_0_7_0_1_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RegsH_reg_0_7_0_1_i_21
       (.I0(\ISet_reg[1] ),
        .I1(\ISet_reg[1]_0 ),
        .O(\ISet_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    RegsH_reg_0_7_0_1_i_22
       (.I0(RegsH_reg_0_7_0_1_i_8_0[1]),
        .I1(RegsH_reg_0_7_0_1_i_1_0),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(p_3_in108_in),
        .O(RegsH_reg_0_7_0_1_i_22_n_0));
  CARRY4 RegsH_reg_0_7_0_1_i_23
       (.CI(RegsH_reg_0_7_0_1_i_25_n_0),
        .CO({RegsH_reg_0_7_0_1_i_23_n_0,RegsH_reg_0_7_0_1_i_23_n_1,RegsH_reg_0_7_0_1_i_23_n_2,RegsH_reg_0_7_0_1_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(D[11:8]),
        .O({\htiming_reg[1]_0 ,RegsH_reg_0_7_0_1_i_23_n_5,RegsH_reg_0_7_0_1_i_23_n_6,RegsH_reg_0_7_0_1_i_23_n_7}),
        .S({RegsH_reg_0_7_0_1_i_30_n_0,RegsH_reg_0_7_0_1_i_31_n_0,RegsH_reg_0_7_0_1_i_32_n_0,RegsH_reg_0_7_0_1_i_33_n_0}));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    RegsH_reg_0_7_0_1_i_24
       (.I0(\ACC[3]_i_2_2 ),
        .I1(\ACC[3]_i_2_0 [6]),
        .I2(\IR_reg[0]_rep ),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(\ACC[3]_i_2_0 [5]),
        .I5(\ACC[3]_i_2_1 ),
        .O(ExchangeDH));
  CARRY4 RegsH_reg_0_7_0_1_i_25
       (.CI(RegsL_reg_0_7_0_1_i_6_n_0),
        .CO({RegsH_reg_0_7_0_1_i_25_n_0,RegsH_reg_0_7_0_1_i_25_n_1,RegsH_reg_0_7_0_1_i_25_n_2,RegsH_reg_0_7_0_1_i_25_n_3}),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O({RegsH_reg_0_7_0_1_i_25_n_4,RegsH_reg_0_7_0_1_i_25_n_5,RegsH_reg_0_7_0_1_i_25_n_6,\htiming_reg[1]_1 }),
        .S({RegsH_reg_0_7_0_1_i_35_n_0,RegsH_reg_0_7_0_1_i_36_n_0,RegsH_reg_0_7_0_1_i_37_n_0,RegsH_reg_0_7_0_1_i_38_n_0}));
  MUXF7 RegsH_reg_0_7_0_1_i_26
       (.I0(RegsH_reg_0_7_0_1_i_39_n_0),
        .I1(RegsH_reg_0_7_0_1_i_40_n_0),
        .O(p_3_in108_in),
        .S(\ACC[3]_i_2_1 ));
  MUXF7 RegsH_reg_0_7_0_1_i_27
       (.I0(RegsH_reg_0_7_0_1_i_41_n_0),
        .I1(RegsH_reg_0_7_0_1_i_42_n_0),
        .O(\ISet_reg[1] ),
        .S(\ACC[3]_i_2_1 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    RegsH_reg_0_7_0_1_i_28
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(RegsH_reg_0_7_0_1_i_43_n_0),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(RegsH_reg_0_7_0_1_i_44_n_0),
        .I5(\ACC[3]_i_2_2 ),
        .O(RegsH_reg_0_7_0_1_i_28_n_0));
  LUT6 #(
    .INIT(64'h000F000020002000)) 
    RegsH_reg_0_7_0_1_i_29
       (.I0(\mcycle_reg[0] ),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(\ACC[3]_i_2_0 [5]),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_46_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_0_1_i_3
       (.I0(RegsH_reg_0_7_0_1_i_15_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [8]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[0]),
        .O(DIH[0]));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_30
       (.I0(D[11]),
        .I1(D[12]),
        .O(RegsH_reg_0_7_0_1_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_31
       (.I0(D[10]),
        .I1(D[11]),
        .O(RegsH_reg_0_7_0_1_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_32
       (.I0(D[9]),
        .I1(D[10]),
        .O(RegsH_reg_0_7_0_1_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_33
       (.I0(D[8]),
        .I1(D[9]),
        .O(RegsH_reg_0_7_0_1_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    RegsH_reg_0_7_0_1_i_34
       (.I0(\F[5]_i_8 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\ACC[3]_i_2_0 [4]),
        .I4(\ACC[3]_i_2_0 [0]),
        .O(\IR_reg[0]_rep ));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_35
       (.I0(D[7]),
        .I1(D[8]),
        .O(RegsH_reg_0_7_0_1_i_35_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_36
       (.I0(D[6]),
        .I1(D[7]),
        .O(RegsH_reg_0_7_0_1_i_36_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_37
       (.I0(D[5]),
        .I1(D[6]),
        .O(RegsH_reg_0_7_0_1_i_37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_0_1_i_38
       (.I0(D[4]),
        .I1(D[5]),
        .O(RegsH_reg_0_7_0_1_i_38_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    RegsH_reg_0_7_0_1_i_39
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(RegsH_reg_0_7_0_1_i_47_n_0),
        .I2(\ACC[3]_i_2_0 [5]),
        .I3(RegsH_reg_0_7_0_1_i_44_n_0),
        .I4(\ACC[3]_i_2_2 ),
        .O(RegsH_reg_0_7_0_1_i_39_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_0_1_i_4
       (.I0(\RegBusA_r_reg[1]_0 ),
        .I1(RegsH_reg_0_7_0_1_i_14_n_0),
        .I2(RegAddrB_r[2]),
        .O(RegAddrB[2]));
  LUT6 #(
    .INIT(64'h000F000020002000)) 
    RegsH_reg_0_7_0_1_i_40
       (.I0(\mcycle_reg[0] ),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(\ACC[3]_i_2_0 [5]),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_48_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_40_n_0));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    RegsH_reg_0_7_0_1_i_41
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(RegsH_reg_0_7_0_1_i_49_n_0),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(RegsH_reg_0_7_0_1_i_44_n_0),
        .I5(\ACC[3]_i_2_2 ),
        .O(RegsH_reg_0_7_0_1_i_41_n_0));
  LUT6 #(
    .INIT(64'h0000030000008080)) 
    RegsH_reg_0_7_0_1_i_42
       (.I0(\mcycle_reg[0] ),
        .I1(\ACC[3]_i_2_0 [5]),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\mcycle_reg[1]_rep ),
        .I4(\ACC[3]_i_2_0 [0]),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_42_n_0));
  LUT6 #(
    .INIT(64'h8888888833003000)) 
    RegsH_reg_0_7_0_1_i_43
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(\IR_reg[5]_1 ),
        .I4(RegsH_reg_0_7_0_1_i_41_1),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(RegsH_reg_0_7_0_1_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    RegsH_reg_0_7_0_1_i_44
       (.I0(RegsH_reg_0_7_0_1_i_51_n_0),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_52_n_0),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_53_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(RegsH_reg_0_7_0_1_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    RegsH_reg_0_7_0_1_i_45
       (.I0(\SP[15]_i_20_0 [0]),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(RegsH_reg_0_7_0_1_i_41_1),
        .I3(RegsH_reg_0_7_0_1_i_41_0),
        .O(\mcycle_reg[0] ));
  LUT6 #(
    .INIT(64'h00AF000000C00000)) 
    RegsH_reg_0_7_0_1_i_46
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\ACC[3]_i_2_0 [0]),
        .I3(\SP[15]_i_20_0 [0]),
        .I4(\ACC[3]_i_2_0 [4]),
        .I5(RegsH_reg_0_7_0_1_i_41_1),
        .O(RegsH_reg_0_7_0_1_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAA5040)) 
    RegsH_reg_0_7_0_1_i_47
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(RegsH_reg_0_7_0_1_i_41_1),
        .I2(\IR_reg[5]_1 ),
        .I3(RegsH_reg_0_7_0_1_i_1_0),
        .I4(\ACC[3]_i_2_0 [0]),
        .I5(\ACC[3]_i_2_0 [1]),
        .O(RegsH_reg_0_7_0_1_i_47_n_0));
  LUT6 #(
    .INIT(64'h5555D3D000000000)) 
    RegsH_reg_0_7_0_1_i_48
       (.I0(\ACC[3]_i_2_0 [0]),
        .I1(RegsH_reg_0_7_0_1_i_41_0),
        .I2(RegsH_reg_0_7_0_1_i_41_1),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(\SP[15]_i_20_0 [0]),
        .I5(\ACC[3]_i_2_0 [4]),
        .O(RegsH_reg_0_7_0_1_i_48_n_0));
  LUT6 #(
    .INIT(64'h8888888833003000)) 
    RegsH_reg_0_7_0_1_i_49
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(\IR_reg[5]_1 ),
        .I4(RegsH_reg_0_7_0_1_i_41_1),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(RegsH_reg_0_7_0_1_i_49_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    RegsH_reg_0_7_0_1_i_5
       (.I0(RegAddrB_r[1]),
        .I1(RegsH_reg_0_7_0_1_i_14_n_0),
        .O(RegAddrB[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    RegsH_reg_0_7_0_1_i_50
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\ACC[3]_i_2_0 [3]),
        .I3(\RegAddrB_r[2]_i_32 ),
        .O(\IR_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0000BBB0)) 
    RegsH_reg_0_7_0_1_i_51
       (.I0(\IR_reg[5] ),
        .I1(RegsH_reg_0_7_0_1_i_41_0),
        .I2(RegsH_reg_0_7_0_1_i_41_1),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(\SP[15]_i_20_0 [0]),
        .O(RegsH_reg_0_7_0_1_i_51_n_0));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    RegsH_reg_0_7_0_1_i_52
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\SP[15]_i_20_0 [2]),
        .I3(\IR_reg[5]_0 ),
        .I4(\SP[15]_i_20_0 [3]),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(RegsH_reg_0_7_0_1_i_52_n_0));
  LUT6 #(
    .INIT(64'hEFE00F0FEFE00000)) 
    RegsH_reg_0_7_0_1_i_53
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [0]),
        .I2(\ACC[3]_i_2_0 [0]),
        .I3(RegsH_reg_0_7_0_1_i_54_n_0),
        .I4(RegsH_reg_0_7_0_1_i_41_0),
        .I5(\mcycle_reg[3] ),
        .O(RegsH_reg_0_7_0_1_i_53_n_0));
  LUT6 #(
    .INIT(64'h50405040FAFBFAEA)) 
    RegsH_reg_0_7_0_1_i_54
       (.I0(RegsH_reg_0_7_0_1_i_41_1),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(RegsH_reg_0_7_0_1_i_55_n_0),
        .I3(\SP[15]_i_20_0 [2]),
        .I4(\SP[15]_i_20_0 [0]),
        .I5(\ACC[3]_i_2_0 [2]),
        .O(RegsH_reg_0_7_0_1_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0A3A)) 
    RegsH_reg_0_7_0_1_i_55
       (.I0(\SP[15]_i_20_0 [0]),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\ACC[3]_i_2_0 [4]),
        .O(RegsH_reg_0_7_0_1_i_55_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    RegsH_reg_0_7_0_1_i_6
       (.I0(RegAddrB_r[0]),
        .I1(RegsH_reg_0_7_0_1_i_14_n_0),
        .O(RegAddrB[0]));
  LUT6 #(
    .INIT(64'hFFFF00F0E4F0E4F0)) 
    RegsH_reg_0_7_0_1_i_7
       (.I0(RegsH_reg_0_7_0_1_i_16_n_0),
        .I1(RegAddrA_r[2]),
        .I2(\RegBusA_r_reg[1]_0 ),
        .I3(RegsH_reg_0_7_0_1_i_17_n_0),
        .I4(\RegBusA_r_reg[1] ),
        .I5(RegsH_reg_0_7_0_1_i_18_n_0),
        .O(AddrA[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAFF00)) 
    RegsH_reg_0_7_0_1_i_8
       (.I0(RegsH_reg_0_7_0_1_i_14_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(RegAddrA_r[1]),
        .I3(\ISet_reg[1]_0 ),
        .I4(RegsH_reg_0_7_0_1_i_17_n_0),
        .I5(RegsH_reg_0_7_0_1_i_18_n_0),
        .O(AddrA[1]));
  LUT6 #(
    .INIT(64'hFFFF54FF00005400)) 
    RegsH_reg_0_7_0_1_i_9
       (.I0(RegsH_reg_0_7_0_1_i_14_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(RegAddrA_r[0]),
        .I3(RegsH_reg_0_7_0_1_i_17_n_0),
        .I4(RegsH_reg_0_7_0_1_i_18_n_0),
        .I5(RegsH_reg_0_7_0_1_i_20_n_0),
        .O(AddrA[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAM32M RegsH_reg_0_7_2_3
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[3:2]),
        .DIB(DIH[3:2]),
        .DIC(DIH[3:2]),
        .DID(DIH[3:2]),
        .DOA(data1[11:10]),
        .DOB(DOBH[3:2]),
        .DOC(NLW_RegsH_reg_0_7_2_3_DOC_UNCONNECTED[1:0]),
        .DOD(D[11:10]),
        .WCLK(Q),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_2_3_i_1
       (.I0(RegsH_reg_0_7_2_3_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [11]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[3]),
        .O(DIH[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_2_3_i_2
       (.I0(RegsH_reg_0_7_2_3_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [10]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[2]),
        .O(DIH[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_2_3_i_3
       (.I0(RegsH_reg_0_7_0_1_i_23_n_5),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[3] ),
        .O(RegsH_reg_0_7_2_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_2_3_i_4
       (.I0(RegsH_reg_0_7_0_1_i_23_n_6),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[2] ),
        .O(RegsH_reg_0_7_2_3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RegsH_reg_0_7_4_5
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[5:4]),
        .DIB(DIH[5:4]),
        .DIC(DIH[5:4]),
        .DID(DIH[5:4]),
        .DOA(data1[13:12]),
        .DOB(DOBH[5:4]),
        .DOC(NLW_RegsH_reg_0_7_4_5_DOC_UNCONNECTED[1:0]),
        .DOD(D[13:12]),
        .WCLK(Q),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_4_5_i_1
       (.I0(RegsH_reg_0_7_4_5_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [13]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[5]),
        .O(DIH[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_4_5_i_2
       (.I0(RegsH_reg_0_7_4_5_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [12]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[4]),
        .O(DIH[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_4_5_i_3
       (.I0(RegsH_reg_0_7_4_5_i_5_n_7),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[5]_0 ),
        .O(RegsH_reg_0_7_4_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_4_5_i_4
       (.I0(\htiming_reg[1]_0 ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[4]_0 ),
        .O(RegsH_reg_0_7_4_5_i_4_n_0));
  CARRY4 RegsH_reg_0_7_4_5_i_5
       (.CI(RegsH_reg_0_7_0_1_i_23_n_0),
        .CO({NLW_RegsH_reg_0_7_4_5_i_5_CO_UNCONNECTED[3:2],RegsH_reg_0_7_4_5_i_5_n_2,RegsH_reg_0_7_4_5_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[13:12]}),
        .O({NLW_RegsH_reg_0_7_4_5_i_5_O_UNCONNECTED[3],\htiming_reg[1] ,RegsH_reg_0_7_4_5_i_5_n_6,RegsH_reg_0_7_4_5_i_5_n_7}),
        .S({1'b0,RegsH_reg_0_7_4_5_i_6_n_0,RegsH_reg_0_7_4_5_i_7_n_0,RegsH_reg_0_7_4_5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_4_5_i_6
       (.I0(D[14]),
        .I1(D[15]),
        .O(RegsH_reg_0_7_4_5_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_4_5_i_7
       (.I0(D[13]),
        .I1(D[14]),
        .O(RegsH_reg_0_7_4_5_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsH_reg_0_7_4_5_i_8
       (.I0(D[12]),
        .I1(D[13]),
        .O(RegsH_reg_0_7_4_5_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsH" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M RegsH_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIH[7:6]),
        .DIB(DIH[7:6]),
        .DIC(DIH[7:6]),
        .DID(DIH[7:6]),
        .DOA(data1[15:14]),
        .DOB(DOBH[7:6]),
        .DOC(NLW_RegsH_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(D[15:14]),
        .WCLK(Q),
        .WE(RegsH_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_6_7_i_1
       (.I0(RegsH_reg_0_7_6_7_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [15]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[7]),
        .O(DIH[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsH_reg_0_7_6_7_i_2
       (.I0(RegsH_reg_0_7_6_7_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [14]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBH[6]),
        .O(DIH[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_6_7_i_3
       (.I0(\htiming_reg[1] ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[7]_0 ),
        .O(RegsH_reg_0_7_6_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsH_reg_0_7_6_7_i_4
       (.I0(RegsH_reg_0_7_4_5_i_5_n_6),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[6] ),
        .O(RegsH_reg_0_7_6_7_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAM32M RegsL_reg_0_7_0_1
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[1:0]),
        .DIB(DIL[1:0]),
        .DIC(DIL[1:0]),
        .DID(DIL[1:0]),
        .DOA(data1[1:0]),
        .DOB(DOBL[1:0]),
        .DOC(NLW_RegsL_reg_0_7_0_1_DOC_UNCONNECTED[1:0]),
        .DOD(D[1:0]),
        .WCLK(Q),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4544)) 
    RegsL_reg_0_7_0_1_i_1
       (.I0(\RegBusA_r_reg[15]_0 ),
        .I1(RegsH_reg_0_7_0_1_i_11_n_0),
        .I2(RegsH_reg_0_7_0_1_i_10_n_0),
        .I3(\dout[7]_i_3 [0]),
        .O(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    RegsL_reg_0_7_0_1_i_10
       (.I0(p_0_in0),
        .I1(D[2]),
        .O(RegsL_reg_0_7_0_1_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    RegsL_reg_0_7_0_1_i_11
       (.I0(p_0_in0),
        .I1(D[1]),
        .O(RegsL_reg_0_7_0_1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_0_1_i_2
       (.I0(RegsL_reg_0_7_0_1_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [1]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[1]),
        .O(DIL[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_0_1_i_3
       (.I0(RegsL_reg_0_7_0_1_i_5_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [0]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[0]),
        .O(DIL[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_0_1_i_4
       (.I0(RegsL_reg_0_7_0_1_i_6_n_7),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[1] ),
        .O(RegsL_reg_0_7_0_1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    RegsL_reg_0_7_0_1_i_5
       (.I0(\BusB_reg[0] ),
        .I1(D[0]),
        .I2(RegsH_reg_0_7_0_1_i_22_n_0),
        .O(RegsL_reg_0_7_0_1_i_5_n_0));
  CARRY4 RegsL_reg_0_7_0_1_i_6
       (.CI(1'b0),
        .CO({RegsL_reg_0_7_0_1_i_6_n_0,RegsL_reg_0_7_0_1_i_6_n_1,RegsL_reg_0_7_0_1_i_6_n_2,RegsL_reg_0_7_0_1_i_6_n_3}),
        .CYINIT(D[0]),
        .DI({D[3:2],RegsL_reg_0_7_0_1_i_7_n_0,p_0_in0}),
        .O({RegsL_reg_0_7_0_1_i_6_n_4,RegsL_reg_0_7_0_1_i_6_n_5,\htiming_reg[1]_2 ,RegsL_reg_0_7_0_1_i_6_n_7}),
        .S({RegsL_reg_0_7_0_1_i_8_n_0,RegsL_reg_0_7_0_1_i_9_n_0,RegsL_reg_0_7_0_1_i_10_n_0,RegsL_reg_0_7_0_1_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    RegsL_reg_0_7_0_1_i_7
       (.I0(p_0_in0),
        .O(RegsL_reg_0_7_0_1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsL_reg_0_7_0_1_i_8
       (.I0(D[3]),
        .I1(D[4]),
        .O(RegsL_reg_0_7_0_1_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    RegsL_reg_0_7_0_1_i_9
       (.I0(D[2]),
        .I1(D[3]),
        .O(RegsL_reg_0_7_0_1_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAM32M RegsL_reg_0_7_2_3
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[3:2]),
        .DIB(DIL[3:2]),
        .DIC(DIL[3:2]),
        .DID(DIL[3:2]),
        .DOA(data1[3:2]),
        .DOB(DOBL[3:2]),
        .DOC(NLW_RegsL_reg_0_7_2_3_DOC_UNCONNECTED[1:0]),
        .DOD(D[3:2]),
        .WCLK(Q),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_2_3_i_1
       (.I0(RegsL_reg_0_7_2_3_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [3]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[3]),
        .O(DIL[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_2_3_i_2
       (.I0(RegsL_reg_0_7_2_3_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [2]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[2]),
        .O(DIL[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_2_3_i_3
       (.I0(RegsL_reg_0_7_0_1_i_6_n_5),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[3] ),
        .O(RegsL_reg_0_7_2_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_2_3_i_4
       (.I0(\htiming_reg[1]_2 ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[2] ),
        .O(RegsL_reg_0_7_2_3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAM32M RegsL_reg_0_7_4_5
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[5:4]),
        .DIB(DIL[5:4]),
        .DIC(DIL[5:4]),
        .DID(DIL[5:4]),
        .DOA(data1[5:4]),
        .DOB(DOBL[5:4]),
        .DOC(NLW_RegsL_reg_0_7_4_5_DOC_UNCONNECTED[1:0]),
        .DOD(D[5:4]),
        .WCLK(Q),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_4_5_i_1
       (.I0(RegsL_reg_0_7_4_5_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [5]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[5]),
        .O(DIL[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_4_5_i_2
       (.I0(RegsL_reg_0_7_4_5_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [4]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[4]),
        .O(DIL[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_4_5_i_3
       (.I0(\htiming_reg[1]_1 ),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[5]_0 ),
        .O(RegsL_reg_0_7_4_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_4_5_i_4
       (.I0(RegsL_reg_0_7_0_1_i_6_n_4),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[4]_0 ),
        .O(RegsL_reg_0_7_4_5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_reg/RegsL" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM32M RegsL_reg_0_7_6_7
       (.ADDRA({1'b0,1'b0,\RegBusA_r_reg[15] }),
        .ADDRB({1'b0,1'b0,RegAddrB}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRD({1'b0,1'b0,AddrA}),
        .DIA(DIL[7:6]),
        .DIB(DIL[7:6]),
        .DIC(DIL[7:6]),
        .DID(DIL[7:6]),
        .DOA(data1[7:6]),
        .DOB(DOBL[7:6]),
        .DOC(NLW_RegsL_reg_0_7_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(D[7:6]),
        .WCLK(Q),
        .WE(RegsL_reg_0_7_0_1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_6_7_i_1
       (.I0(RegsL_reg_0_7_6_7_i_3_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [7]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[7]),
        .O(DIL[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    RegsL_reg_0_7_6_7_i_2
       (.I0(RegsL_reg_0_7_6_7_i_4_n_0),
        .I1(RegsH_reg_0_7_0_1_i_13_n_0),
        .I2(\RegBusA_r_reg[15]_1 [6]),
        .I3(RegsH_reg_0_7_0_1_i_14_n_0),
        .I4(DOBL[6]),
        .O(DIL[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_6_7_i_3
       (.I0(RegsH_reg_0_7_0_1_i_25_n_5),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[7]_0 ),
        .O(RegsL_reg_0_7_6_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    RegsL_reg_0_7_6_7_i_4
       (.I0(RegsH_reg_0_7_0_1_i_25_n_6),
        .I1(RegsH_reg_0_7_0_1_i_22_n_0),
        .I2(\BusB_reg[6] ),
        .O(RegsL_reg_0_7_6_7_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[0]_i_1 
       (.I0(\BusB_reg[0] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[0]),
        .I3(LDSPHL),
        .I4(SP16[0]),
        .O(\BusB_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[10]_i_1 
       (.I0(\BusB_reg[2] ),
        .I1(\SP_reg[11] ),
        .I2(data1[10]),
        .I3(LDSPHL),
        .I4(SP16[10]),
        .O(\BusB_reg[7]_1 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[11]_i_1 
       (.I0(\BusB_reg[3] ),
        .I1(\SP_reg[11] ),
        .I2(data1[11]),
        .I3(LDSPHL),
        .I4(SP16[11]),
        .O(\BusB_reg[7]_1 [11]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_3 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [11]),
        .I4(data1[11]),
        .O(\SP[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_4 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [10]),
        .I4(data1[10]),
        .O(\SP[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_5 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [9]),
        .I4(data1[9]),
        .O(\SP[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[11]_i_6 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [8]),
        .I4(data1[8]),
        .O(\SP[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[12]_i_1 
       (.I0(\BusB_reg[4]_0 ),
        .I1(\SP_reg[11] ),
        .I2(data1[12]),
        .I3(LDSPHL),
        .I4(SP16[12]),
        .O(\BusB_reg[7]_1 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[13]_i_1 
       (.I0(\BusB_reg[5]_0 ),
        .I1(\SP_reg[11] ),
        .I2(data1[13]),
        .I3(LDSPHL),
        .I4(SP16[13]),
        .O(\BusB_reg[7]_1 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[14]_i_1 
       (.I0(\BusB_reg[6] ),
        .I1(\SP_reg[11] ),
        .I2(data1[14]),
        .I3(LDSPHL),
        .I4(SP16[14]),
        .O(\BusB_reg[7]_1 [14]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_10 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [15]),
        .I4(data1[15]),
        .O(\SP[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_11 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [14]),
        .I4(data1[14]),
        .O(\SP[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_12 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [13]),
        .I4(data1[13]),
        .O(\SP[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[15]_i_13 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [12]),
        .I4(data1[12]),
        .O(\SP[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    \SP[15]_i_14 
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(\SP_reg[15]_i_15_n_0 ),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(\ACC[3]_i_2_1 ),
        .I5(\SP[15]_i_16_n_0 ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \SP[15]_i_16 
       (.I0(\ACC[3]_i_2_0 [6]),
        .I1(\SP[15]_i_19_n_0 ),
        .I2(\ACC[3]_i_2_0 [1]),
        .I3(\ACC[3]_i_2_0 [5]),
        .I4(\SP[15]_i_20_n_0 ),
        .I5(\ACC[3]_i_2_2 ),
        .O(\SP[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD0C000000000)) 
    \SP[15]_i_17 
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(RegsH_reg_0_7_0_1_i_41_1),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\SP[15]_i_20_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_1_0),
        .I5(\ACC[3]_i_2_0 [4]),
        .O(\SP[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \SP[15]_i_18 
       (.I0(RegsH_reg_0_7_0_1_i_41_0),
        .I1(\SP[15]_i_20_0 [1]),
        .I2(\ACC[3]_i_2_0 [2]),
        .I3(\ACC[3]_i_2_0 [4]),
        .I4(RegsH_reg_0_7_0_1_i_1_0),
        .I5(RegsH_reg_0_7_0_1_i_41_1),
        .O(\SP[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8888888833003000)) 
    \SP[15]_i_19 
       (.I0(\ACC[3]_i_2_0 [2]),
        .I1(\ACC[3]_i_2_0 [0]),
        .I2(RegsH_reg_0_7_0_1_i_1_0),
        .I3(\IR_reg[5]_1 ),
        .I4(RegsH_reg_0_7_0_1_i_41_1),
        .I5(RegsH_reg_0_7_0_1_i_41_0),
        .O(\SP[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[15]_i_2 
       (.I0(\BusB_reg[7]_0 ),
        .I1(\SP_reg[11] ),
        .I2(data1[15]),
        .I3(LDSPHL),
        .I4(SP16[15]),
        .O(\BusB_reg[7]_1 [15]));
  LUT6 #(
    .INIT(64'hFF80008000000000)) 
    \SP[15]_i_20 
       (.I0(\ACC[3]_i_2_0 [0]),
        .I1(\SP[15]_i_21_n_0 ),
        .I2(RegsH_reg_0_7_0_1_i_41_0),
        .I3(\ACC[3]_i_2_0 [1]),
        .I4(RegsH_reg_0_7_0_1_i_53_n_0),
        .I5(\ACC[3]_i_2_0 [6]),
        .O(\SP[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \SP[15]_i_21 
       (.I0(\SP[15]_i_20_0 [1]),
        .I1(\SP[15]_i_20_0 [2]),
        .I2(\IR_reg[4] ),
        .I3(\SP[15]_i_20_0 [0]),
        .I4(\SP[15]_i_20_0 [3]),
        .I5(RegsH_reg_0_7_0_1_i_41_1),
        .O(\SP[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[1]_i_1 
       (.I0(\BusB_reg[1] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[1]),
        .I3(LDSPHL),
        .I4(SP16[1]),
        .O(\BusB_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[2]_i_1 
       (.I0(\BusB_reg[2] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[2]),
        .I3(LDSPHL),
        .I4(SP16[2]),
        .O(\BusB_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[3]_i_1 
       (.I0(\BusB_reg[3] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[3]),
        .I3(LDSPHL),
        .I4(SP16[3]),
        .O(\BusB_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h35C5)) 
    \SP[3]_i_10 
       (.I0(\BusA_reg[7]_2 [0]),
        .I1(data1[0]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_0 [0]),
        .O(\SP[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_3 
       (.I0(data1[3]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [3]),
        .O(SP16_A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_4 
       (.I0(data1[2]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [2]),
        .O(SP16_A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_5 
       (.I0(data1[1]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [1]),
        .O(SP16_A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[3]_i_6 
       (.I0(data1[0]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [0]),
        .O(SP16_A[0]));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[3]_i_7 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [3]),
        .I3(data1[3]),
        .I4(\BusA_reg[7]_0 [3]),
        .O(\SP[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[3]_i_8 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [2]),
        .I3(data1[2]),
        .I4(\BusA_reg[7]_0 [2]),
        .O(\SP[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[3]_i_9 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [1]),
        .I3(data1[1]),
        .I4(\BusA_reg[7]_0 [1]),
        .O(\SP[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[4]_i_1 
       (.I0(\BusB_reg[4]_0 ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[4]),
        .I3(LDSPHL),
        .I4(SP16[4]),
        .O(\BusB_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[5]_i_1 
       (.I0(\BusB_reg[5]_0 ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[5]),
        .I3(LDSPHL),
        .I4(SP16[5]),
        .O(\BusB_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[6]_i_1 
       (.I0(\BusB_reg[6] ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[6]),
        .I3(LDSPHL),
        .I4(SP16[6]),
        .O(\BusB_reg[7]_1 [6]));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[7]_i_10 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [5]),
        .I3(data1[5]),
        .I4(\BusA_reg[7]_0 [5]),
        .O(\SP[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[7]_i_11 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [4]),
        .I3(data1[4]),
        .I4(\BusA_reg[7]_0 [4]),
        .O(\SP[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[7]_i_2 
       (.I0(\BusB_reg[7]_0 ),
        .I1(\SP_reg[3]_0 ),
        .I2(data1[7]),
        .I3(LDSPHL),
        .I4(SP16[7]),
        .O(\BusB_reg[7]_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[7]_i_5 
       (.I0(data1[6]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [6]),
        .O(SP16_A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[7]_i_6 
       (.I0(data1[5]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [5]),
        .O(SP16_A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SP[7]_i_7 
       (.I0(data1[4]),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [4]),
        .O(SP16_A[4]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \SP[7]_i_8 
       (.I0(p_0_in0),
        .I1(\BusA_reg[7]_0 [7]),
        .I2(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I3(\BusA_reg[7]_2 [7]),
        .I4(data1[7]),
        .O(\SP[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h12DEDE12)) 
    \SP[7]_i_9 
       (.I0(p_0_in0),
        .I1(RegsH_reg_0_7_0_1_i_8_0[2]),
        .I2(\BusA_reg[7]_2 [6]),
        .I3(data1[6]),
        .I4(\BusA_reg[7]_0 [6]),
        .O(\SP[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[8]_i_1 
       (.I0(\BusB_reg[0] ),
        .I1(\SP_reg[11] ),
        .I2(data1[8]),
        .I3(LDSPHL),
        .I4(SP16[8]),
        .O(\BusB_reg[7]_1 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SP[9]_i_1 
       (.I0(\BusB_reg[1] ),
        .I1(\SP_reg[11] ),
        .I2(data1[9]),
        .I3(LDSPHL),
        .I4(SP16[9]),
        .O(\BusB_reg[7]_1 [9]));
  CARRY4 \SP_reg[11]_i_2 
       (.CI(\SP_reg[7]_i_4_n_0 ),
        .CO({\SP_reg[11]_i_2_n_0 ,\SP_reg[11]_i_2_n_1 ,\SP_reg[11]_i_2_n_2 ,\SP_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(SP16[11:8]),
        .S({\SP[11]_i_3_n_0 ,\SP[11]_i_4_n_0 ,\SP[11]_i_5_n_0 ,\SP[11]_i_6_n_0 }));
  MUXF7 \SP_reg[15]_i_15 
       (.I0(\SP[15]_i_17_n_0 ),
        .I1(\SP[15]_i_18_n_0 ),
        .O(\SP_reg[15]_i_15_n_0 ),
        .S(\ACC[3]_i_2_0 [0]));
  CARRY4 \SP_reg[15]_i_6 
       (.CI(\SP_reg[11]_i_2_n_0 ),
        .CO({\NLW_SP_reg[15]_i_6_CO_UNCONNECTED [3],\SP_reg[15]_i_6_n_1 ,\SP_reg[15]_i_6_n_2 ,\SP_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,DI,DI}),
        .O(SP16[15:12]),
        .S({\SP[15]_i_10_n_0 ,\SP[15]_i_11_n_0 ,\SP[15]_i_12_n_0 ,\SP[15]_i_13_n_0 }));
  CARRY4 \SP_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\SP_reg[3]_i_2_n_0 ,\SP_reg[3]_i_2_n_1 ,\SP_reg[3]_i_2_n_2 ,\SP_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(SP16_A[3:0]),
        .O(SP16[3:0]),
        .S({\SP[3]_i_7_n_0 ,\SP[3]_i_8_n_0 ,\SP[3]_i_9_n_0 ,\SP[3]_i_10_n_0 }));
  CARRY4 \SP_reg[7]_i_4 
       (.CI(\SP_reg[3]_i_2_n_0 ),
        .CO({\SP_reg[7]_i_4_n_0 ,\SP_reg[7]_i_4_n_1 ,\SP_reg[7]_i_4_n_2 ,\SP_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,SP16_A[6:4]}),
        .O(SP16[7:4]),
        .S({\SP[7]_i_8_n_0 ,\SP[7]_i_9_n_0 ,\SP[7]_i_10_n_0 ,\SP[7]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dout[7]_i_9 
       (.I0(\ACC[3]_i_2_0 [3]),
        .I1(\ACC[3]_i_2_0 [2]),
        .I2(\ACC[3]_i_2_0 [4]),
        .O(\IR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \mcycles[1]_i_14 
       (.I0(\ACC[3]_i_2_0 [4]),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[3]_i_2_0 [2]),
        .O(\IR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \mcycles[2]_i_10 
       (.I0(\mcycles[2]_i_9_0 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\ACC[7]_i_21_0 ),
        .I3(\ACC[3]_i_2_0 [2]),
        .O(\mcycles[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB847FFFFB8470000)) 
    \mcycles[2]_i_9 
       (.I0(\mcycles[1]_i_8 ),
        .I1(\ACC[3]_i_2_0 [3]),
        .I2(\mcycles[1]_i_8_0 ),
        .I3(\ACC[3]_i_2_0 [2]),
        .I4(\ACC[3]_i_2_0 [4]),
        .I5(\mcycles[2]_i_10_n_0 ),
        .O(\F_reg[7] ));
endmodule

(* ORIG_REF_NAME = "tv80s" *) 
module dkong_dkong_system_wrapper_0_0_tv80s
   (cpu_rd,
    rst_n_0,
    cpu_wr,
    debug_cpu_sig,
    BusAck_reg,
    BusAck_reg_rep,
    cpuclk_d_reg,
    addra,
    cpuclk_d_reg_0,
    \m_obus_reg[rdn] ,
    rst_n_1,
    \m_obus_reg[addr][14] ,
    wr_n_reg_0,
    \rom_bank_sel_reg[0] ,
    dout,
    \rom_bank_sel_reg[0]_0 ,
    \rom_bank_sel_reg[0]_1 ,
    \rom_bank_sel_reg[0]_2 ,
    dma_rdy_reg,
    \A_reg[10] ,
    A,
    WEA,
    \A_reg[10]_0 ,
    \A_reg[3] ,
    \cref_reg[1] ,
    \master_out[dmaster] ,
    \cref_reg[0] ,
    \rom_bank_sel_reg[0]_3 ,
    \dout_reg[0] ,
    \sfx_port_reg[5] ,
    \sfx_port_reg[4] ,
    \sfx_port_reg[3] ,
    \sfx_port_reg[2] ,
    \dout_reg[0]_0 ,
    \sfx_port_reg[0] ,
    \A_reg[8] ,
    wr_n_reg_1,
    E,
    \m_obus_reg[addr][1] ,
    \slave_shared_master_bus[wrn] ,
    \htiming_reg[1] ,
    dma_cnt,
    \A_reg[0] ,
    \m_obus_reg[addr][1]_0 ,
    \m_obus_reg[addr][3] ,
    cpu_wait_reg,
    \slave_shared_master_bus[rdn] ,
    \htiming_reg[1]_0 ,
    \m_obus_reg[addr][3]_0 ,
    ADDRARDADDR,
    debug_enables,
    wr_n_reg_2,
    wr_n_reg_3,
    \A_reg[8]_0 ,
    \s_obus_reg[dslave][7] ,
    \m_obus_reg[addr][15] ,
    \A_reg[0]_0 ,
    \m_obus_reg[addr][7] ,
    \m_obus_reg[addr][3]_1 ,
    \m_obus_reg[addr][7]_0 ,
    \m_obus_reg[addr][1]_1 ,
    \A_reg[5] ,
    \m_obus_reg[rdn]_0 ,
    \m_obus_reg[addr][0] ,
    \A_reg[1] ,
    outreg,
    D,
    \A_reg[14] ,
    \m_obus_reg[dmaster][7] ,
    cpu_wait_reg_0,
    Q,
    cpu_wait,
    \dma_cnt_reg[2][13] ,
    cpuclk_d,
    mem_reg,
    \dma_master_bus[rdn] ,
    \dma_master_bus[wrn] ,
    rst_n,
    \bgm_port_reg[4] ,
    \dma_addr_reg[3][15] ,
    \state[0]_i_2 ,
    \debug_ahi[7] ,
    \s_obus_reg[dslave][7]_0 ,
    \cref_reg[1]_0 ,
    \bgm_port_reg[4]_0 ,
    sfx_port,
    crash_out,
    jump_out,
    walk_out,
    \dma_cnt_reg[0][13] ,
    cpu_clk_rise,
    \dma_addr_reg[0][7] ,
    \dma_cnt_reg[1][13] ,
    first_last__0,
    wrn_d,
    rdn_d,
    \dma_addr_reg[3][0] ,
    mem_reg_0,
    \di_reg_reg[0]_0 ,
    \dma_slave_bus[dslave] ,
    \di_reg_reg[7]_0 ,
    \di_reg_reg[1]_0 ,
    \di_reg_reg[2]_0 ,
    \di_reg_reg[3]_0 ,
    \di_reg_reg[4]_0 ,
    \di_reg_reg[5]_0 ,
    \di_reg_reg[6]_0 ,
    \di_reg_reg[7]_1 ,
    debug_cpu_sig_5_sp_1,
    \io_bus_reg[dslave][7] ,
    \io_bus_reg[dslave][4] ,
    \io_bus_reg[dslave][4]_0 ,
    cpu_nmi,
    BusReq_s_reg);
  output cpu_rd;
  output rst_n_0;
  output cpu_wr;
  output [5:0]debug_cpu_sig;
  output BusAck_reg;
  output BusAck_reg_rep;
  output cpuclk_d_reg;
  output [14:0]addra;
  output cpuclk_d_reg_0;
  output \m_obus_reg[rdn] ;
  output rst_n_1;
  output \m_obus_reg[addr][14] ;
  output wr_n_reg_0;
  output \rom_bank_sel_reg[0] ;
  output [7:0]dout;
  output \rom_bank_sel_reg[0]_0 ;
  output \rom_bank_sel_reg[0]_1 ;
  output \rom_bank_sel_reg[0]_2 ;
  output dma_rdy_reg;
  output \A_reg[10] ;
  output [4:0]A;
  output [0:0]WEA;
  output [0:0]\A_reg[10]_0 ;
  output \A_reg[3] ;
  output \cref_reg[1] ;
  output [7:0]\master_out[dmaster] ;
  output \cref_reg[0] ;
  output \rom_bank_sel_reg[0]_3 ;
  output \dout_reg[0] ;
  output \sfx_port_reg[5] ;
  output \sfx_port_reg[4] ;
  output \sfx_port_reg[3] ;
  output \sfx_port_reg[2] ;
  output \dout_reg[0]_0 ;
  output \sfx_port_reg[0] ;
  output \A_reg[8] ;
  output wr_n_reg_1;
  output [0:0]E;
  output \m_obus_reg[addr][1] ;
  output \slave_shared_master_bus[wrn] ;
  output \htiming_reg[1] ;
  output dma_cnt;
  output \A_reg[0] ;
  output \m_obus_reg[addr][1]_0 ;
  output \m_obus_reg[addr][3] ;
  output cpu_wait_reg;
  output \slave_shared_master_bus[rdn] ;
  output \htiming_reg[1]_0 ;
  output [0:0]\m_obus_reg[addr][3]_0 ;
  output [9:0]ADDRARDADDR;
  output [4:0]debug_enables;
  output wr_n_reg_2;
  output [0:0]wr_n_reg_3;
  output \A_reg[8]_0 ;
  output [7:0]\s_obus_reg[dslave][7] ;
  output \m_obus_reg[addr][15] ;
  output \A_reg[0]_0 ;
  output \m_obus_reg[addr][7] ;
  output \m_obus_reg[addr][3]_1 ;
  output \m_obus_reg[addr][7]_0 ;
  output \m_obus_reg[addr][1]_1 ;
  output \A_reg[5] ;
  output [0:0]\m_obus_reg[rdn]_0 ;
  output \m_obus_reg[addr][0] ;
  output \A_reg[1] ;
  output outreg;
  output [6:0]D;
  output \A_reg[14] ;
  output [7:0]\m_obus_reg[dmaster][7] ;
  output cpu_wait_reg_0;
  input [8:0]Q;
  input cpu_wait;
  input \dma_cnt_reg[2][13] ;
  input cpuclk_d;
  input mem_reg;
  input \dma_master_bus[rdn] ;
  input \dma_master_bus[wrn] ;
  input rst_n;
  input [1:0]\bgm_port_reg[4] ;
  input [7:0]\dma_addr_reg[3][15] ;
  input \state[0]_i_2 ;
  input [15:0]\debug_ahi[7] ;
  input \s_obus_reg[dslave][7]_0 ;
  input [1:0]\cref_reg[1]_0 ;
  input \bgm_port_reg[4]_0 ;
  input [3:0]sfx_port;
  input crash_out;
  input jump_out;
  input walk_out;
  input \dma_cnt_reg[0][13] ;
  input cpu_clk_rise;
  input \dma_addr_reg[0][7] ;
  input \dma_cnt_reg[1][13] ;
  input first_last__0;
  input wrn_d;
  input rdn_d;
  input \dma_addr_reg[3][0] ;
  input mem_reg_0;
  input \di_reg_reg[0]_0 ;
  input [7:0]\dma_slave_bus[dslave] ;
  input [6:0]\di_reg_reg[7]_0 ;
  input \di_reg_reg[1]_0 ;
  input \di_reg_reg[2]_0 ;
  input \di_reg_reg[3]_0 ;
  input \di_reg_reg[4]_0 ;
  input \di_reg_reg[5]_0 ;
  input \di_reg_reg[6]_0 ;
  input \di_reg_reg[7]_1 ;
  input debug_cpu_sig_5_sp_1;
  input [3:0]\io_bus_reg[dslave][7] ;
  input [4:0]\io_bus_reg[dslave][4] ;
  input [4:0]\io_bus_reg[dslave][4]_0 ;
  input cpu_nmi;
  input [0:0]BusReq_s_reg;

  wire [4:0]A;
  wire \ACC[1]_i_11_n_0 ;
  wire [9:0]ADDRARDADDR;
  wire \A_reg[0] ;
  wire \A_reg[0]_0 ;
  wire \A_reg[10] ;
  wire [0:0]\A_reg[10]_0 ;
  wire \A_reg[14] ;
  wire \A_reg[1] ;
  wire \A_reg[3] ;
  wire \A_reg[5] ;
  wire \A_reg[8] ;
  wire \A_reg[8]_0 ;
  wire BusAck_reg;
  wire BusAck_reg_rep;
  wire [0:0]BusReq_s_reg;
  wire [6:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [14:0]addra;
  wire [1:0]\bgm_port_reg[4] ;
  wire \bgm_port_reg[4]_0 ;
  wire cpu_clk_rise;
  wire cpu_nmi;
  wire cpu_rd;
  wire cpu_wait;
  wire cpu_wait_reg;
  wire cpu_wait_reg_0;
  wire cpu_wr;
  wire cpuclk_d;
  wire cpuclk_d_reg;
  wire cpuclk_d_reg_0;
  wire crash_out;
  wire \cref_reg[0] ;
  wire \cref_reg[1] ;
  wire [1:0]\cref_reg[1]_0 ;
  wire [15:0]\debug_ahi[7] ;
  wire [5:0]debug_cpu_sig;
  wire debug_cpu_sig_5_sn_1;
  wire [4:0]debug_enables;
  wire [7:0]di_reg;
  wire di_reg0;
  wire \di_reg_reg[0]_0 ;
  wire \di_reg_reg[1]_0 ;
  wire \di_reg_reg[2]_0 ;
  wire \di_reg_reg[3]_0 ;
  wire \di_reg_reg[4]_0 ;
  wire \di_reg_reg[5]_0 ;
  wire \di_reg_reg[6]_0 ;
  wire [6:0]\di_reg_reg[7]_0 ;
  wire \di_reg_reg[7]_1 ;
  wire \dma_addr_reg[0][7] ;
  wire \dma_addr_reg[3][0] ;
  wire [7:0]\dma_addr_reg[3][15] ;
  wire dma_cnt;
  wire \dma_cnt_reg[0][13] ;
  wire \dma_cnt_reg[1][13] ;
  wire \dma_cnt_reg[2][13] ;
  wire \dma_master_bus[rdn] ;
  wire \dma_master_bus[wrn] ;
  wire dma_rdy_reg;
  wire [7:0]\dma_slave_bus[dslave] ;
  wire [7:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire first_last__0;
  wire \htiming_reg[1] ;
  wire \htiming_reg[1]_0 ;
  wire i_tv80_core_n_24;
  wire i_tv80_core_n_25;
  wire i_tv80_core_n_26;
  wire i_tv80_core_n_28;
  wire i_tv80_core_n_30;
  wire i_tv80_core_n_31;
  wire i_tv80_core_n_63;
  wire [4:0]\io_bus_reg[dslave][4] ;
  wire [4:0]\io_bus_reg[dslave][4]_0 ;
  wire [3:0]\io_bus_reg[dslave][7] ;
  wire jump_out;
  wire \m_obus_reg[addr][0] ;
  wire \m_obus_reg[addr][14] ;
  wire \m_obus_reg[addr][15] ;
  wire \m_obus_reg[addr][1] ;
  wire \m_obus_reg[addr][1]_0 ;
  wire \m_obus_reg[addr][1]_1 ;
  wire \m_obus_reg[addr][3] ;
  wire [0:0]\m_obus_reg[addr][3]_0 ;
  wire \m_obus_reg[addr][3]_1 ;
  wire \m_obus_reg[addr][7] ;
  wire \m_obus_reg[addr][7]_0 ;
  wire [7:0]\m_obus_reg[dmaster][7] ;
  wire \m_obus_reg[rdn] ;
  wire [0:0]\m_obus_reg[rdn]_0 ;
  wire [7:0]\master_out[dmaster] ;
  wire \mcycle[6]_i_22_n_0 ;
  wire mem_reg;
  wire mem_reg_0;
  wire outreg;
  wire rdn_d;
  wire \rom_bank_sel_reg[0] ;
  wire \rom_bank_sel_reg[0]_0 ;
  wire \rom_bank_sel_reg[0]_1 ;
  wire \rom_bank_sel_reg[0]_2 ;
  wire \rom_bank_sel_reg[0]_3 ;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_1;
  wire [7:0]\s_obus_reg[dslave][7] ;
  wire \s_obus_reg[dslave][7]_0 ;
  wire [3:0]sfx_port;
  wire \sfx_port_reg[0] ;
  wire \sfx_port_reg[2] ;
  wire \sfx_port_reg[3] ;
  wire \sfx_port_reg[4] ;
  wire \sfx_port_reg[5] ;
  wire \slave_shared_master_bus[rdn] ;
  wire \slave_shared_master_bus[wrn] ;
  wire \state[0]_i_2 ;
  wire walk_out;
  wire wr_n_reg_0;
  wire wr_n_reg_1;
  wire wr_n_reg_2;
  wire [0:0]wr_n_reg_3;
  wire wrn_d;

  assign debug_cpu_sig_5_sn_1 = debug_cpu_sig_5_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ACC[1]_i_11 
       (.I0(i_tv80_core_n_26),
        .I1(i_tv80_core_n_24),
        .O(\ACC[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[0]_INST_0 
       (.I0(cpu_rd),
        .O(debug_cpu_sig[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_cpu_sig[1]_INST_0 
       (.I0(cpu_wr),
        .O(debug_cpu_sig[1]));
  FDCE \di_reg_reg[0] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [0]),
        .Q(di_reg[0]));
  FDCE \di_reg_reg[1] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [1]),
        .Q(di_reg[1]));
  FDCE \di_reg_reg[2] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [2]),
        .Q(di_reg[2]));
  FDCE \di_reg_reg[3] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [3]),
        .Q(di_reg[3]));
  FDCE \di_reg_reg[4] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [4]),
        .Q(di_reg[4]));
  FDCE \di_reg_reg[5] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [5]),
        .Q(di_reg[5]));
  FDCE \di_reg_reg[6] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [6]),
        .Q(di_reg[6]));
  FDCE \di_reg_reg[7] 
       (.C(Q[1]),
        .CE(di_reg0),
        .CLR(rst_n_0),
        .D(\s_obus_reg[dslave][7] [7]),
        .Q(di_reg[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \htiming[0]_i_1 
       (.I0(rst_n),
        .O(rst_n_0));
  dkong_dkong_system_wrapper_0_0_tv80_core i_tv80_core
       (.\ACC[1]_i_5 (\ACC[1]_i_11_n_0 ),
        .ADDRARDADDR(ADDRARDADDR),
        .\A_reg[0]_0 (\A_reg[0] ),
        .\A_reg[0]_1 (\A_reg[0]_0 ),
        .\A_reg[10]_0 (\A_reg[10] ),
        .\A_reg[10]_1 (\A_reg[10]_0 ),
        .\A_reg[14]_0 (\A_reg[14] ),
        .\A_reg[1]_0 (\A_reg[1] ),
        .\A_reg[3]_0 (\A_reg[3] ),
        .\A_reg[5]_0 (\A_reg[5] ),
        .\A_reg[6]_0 (A),
        .\A_reg[8]_0 (\A_reg[8] ),
        .\A_reg[8]_1 (\A_reg[8]_0 ),
        .BusAck_reg_0(BusAck_reg),
        .BusAck_reg_rep_0(BusAck_reg_rep),
        .BusReq_s_reg_0(BusReq_s_reg),
        .D(\s_obus_reg[dslave][7] ),
        .E(di_reg0),
        .\F_reg[7]_0 (di_reg),
        .\IR_reg[0]_rep__0_0 (rst_n_0),
        .\IR_reg[5]_0 ({i_tv80_core_n_24,i_tv80_core_n_25,i_tv80_core_n_26}),
        .Q(Q),
        .\RegAddrB_r[2]_i_10_0 (\mcycle[6]_i_22_n_0 ),
        .WEA(WEA),
        .addra({addra[14],addra[12:11],addra[9],addra[6:5]}),
        .\bgm_port_reg[4] (\bgm_port_reg[4] ),
        .\bgm_port_reg[4]_0 (\bgm_port_reg[4]_0 ),
        .cpu_clk_rise(cpu_clk_rise),
        .cpu_nmi(cpu_nmi),
        .cpu_wait(cpu_wait),
        .cpu_wait_reg(cpu_wait_reg),
        .cpu_wait_reg_0(cpu_wait_reg_0),
        .cpuclk_d(cpuclk_d),
        .cpuclk_d_reg(cpuclk_d_reg),
        .cpuclk_d_reg_0(cpuclk_d_reg_0),
        .crash_out(crash_out),
        .\cref_reg[0] (\cref_reg[0] ),
        .\cref_reg[1] (\cref_reg[1] ),
        .\cref_reg[1]_0 (\cref_reg[1]_0 ),
        .\debug_ahi[7] (\debug_ahi[7] ),
        .debug_cpu_sig(debug_cpu_sig[5:4]),
        .\debug_cpu_sig[5] (debug_cpu_sig_5_sn_1),
        .debug_enables(debug_enables),
        .\di_reg_reg[0] (\di_reg_reg[0]_0 ),
        .\di_reg_reg[1] (\di_reg_reg[1]_0 ),
        .\di_reg_reg[2] (\di_reg_reg[2]_0 ),
        .\di_reg_reg[3] (\di_reg_reg[3]_0 ),
        .\di_reg_reg[4] (\di_reg_reg[4]_0 ),
        .\di_reg_reg[5] (\di_reg_reg[5]_0 ),
        .\di_reg_reg[6] (\di_reg_reg[6]_0 ),
        .\di_reg_reg[7] (\di_reg_reg[7]_0 ),
        .\di_reg_reg[7]_0 (\di_reg_reg[7]_1 ),
        .\dma_addr_reg[0][7] (\dma_addr_reg[0][7] ),
        .\dma_addr_reg[3][0] (\dma_addr_reg[3][0] ),
        .\dma_addr_reg[3][15] (\dma_addr_reg[3][15] ),
        .dma_cnt(dma_cnt),
        .\dma_cnt_reg[0][13] (\dma_cnt_reg[0][13] ),
        .\dma_cnt_reg[1][13] (\dma_cnt_reg[1][13] ),
        .\dma_cnt_reg[2][13] (\dma_cnt_reg[2][13] ),
        .\dma_master_bus[rdn] (\dma_master_bus[rdn] ),
        .\dma_master_bus[wrn] (\dma_master_bus[wrn] ),
        .dma_rdy_reg(dma_rdy_reg),
        .\dma_slave_bus[dslave] (\dma_slave_bus[dslave] ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[7]_0 (dout),
        .first_last__0(first_last__0),
        .\htiming_reg[1] (E),
        .\htiming_reg[1]_0 (\htiming_reg[1] ),
        .\htiming_reg[1]_1 (\htiming_reg[1]_0 ),
        .\in2_reg[7] (D),
        .\io_bus_reg[dslave][4] (\io_bus_reg[dslave][4] ),
        .\io_bus_reg[dslave][4]_0 (\io_bus_reg[dslave][4]_0 ),
        .\io_bus_reg[dslave][7] (\io_bus_reg[dslave][7] ),
        .jump_out(jump_out),
        .\m_obus_reg[addr][0] (addra[0]),
        .\m_obus_reg[addr][0]_0 (\m_obus_reg[addr][0] ),
        .\m_obus_reg[addr][10] (addra[10]),
        .\m_obus_reg[addr][13] (addra[13]),
        .\m_obus_reg[addr][14] (\m_obus_reg[addr][14] ),
        .\m_obus_reg[addr][15] (\m_obus_reg[addr][15] ),
        .\m_obus_reg[addr][1] (addra[1]),
        .\m_obus_reg[addr][1]_0 (\m_obus_reg[addr][1] ),
        .\m_obus_reg[addr][1]_1 (\m_obus_reg[addr][1]_0 ),
        .\m_obus_reg[addr][1]_2 (\m_obus_reg[addr][1]_1 ),
        .\m_obus_reg[addr][2] (addra[2]),
        .\m_obus_reg[addr][3] (addra[3]),
        .\m_obus_reg[addr][3]_0 (\m_obus_reg[addr][3] ),
        .\m_obus_reg[addr][3]_1 (\m_obus_reg[addr][3]_0 ),
        .\m_obus_reg[addr][3]_2 (\m_obus_reg[addr][3]_1 ),
        .\m_obus_reg[addr][4] (addra[4]),
        .\m_obus_reg[addr][7] (addra[7]),
        .\m_obus_reg[addr][7]_0 (\m_obus_reg[addr][7] ),
        .\m_obus_reg[addr][7]_1 (\m_obus_reg[addr][7]_0 ),
        .\m_obus_reg[addr][8] (addra[8]),
        .\m_obus_reg[dmaster][0] (\master_out[dmaster] [0]),
        .\m_obus_reg[dmaster][7] (\m_obus_reg[dmaster][7] ),
        .\m_obus_reg[rdn] (\m_obus_reg[rdn] ),
        .\m_obus_reg[rdn]_0 (\m_obus_reg[rdn]_0 ),
        .\m_obus_reg[wrn] (\slave_shared_master_bus[wrn] ),
        .\master_out[dmaster] (\master_out[dmaster] [7:1]),
        .\mcycle_reg[0]_rep_0 (i_tv80_core_n_30),
        .\mcycle_reg[0]_rep_1 (i_tv80_core_n_31),
        .mem_reg(mem_reg),
        .mem_reg_0(cpu_wr),
        .mem_reg_1(mem_reg_0),
        .outreg(outreg),
        .rdn_d(rdn_d),
        .rdn_d_reg(cpu_rd),
        .\rom_bank_sel_reg[0] (\rom_bank_sel_reg[0] ),
        .\rom_bank_sel_reg[0]_0 (\rom_bank_sel_reg[0]_0 ),
        .\rom_bank_sel_reg[0]_1 (\rom_bank_sel_reg[0]_1 ),
        .\rom_bank_sel_reg[0]_2 (\rom_bank_sel_reg[0]_2 ),
        .\rom_bank_sel_reg[0]_3 (\rom_bank_sel_reg[0]_3 ),
        .rst_n(rst_n),
        .rst_n_0(rst_n_1),
        .\s_obus_reg[dslave][7] (\s_obus_reg[dslave][7]_0 ),
        .sfx_port(sfx_port),
        .\sfx_port_reg[0] (\sfx_port_reg[0] ),
        .\sfx_port_reg[2] (\sfx_port_reg[2] ),
        .\sfx_port_reg[3] (\sfx_port_reg[3] ),
        .\sfx_port_reg[4] (\sfx_port_reg[4] ),
        .\sfx_port_reg[5] (\sfx_port_reg[5] ),
        .\slave_shared_master_bus[rdn] (\slave_shared_master_bus[rdn] ),
        .\state[0]_i_2 (\state[0]_i_2 ),
        .\tstate_reg[1]_0 (i_tv80_core_n_28),
        .\tstate_reg[1]_1 (i_tv80_core_n_63),
        .walk_out(walk_out),
        .wr_n_reg(wr_n_reg_0),
        .wr_n_reg_0(wr_n_reg_1),
        .wr_n_reg_1(wr_n_reg_2),
        .wr_n_reg_2(wr_n_reg_3),
        .wrn_d(wrn_d));
  FDCE iorq_n_reg_inv
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(i_tv80_core_n_31),
        .Q(debug_cpu_sig[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mcycle[6]_i_22 
       (.I0(i_tv80_core_n_26),
        .I1(i_tv80_core_n_25),
        .I2(i_tv80_core_n_24),
        .O(\mcycle[6]_i_22_n_0 ));
  FDCE mreq_n_reg_inv
       (.C(Q[1]),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(i_tv80_core_n_30),
        .Q(debug_cpu_sig[2]));
  FDPE rd_n_reg
       (.C(Q[1]),
        .CE(1'b1),
        .D(i_tv80_core_n_28),
        .PRE(rst_n_0),
        .Q(cpu_rd));
  FDPE wr_n_reg
       (.C(Q[1]),
        .CE(1'b1),
        .D(i_tv80_core_n_63),
        .PRE(rst_n_0),
        .Q(cpu_wr));
endmodule

(* ORIG_REF_NAME = "z80ram" *) 
module dkong_dkong_system_wrapper_0_0_z80ram
   (outreg0_out,
    masterclk,
    mem_reg,
    outreg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    ADDRARDADDR,
    \master_out[dmaster] ,
    WEA);
  output [7:0]outreg0_out;
  input masterclk;
  input mem_reg;
  input outreg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input [6:0]ADDRARDADDR;
  input [7:0]\master_out[dmaster] ;
  input [0:0]WEA;

  wire [6:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire [7:0]\master_out[dmaster] ;
  wire masterclk;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire outreg;
  wire [7:0]outreg0_out;

  dkong_dkong_system_wrapper_0_0_ram ram_imp
       (.ADDRBWRADDR({mem_reg_0,mem_reg_1,mem_reg_2,mem_reg_3,mem_reg_4,ADDRARDADDR}),
        .WEA(WEA),
        .\master_out[dmaster] (\master_out[dmaster] ),
        .masterclk(masterclk),
        .mem_reg_0(mem_reg),
        .outreg(outreg),
        .outreg0_out(outreg0_out));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized0
   (ena_array,
    ena,
    addra);
  output [2:0]ena_array;
  input ena;
  input [1:0]addra;

  wire [1:0]addra;
  wire ena;
  wire [2:0]ena_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(ena_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(ena),
        .O(ena_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array[2]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0
   (ena_array,
    ena,
    addra);
  output [2:0]ena_array;
  input ena;
  input [1:0]addra;

  wire [1:0]addra;
  wire ena;
  wire [2:0]ena_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(ena_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(ena),
        .O(ena_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array[2]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11
   (ena_array,
    ena,
    addra);
  output [2:0]ena_array;
  input ena;
  input [1:0]addra;

  wire [1:0]addra;
  wire ena;
  wire [2:0]ena_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(ena_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(ena),
        .O(ena_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array[2]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9
   (ena_array,
    ena,
    addra);
  output [2:0]ena_array;
  input ena;
  input [1:0]addra;

  wire [1:0]addra;
  wire ena;
  wire [2:0]ena_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(ena_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(ena),
        .O(ena_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array[2]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized1
   (ena_array,
    addra,
    ena);
  output [1:0]ena_array;
  input [0:0]addra;
  input ena;

  wire [0:0]addra;
  wire ena;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra),
        .I1(ena),
        .O(ena_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra),
        .O(ena_array[0]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3
   (ena_array,
    addra,
    ena);
  output [1:0]ena_array;
  input [0:0]addra;
  input ena;

  wire [0:0]addra;
  wire ena;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra),
        .I1(ena),
        .O(ena_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra),
        .O(ena_array[0]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5
   (ena_array,
    addra,
    ena);
  output [1:0]ena_array;
  input [0:0]addra;
  input ena;

  wire [0:0]addra;
  wire ena;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra),
        .I1(ena),
        .O(ena_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra),
        .O(ena_array[0]));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7
   (ena_array,
    addra,
    ena);
  output [1:0]ena_array;
  input [0:0]addra;
  input ena;

  wire [0:0]addra;
  wire ena;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra),
        .I1(ena),
        .O(ena_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra),
        .O(ena_array[0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra,
    ena);
  output [7:0]douta;
  input clka;
  input [16:0]addra;
  input ena;

  wire [16:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;
  wire ram_douta;
  wire ram_ena__1;
  wire ram_ena_n_0;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_0 ;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux \has_mux_a.A 
       (.DOUTA(\ramloop[1].ram.r_n_0 ),
        .addra(addra[16]),
        .clka(clka),
        .\debug_dslave[0]_INST_0_i_1 (ram_douta),
        .\debug_dslave[1]_INST_0_i_1 (\ramloop[3].ram.r_n_0 ),
        .\debug_dslave[1]_INST_0_i_1_0 (\ramloop[2].ram.r_n_0 ),
        .\debug_dslave[2]_INST_0_i_1 (\ramloop[5].ram.r_n_0 ),
        .\debug_dslave[2]_INST_0_i_1_0 (\ramloop[4].ram.r_n_0 ),
        .\debug_dslave[3]_INST_0_i_1 (\ramloop[7].ram.r_n_0 ),
        .\debug_dslave[3]_INST_0_i_1_0 (\ramloop[6].ram.r_n_0 ),
        .\debug_dslave[4]_INST_0_i_1 (\ramloop[9].ram.r_n_0 ),
        .\debug_dslave[4]_INST_0_i_1_0 (\ramloop[8].ram.r_n_0 ),
        .\debug_dslave[5]_INST_0_i_1 (\ramloop[11].ram.r_n_0 ),
        .\debug_dslave[5]_INST_0_i_1_0 (\ramloop[10].ram.r_n_0 ),
        .\debug_dslave[6]_INST_0_i_1 (\ramloop[13].ram.r_n_0 ),
        .\debug_dslave[6]_INST_0_i_1_0 (\ramloop[12].ram.r_n_0 ),
        .\debug_dslave[7]_INST_0_i_2 (\ramloop[15].ram.r_n_0 ),
        .\debug_dslave[7]_INST_0_i_2_0 (\ramloop[14].ram.r_n_0 ),
        .douta(douta),
        .ena(ena));
  LUT2 #(
    .INIT(4'h4)) 
    ram_ena
       (.I0(addra[16]),
        .I1(ena),
        .O(ram_ena_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_ena__0
       (.I0(addra[16]),
        .I1(ena),
        .O(ram_ena__1));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.DOUTA(\ramloop[10].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.DOUTA(\ramloop[11].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.DOUTA(\ramloop[12].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.DOUTA(\ramloop[13].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.DOUTA(\ramloop[14].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14 \ramloop[15].ram.r 
       (.DOUTA(\ramloop[15].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOUTA(\ramloop[1].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.DOUTA(\ramloop[2].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.DOUTA(\ramloop[3].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.DOUTA(\ramloop[4].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.DOUTA(\ramloop[5].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.DOUTA(\ramloop[6].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.DOUTA(\ramloop[7].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.DOUTA(\ramloop[8].ram.r_n_0 ),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.DOUTA(\ramloop[9].ram.r_n_0 ),
        .ENA(ram_ena__1),
        .addra(addra[15:0]),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [2:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized0_0 \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1 \has_mux_a.A 
       (.addra(addra[13:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[23:16]),
        .ena_array(ena_array[2]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array[31:24]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [2:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized0_9 \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10 \has_mux_a.A 
       (.addra(addra[13:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[23:16]),
        .ena_array(ena_array[2]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array[31:24]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [2:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized0 \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1 \has_mux_a.A 
       (.addra(addra[13:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[23:16]),
        .ena_array(ena_array[2]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array[31:24]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire [1:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized1_7 \bindec_a.bindec_inst_a 
       (.addra(addra[12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8 \has_mux_a.A 
       (.addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire [1:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized1_5 \bindec_a.bindec_inst_a 
       (.addra(addra[12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6 \has_mux_a.A 
       (.addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire [1:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized1_3 \bindec_a.bindec_inst_a 
       (.addra(addra[12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4 \has_mux_a.A 
       (.addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire [1:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized1 \bindec_a.bindec_inst_a 
       (.addra(addra[12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3 \has_mux_a.A 
       (.addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [2:0]ena_array;

  dkong_dkong_system_wrapper_0_0_bindec__parameterized0_11 \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena(ena),
        .ena_array(ena_array));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12 \has_mux_a.A 
       (.addra(addra[13:12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[7:0]),
        .ena_array(ena_array[0]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:8]),
        .ena_array(ena_array[1]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[23:16]),
        .ena_array(ena_array[2]));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array[31:24]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux
   (douta,
    addra,
    ena,
    clka,
    DOUTA,
    \debug_dslave[0]_INST_0_i_1 ,
    \debug_dslave[1]_INST_0_i_1 ,
    \debug_dslave[1]_INST_0_i_1_0 ,
    \debug_dslave[2]_INST_0_i_1 ,
    \debug_dslave[2]_INST_0_i_1_0 ,
    \debug_dslave[3]_INST_0_i_1 ,
    \debug_dslave[3]_INST_0_i_1_0 ,
    \debug_dslave[4]_INST_0_i_1 ,
    \debug_dslave[4]_INST_0_i_1_0 ,
    \debug_dslave[5]_INST_0_i_1 ,
    \debug_dslave[5]_INST_0_i_1_0 ,
    \debug_dslave[6]_INST_0_i_1 ,
    \debug_dslave[6]_INST_0_i_1_0 ,
    \debug_dslave[7]_INST_0_i_2 ,
    \debug_dslave[7]_INST_0_i_2_0 );
  output [7:0]douta;
  input [0:0]addra;
  input ena;
  input clka;
  input [0:0]DOUTA;
  input [0:0]\debug_dslave[0]_INST_0_i_1 ;
  input [0:0]\debug_dslave[1]_INST_0_i_1 ;
  input [0:0]\debug_dslave[1]_INST_0_i_1_0 ;
  input [0:0]\debug_dslave[2]_INST_0_i_1 ;
  input [0:0]\debug_dslave[2]_INST_0_i_1_0 ;
  input [0:0]\debug_dslave[3]_INST_0_i_1 ;
  input [0:0]\debug_dslave[3]_INST_0_i_1_0 ;
  input [0:0]\debug_dslave[4]_INST_0_i_1 ;
  input [0:0]\debug_dslave[4]_INST_0_i_1_0 ;
  input [0:0]\debug_dslave[5]_INST_0_i_1 ;
  input [0:0]\debug_dslave[5]_INST_0_i_1_0 ;
  input [0:0]\debug_dslave[6]_INST_0_i_1 ;
  input [0:0]\debug_dslave[6]_INST_0_i_1_0 ;
  input [0:0]\debug_dslave[7]_INST_0_i_2 ;
  input [0:0]\debug_dslave[7]_INST_0_i_2_0 ;

  wire [0:0]DOUTA;
  wire [0:0]addra;
  wire clka;
  wire [0:0]\debug_dslave[0]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[1]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[1]_INST_0_i_1_0 ;
  wire [0:0]\debug_dslave[2]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[2]_INST_0_i_1_0 ;
  wire [0:0]\debug_dslave[3]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[3]_INST_0_i_1_0 ;
  wire [0:0]\debug_dslave[4]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[4]_INST_0_i_1_0 ;
  wire [0:0]\debug_dslave[5]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[5]_INST_0_i_1_0 ;
  wire [0:0]\debug_dslave[6]_INST_0_i_1 ;
  wire [0:0]\debug_dslave[6]_INST_0_i_1_0 ;
  wire [0:0]\debug_dslave[7]_INST_0_i_2 ;
  wire [0:0]\debug_dslave[7]_INST_0_i_2_0 ;
  wire [7:0]douta;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ;
  wire [2:2]sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(DOUTA),
        .I1(sel_pipe),
        .I2(\debug_dslave[0]_INST_0_i_1 ),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(\debug_dslave[1]_INST_0_i_1 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[1]_INST_0_i_1_0 ),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(\debug_dslave[2]_INST_0_i_1 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[2]_INST_0_i_1_0 ),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(\debug_dslave[3]_INST_0_i_1 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[3]_INST_0_i_1_0 ),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(\debug_dslave[4]_INST_0_i_1 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[4]_INST_0_i_1_0 ),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(\debug_dslave[5]_INST_0_i_1 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[5]_INST_0_i_1_0 ),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(\debug_dslave[6]_INST_0_i_1 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[6]_INST_0_i_1_0 ),
        .O(douta[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(\debug_dslave[7]_INST_0_i_2 ),
        .I1(sel_pipe),
        .I2(\debug_dslave[7]_INST_0_i_2_0 ),
        .O(douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1
   (douta,
    ena,
    addra,
    clka,
    douta_array);
  output [7:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [31:0]douta_array;

  wire [1:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(douta_array[24]),
        .I2(douta_array[0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[8]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(douta_array[25]),
        .I2(douta_array[1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[9]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(douta_array[26]),
        .I2(douta_array[2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[10]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(douta_array[27]),
        .I2(douta_array[3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[11]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(douta_array[28]),
        .I2(douta_array[4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[12]),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(douta_array[29]),
        .I2(douta_array[5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[13]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(douta_array[30]),
        .I2(douta_array[6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[14]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(douta_array[31]),
        .I2(douta_array[7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[15]),
        .O(douta[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_1
   (douta,
    ena,
    addra,
    clka,
    douta_array);
  output [7:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [31:0]douta_array;

  wire [1:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(douta_array[24]),
        .I2(douta_array[0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[8]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(douta_array[25]),
        .I2(douta_array[1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[9]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(douta_array[26]),
        .I2(douta_array[2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[10]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(douta_array[27]),
        .I2(douta_array[3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[11]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(douta_array[28]),
        .I2(douta_array[4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[12]),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(douta_array[29]),
        .I2(douta_array[5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[13]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(douta_array[30]),
        .I2(douta_array[6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[14]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(douta_array[31]),
        .I2(douta_array[7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[15]),
        .O(douta[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_10
   (douta,
    ena,
    addra,
    clka,
    douta_array);
  output [7:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [31:0]douta_array;

  wire [1:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(douta_array[24]),
        .I2(douta_array[0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[8]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(douta_array[25]),
        .I2(douta_array[1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[9]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(douta_array[26]),
        .I2(douta_array[2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[10]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(douta_array[27]),
        .I2(douta_array[3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[11]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(douta_array[28]),
        .I2(douta_array[4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[12]),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(douta_array[29]),
        .I2(douta_array[5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[13]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(douta_array[30]),
        .I2(douta_array[6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[14]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(douta_array[31]),
        .I2(douta_array[7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[15]),
        .O(douta[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized1_12
   (douta,
    ena,
    addra,
    clka,
    douta_array);
  output [7:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [31:0]douta_array;

  wire [1:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(douta_array[24]),
        .I2(douta_array[0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[8]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(douta_array[25]),
        .I2(douta_array[1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[9]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(douta_array[26]),
        .I2(douta_array[2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[10]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(douta_array[27]),
        .I2(douta_array[3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[11]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(douta_array[28]),
        .I2(douta_array[4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[12]),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(douta_array[29]),
        .I2(douta_array[5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[13]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(douta_array[30]),
        .I2(douta_array[6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[14]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(douta_array[31]),
        .I2(douta_array[7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(douta_array[15]),
        .O(douta[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3
   (douta,
    douta_array,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [15:0]douta_array;
  input [0:0]addra;
  input ena;
  input clka;

  wire [0:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(douta_array[8]),
        .I1(sel_pipe),
        .I2(douta_array[0]),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(douta_array[9]),
        .I1(sel_pipe),
        .I2(douta_array[1]),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(douta_array[10]),
        .I1(sel_pipe),
        .I2(douta_array[2]),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(douta_array[11]),
        .I1(sel_pipe),
        .I2(douta_array[3]),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(douta_array[12]),
        .I1(sel_pipe),
        .I2(douta_array[4]),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(douta_array[13]),
        .I1(sel_pipe),
        .I2(douta_array[5]),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(douta_array[14]),
        .I1(sel_pipe),
        .I2(douta_array[6]),
        .O(douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(douta_array[15]),
        .I1(sel_pipe),
        .I2(douta_array[7]),
        .O(douta[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_4
   (douta,
    douta_array,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [15:0]douta_array;
  input [0:0]addra;
  input ena;
  input clka;

  wire [0:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(douta_array[8]),
        .I1(sel_pipe),
        .I2(douta_array[0]),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(douta_array[9]),
        .I1(sel_pipe),
        .I2(douta_array[1]),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(douta_array[10]),
        .I1(sel_pipe),
        .I2(douta_array[2]),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(douta_array[11]),
        .I1(sel_pipe),
        .I2(douta_array[3]),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(douta_array[12]),
        .I1(sel_pipe),
        .I2(douta_array[4]),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(douta_array[13]),
        .I1(sel_pipe),
        .I2(douta_array[5]),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(douta_array[14]),
        .I1(sel_pipe),
        .I2(douta_array[6]),
        .O(douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(douta_array[15]),
        .I1(sel_pipe),
        .I2(douta_array[7]),
        .O(douta[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_6
   (douta,
    douta_array,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [15:0]douta_array;
  input [0:0]addra;
  input ena;
  input clka;

  wire [0:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(douta_array[8]),
        .I1(sel_pipe),
        .I2(douta_array[0]),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(douta_array[9]),
        .I1(sel_pipe),
        .I2(douta_array[1]),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(douta_array[10]),
        .I1(sel_pipe),
        .I2(douta_array[2]),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(douta_array[11]),
        .I1(sel_pipe),
        .I2(douta_array[3]),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(douta_array[12]),
        .I1(sel_pipe),
        .I2(douta_array[4]),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(douta_array[13]),
        .I1(sel_pipe),
        .I2(douta_array[5]),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(douta_array[14]),
        .I1(sel_pipe),
        .I2(douta_array[6]),
        .O(douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(douta_array[15]),
        .I1(sel_pipe),
        .I2(douta_array[7]),
        .O(douta[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_mux__parameterized3_8
   (douta,
    douta_array,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [15:0]douta_array;
  input [0:0]addra;
  input ena;
  input clka;

  wire [0:0]addra;
  wire clka;
  wire [7:0]douta;
  wire [15:0]douta_array;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(douta_array[8]),
        .I1(sel_pipe),
        .I2(douta_array[0]),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(douta_array[9]),
        .I1(sel_pipe),
        .I2(douta_array[1]),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(douta_array[10]),
        .I1(sel_pipe),
        .I2(douta_array[2]),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(douta_array[11]),
        .I1(sel_pipe),
        .I2(douta_array[3]),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(douta_array[12]),
        .I1(sel_pipe),
        .I2(douta_array[4]),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(douta_array[13]),
        .I1(sel_pipe),
        .I2(douta_array[5]),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(douta_array[14]),
        .I1(sel_pipe),
        .I2(douta_array[6]),
        .O(douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(douta_array[15]),
        .I1(sel_pipe),
        .I2(douta_array[7]),
        .O(douta[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized0
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized1
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized10
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized11
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized12
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized13
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized14
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized15
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized16
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized17
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized18
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized19
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized2
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized20
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized21
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized22
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized23
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized24
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized25
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized26
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized27
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized28
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized29
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized3
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized30
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized31
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized32
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized33
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized34
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized35
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized36
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized37
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized38
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized39
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized4
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized40
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized41
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized5
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized6
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized7
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized8
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_width__parameterized9
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9 \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h689B249D2620D6E4482F337D1BE8C797F2467FC000000003530000001A4EBD19),
    .INIT_01(256'h184656C04EEA72B8A62B8B5A7A5A7A5F349F2283CE941636F08A0CD26C459986),
    .INIT_02(256'hA44B744E94448E9219248CFBA5C96DFF7D1355072470EE48E6C3E47180830E65),
    .INIT_03(256'h94E8CFB6B2BAA37FA6158C2A2ADA5AD5643EC7269B1039980201447050D523F1),
    .INIT_04(256'h0000000000000000000000000000000000000000000000005AEF39E5CA7029D3),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4E1542A9E5FC2EA4F7230BC56842042AF4527FE0C4537539A1D427C9EBE8EA30),
    .INIT_01(256'h65D629499094B3480ACA0F052ABA55B3E77494842948421B15880026CC6243EE),
    .INIT_02(256'hEE80A2317E0E779512A634D403835C205E42F929BF567778D25E5FED0B7E8E59),
    .INIT_03(256'h1452D1582293415931A84B3B222F25D29150FD306A6A96CDBC95F06F5500F76B),
    .INIT_04(256'hAD7C4D8D5C85BBEB3A2DED68B960473CA5248EF3388A11F3C50E01742076A7AA),
    .INIT_05(256'hDAA9B737A70F4CA7F7F9C3D3D776F7F5B73CFDA8D38F9C11FACD2CFFFDE6846D),
    .INIT_06(256'h28A2AA8433DBD453D3335AA5EDD900400A57F62FD6E333C2218317CF5F9570C4),
    .INIT_07(256'hA2E8CC72A282244CB8C0FE9C9328FB3E4A42549CC07CCFA5100343BE084856BA),
    .INIT_08(256'h83A1F5002516F8BAA42261855E601AB320189C2A98061C951D99D9E553DDD824),
    .INIT_09(256'h601004DBBA76921748124E646D055A6CE9C32B22EA17574048AFAE80FF48C3F8),
    .INIT_0A(256'hD0B093BD8CCB7949DD11C2B048EF279913A4499E1290B2CB2EC55B7F4C084092),
    .INIT_0B(256'h9E84D5C076B6F89ED08DD0FF9FE228FAFE6488C746803D14219E54D27F992231),
    .INIT_0C(256'h3D1CA8D7941B05DAABC54552BF27237D7F37E5AD6999FF33B2BB696108142810),
    .INIT_0D(256'h8D2236DC9373975936F5465F2E932E760934946EE84D8F5E95DA77F7226DD41C),
    .INIT_0E(256'h1A76D63AA3778B8A332E646B985F02646B80C2FB63037C220AB71181092AD1C6),
    .INIT_0F(256'h4D36987536EB9C041A274074018C420FE926931219B9CFD8D3DB1A82B7C669DA),
    .INIT_10(256'hAA2B2692792992CD2C886E032269AED492694D29A534DBC36C9E69AE848C9EE9),
    .INIT_11(256'h4F7849B52D6F90CC992CD2C7C96C9F547C9664C97697524D26BBEFEF4FAAB3B2),
    .INIT_12(256'h52374505E87D3E0B2EB5189A24FA780F7B63AA042BE69B465DF10EDEBA34E9D2),
    .INIT_13(256'hCFEA85CEF7CBD7002D71838B1242C49168CB75FAED4948D8DA891BA6ED469A52),
    .INIT_14(256'h188212609B40F0541A28A492436826604A52CE2882213A956A51A80677FDB28C),
    .INIT_15(256'hFEE976BB51A634EF35E0BE91EA95A6FCB139146EC744B0BDA569460B76DB4A60),
    .INIT_16(256'h930258C5DE225A270D7A4D2952604F3C541BCF9504D056CF72E2DC062A7E93AE),
    .INIT_17(256'h65F64F65F64DF59286A472EA07A464449A53BAA3F5D4E65248CF63436E690DAA),
    .INIT_18(256'h52C62071D7869AEA243E4F64892381B7A88BD5129394FCF44B59C1F1608BCA4F),
    .INIT_19(256'h74E05030CA463503B6CFB4D6D9E4B6EB3EC00C8E0BA681E911054D1D8A084B18),
    .INIT_1A(256'h962B50E44A15A243FD0A4A72562D5A458AA904AD1155555294A5A327E1A0A662),
    .INIT_1B(256'hD655D1E5C8751975AE8F3090202124CD9208A8C3413C3B0A18053CA181EBE512),
    .INIT_1C(256'h152ADAFA2A8EA36E0E815120E815588A22AEA5060C40518D16C14A4B5200A1B5),
    .INIT_1D(256'h1104454F4464301B994255722A516C70522A547C21E7550671C59C2308662257),
    .INIT_1E(256'h81C0000300688F5878DA28B4F3B2CC0869E014828D60BF3D4245136406666C6E),
    .INIT_1F(256'h4B7DDB779EBB6B8FBB2DB7BB246EC3486DAA120082080AB8C4F9C86D9C7A1B81),
    .INIT_20(256'h2E28B6B35B7E775CF52856B6B012A24DEF6F894155DD16DB59599578229BE3FD),
    .INIT_21(256'hC0EBC1268009F52D6E746363A5128B014CF1B7B6D6DFD6FCABF2FFC585BDE053),
    .INIT_22(256'hEE1CAAB5787165D7DD907886031556A604E1D06C438942145A262280AE286258),
    .INIT_23(256'hF3BD9DEB65DDDDD199BA79AE9D76FFCE29E76C39AD3C924BCA57BFD2AAF955C5),
    .INIT_24(256'h9A5FF2C4CC7BA8681453DBEB4F6FAD342276D7AF46B1B20B0412A10AD3677CF8),
    .INIT_25(256'hDB33FBD8617F4DA0DF48585B8C37CE257668EACD8595147BC76466BF9DB52D6C),
    .INIT_26(256'h5384A1207044C158AA6285274423252B5060FE3B4239B2062109CEA866C81222),
    .INIT_27(256'h5D9DC3304E8C3ACD761F73C332726160F2E952750D41219368D3A4BFE7254158),
    .INIT_28(256'hF661CCE5F332F661CCE5F332E665ECE1300D4D56111F763459B761CC915BA3C5),
    .INIT_29(256'h14203CC84425FE01268E6E141704CF321A3EF74962EFBFD2E3AD864EB87F99CB),
    .INIT_2A(256'h4C2CBA000155544825482037164A215B9ACE8C7010048224372EF9938F288824),
    .INIT_2B(256'hD0EACDD19FB9D7D8C62618B0DF44472CA30AFE43E5979587BF2AD5FF3BCCB712),
    .INIT_2C(256'h6753D0242DFD0DE011D8A90DB3773A58A6124512044B2426A5C44860E282A777),
    .INIT_2D(256'h902710BA66727BF4CFBEFB22BB347A2C553DA7564621B15BCCFFF65EE17A3BB1),
    .INIT_2E(256'h1D4A265699E35D9E4F564635522A0F6D99F5D12A8A2B5FB154DA0BEAA0A4BBCC),
    .INIT_2F(256'hF96FC974FC5265A6275CACA9547EAEF9558726AEB607CB68EC547777226D12A3),
    .INIT_30(256'h12FD3A1029898204B80144C1CD3719E7D3A1D3DE9A49962ABA5F48B1CA8B87CF),
    .INIT_31(256'h1431C6AA99443293259F734B728CEC296E316D924ECD026D3EA1D43A8750EBAC),
    .INIT_32(256'h759CA97550666C024E4CFF62ACBE67C66FF694CF228006557A2F5AA1C1414466),
    .INIT_33(256'hE2A515D3CBFED2937EBABD5D5B5297A2A94B52D5DACCBE18B56F65642CC0F8A8),
    .INIT_34(256'h954936FFF5F620AD24F9557555746884E9A8FAEBEFF5F815484E9FF2AAD51BB7),
    .INIT_35(256'h0080C04000501090001C0C2400020101000141C000000020820821F3A7470180),
    .INIT_36(256'hF48E29E9B999A82BEE638E1870A9E73D5557FD5A80222AAAAAAAAAAAAAAA8900),
    .INIT_37(256'h244B838538D6579DC7A1C5CAAA39C4A2223C8888F22223C01FB8B4F3AB349702),
    .INIT_38(256'h2FA420842FD2FF9E07F00B3103120BD00202703336082DAD294AB0AC2B085BA1),
    .INIT_39(256'h9880100A8189FA2786961C0000D4C4400C4C5C0CCC0000D4C441248424842484),
    .INIT_3A(256'hC2B4842451505042A9CA23EAB035660036EB55A1861861801012819980081281),
    .INIT_3B(256'h94A529410C4210C631294A5294B5A94A5294A1084DAD5E5296A529EAF7BC290A),
    .INIT_3C(256'h9EAC0C6318C6A5294A5294A5294A5042108421084210842108421084A5294A52),
    .INIT_3D(256'h145B7CCCC0000AB7A03FE143426DFFEFD3B6DB087E49B6DB6DBED21124DF6DBD),
    .INIT_3E(256'h6C00A8AB4112AC1E524339D906609A3434335552313313313111011551174E33),
    .INIT_3F(256'h3CC638F8FCC63C970313293D637F0F3704C90E802BE2039C3B6C9ABEBB9497B4),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h07020B8122BCBFBE556C106C622DD4715C527FFFFFFFFFFF99FEA7CAEBE8EA99),
    .INIT_01(256'h6AA101EABD5B40511832793CB2A28181286E91541151541141DB2265A6C201C4),
    .INIT_02(256'h54A85528460A5000BE4F35FECF6FB34B2D801E1E35F74D92C001FFE35F7ED8AC),
    .INIT_03(256'h7F70491C17ACF5FFB6AF8B75F7E7ED46CE367047AB34B1FDE5B4826DE48F837A),
    .INIT_04(256'h8208208001206068AD59346ADE122283997B7ACCA7C8FA2ED54D92BF4EB52317),
    .INIT_05(256'hA6D249A14E18B4392124CE249E0001F13C984A4005CB4259F404000000104800),
    .INIT_06(256'h5234485F90921A21044124DA93524E93A34C2CDD39A4921040058529B7AA5E14),
    .INIT_07(256'h7F7142A80016DA739BA56C0852694DA93776397491FFFFD67929044490EBE2E1),
    .INIT_08(256'h0E88E8A604E905354DE75F2A000008B2CDAA1484642D282D0240330A8D04889D),
    .INIT_09(256'hABB0881484D29B526EECE447A088A089B526A49E89C7676146406EB6930984C8),
    .INIT_0A(256'hCC010008C1988E4530445F291277D67D64444200006D2DD3D9BC01068E9D97FF),
    .INIT_0B(256'h01008335A8D5948425030CD722D4C26250858643D1846E869B8605044E53C41B),
    .INIT_0C(256'hA344DA37212C11287C72972850F34D019E3363C61A2400D6C43A27783B354585),
    .INIT_0D(256'hC9C343A8A91B18E63F39FF4CE5CE143CE9019E3B4E38DE85CAF7AD224E9DFBEF),
    .INIT_0E(256'hA42245EB3870C17B4AA45A90A51446A14428844480B045694491045047423622),
    .INIT_0F(256'h1A95959595FCFC1DB1B05B3EFB227B2F4F0288A827B986180FE608602C3A4FBD),
    .INIT_10(256'hCFA79778E3C98EF00B5313454AB3B54C4C42001010211FFFC89B68BC59AA8369),
    .INIT_11(256'h5F65B7DB8E515A40E9E696754795EFB8AA7C18551136984FA67B1A173151158F),
    .INIT_12(256'h7CC7D9F79778D3C9AEE7EB9E5D9D8A636A061440A54D07AE352A362AADAACA97),
    .INIT_13(256'hFBEC7A273B22B1D1CA85EDB303EED8DCA37231A4CB37EFDFBB1BCFD0492287C8),
    .INIT_14(256'hCBE69684CE8941343FC9009AFBBCF2EC187935DC5F0CED531B10CDE48A074236),
    .INIT_15(256'h5B238FEEDAB8DABE04EA5BEEB6FF61CE3B4C1D2974B1A3D9109551BC9A2552A0),
    .INIT_16(256'h1FA9370051014120071650B8060D1873BB90F2FBEC8EAB06B8939718C15159A0),
    .INIT_17(256'h4B562BE59F59CFEC876CE1BD71F3A6F5B8C78FEB2CE3D9CD2CFC564920C01DA5),
    .INIT_18(256'h965C2B62C0A63AB223403D428AC003185468E4DCB4565545558EE8BEFBEFB6CF),
    .INIT_19(256'h2AAEA7A2F533DA5B4F8E489F89D37EBD9A7D2060CB7D8D3C8183844A4C807109),
    .INIT_1A(256'h4030748111E7328CC8A7D763593D35408808A809D07101FA2654A780FD1F4F87),
    .INIT_1B(256'hA74BC53679FF59EAAACD7B942758C5477133DCDAAB57A6EBC4F6B1651C914EF2),
    .INIT_1C(256'h2A2C9AE44F6D191777544F58BA0BB46D98E8AC4E5A23A6CA2650F5D4B6418A45),
    .INIT_1D(256'hD0E5B96586186053C7612E6A6B7E6B3B24CC3C2A3D75DBC4F2FC0B29A6C4CD7A),
    .INIT_1E(256'h42AB822054AA050302108EB8A218AA88351D2AA288840033E25CE4DAF0228183),
    .INIT_1F(256'h492492264C0BA601CC98617326640388B3529236242006717C89A466F940CB55),
    .INIT_20(256'hD665C0C5119EFAE8008C36D00025EA28A2EA2CA2EA2CA2EA2CA2117288519446),
    .INIT_21(256'h9CE7E7F42FAC8EEA733E6EE890D532D1B0E3C4C00EF1878E3C618780E2F65EE2),
    .INIT_22(256'h00F6FB08109466A0F05164F94DB8B3BBC280F2FF695BF472A28D140208185C33),
    .INIT_23(256'h28A4924309EFFB65199FD50B9F8F97AE534F02524A6DB532E303FA7D1FDAF830),
    .INIT_24(256'hE91AA9524DCA139046E8646909CA4794209245209860C4188213609F40F0541A),
    .INIT_25(256'h5374909B004A524630442362AD8A3501FFB4891235EFC924D76A349427735A0B),
    .INIT_26(256'h28BB3931CF2F3912E2A013ED09AA457008600054E246A85748CA8C413D0FD305),
    .INIT_27(256'hAB67D435380F6CCABD49A4EEB34FFCCF4886622A8043AB5683A48220FE0C59AE),
    .INIT_28(256'hC28A902925912AD509E2464400D6086B42BA15083A042A4A5180745EDA3C089A),
    .INIT_29(256'hA459DF20648CCF6032770E366CDA32CDA312853AAA8AD4A41A68B8A1B50E8E89),
    .INIT_2A(256'h01172455000A219101D500C005A7036F00A439100063909D0891044A004F5921),
    .INIT_2B(256'h000000000000000000000000000000000005A24D0022A28A8A8A080801022113),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'h2323888888888888000000000000444444444444000000444444444444300002),
    .INIT_31(256'h3870F0F0F8780000000000000000000022222222222211111111111123232323),
    .INIT_32(256'h9D6AD4B6AA5555554AAB552B49364CC863870006E76D275554F82A49999CE38E),
    .INIT_33(256'h55555B6C924B6DA4B4B4B4A52B52AD54AA9556AB5A9B64C71FF1A8548A14D2EA),
    .INIT_34(256'hFE2EC67319CCE663333999999B333664D9B649B6DA4B4A52A55554AD91E77E55),
    .INIT_35(256'h524A56275475B2FFFFF83E0CF0E1E0E00399953F9538003E0FC00FC6D9D05383),
    .INIT_36(256'h44444440B7AAAAD501911BB6E2B6D8C1AA968A5568E26ADA8B4B2254A0AB0C9A),
    .INIT_37(256'hA2B422EAE2EA4A233512000101808000A0212000381848000402020002838464),
    .INIT_38(256'h91A604D918604591B60699196241C001A9A00FBEFDCA9D79C719A0D4B7A3866B),
    .INIT_39(256'hF412ADDAADF07D04AB76AB7C1F412ADDAADF07D04AB76AB7C1F412ADDAADF049),
    .INIT_3A(256'hFFFF07FFC07F803E001C78F1C6333338C999A5999925A552D96AAA4AAAB55AAA),
    .INIT_3B(256'h555555555555555552AAD8A496AA59B5324934E649998CC78D8E3838F81C3E03),
    .INIT_3C(256'h7EBFEAFEAEEE111FFF000075488447777777BABBBBB44444444888888BBBBBBB),
    .INIT_3D(256'h7DCC71C30E153C00A00002C0E001C1C10CD001C0C1559999995555555BAAAAAB),
    .INIT_3E(256'h223C8888F22223FFFFB8B4F3AB349702F48E29EAAAAAABD5555556AAAAAAAF05),
    .INIT_3F(256'h555555555731D27CEBCB556F322488E0068B838538D6579DC7BC05CAA839C4A2),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4E1552A9E5FC2EA4F7230BC56842042AF5527FE0C4537539A7D427C9EBE8EA30),
    .INIT_01(256'h65D629499094B3480ACA0F052ABA55B3E77494842948421B15B81026CB6243EE),
    .INIT_02(256'hEE80A2317E0E779512A634D403835C205E42F929BF567778D25E5FEC037E8E59),
    .INIT_03(256'h2C52D1582293415931A84B3B221F25D29150FD306A6A96CDBC95F06F5500F76B),
    .INIT_04(256'hB33E818A156C51B34381F81C98F1D09BD64C9E9359371B18949A9B72398BCCEE),
    .INIT_05(256'hDAA9B737A70F4CA7F7F9C3D3D776F7F5B73CFDA8D38F9C11FACD2CFFFDE24F6E),
    .INIT_06(256'h2002AA8433D8D450D3335AA5EDD988400A57F6AFD6E333C2218317CF5F9B70C4),
    .INIT_07(256'h1168CC72A282244CB8C0FE9C9328FB3E4A50249CC07CDFA51C0B43BE091456BA),
    .INIT_08(256'h83A1F5002516F8BAA42261855E601AB364389C2A98063C951D99C0985AEDBC27),
    .INIT_09(256'h601004DBBA76921748124E646D055A6CE9C32B22EA17574048AFAE80FF48C3F8),
    .INIT_0A(256'h4A4046FCA6A4201A945031865B3E4E7443BC499E1290B2CB2EC55B7F4C084092),
    .INIT_0B(256'hBD7897B542B1983330A3AC1F618E0ECCEB1C16B8FEB7AC6F4398CA7F6C80440B),
    .INIT_0C(256'h35009AA8B45A25CAAA054552BF272335C74E0D39F0A4A8694BC2110E52A14408),
    .INIT_0D(256'h8D20B6DC9373975936F57E5F2E932E764937946EE84D8F5820175301A0D632C5),
    .INIT_0E(256'hE3C543486B1A7700CD3DA0223411F18C1A7B069CE080D23E8B7284D00080D376),
    .INIT_0F(256'h8A40187C6DEB9E6B80034074018C420FE926931219A1C414145B6BA8420758E0),
    .INIT_10(256'hAA3326124D362F25B279A7932269AEDFFD924D29A53481C36C9E69AE878C9EE9),
    .INIT_11(256'h0B7849B52D69FEBDEB2CDAEFC96C9E547C9664EA497FA091048EC52E87EAA332),
    .INIT_12(256'h523F4505E8703C478EB51890A21EF80F7B67AAA56BE69DC02DF10C006452A20A),
    .INIT_13(256'hCFEA85CEF7CBD7002D71838B1242C49168CB75FAED4948D8DA891BA6ED469A52),
    .INIT_14(256'h188212609B40F0541A28A49A436826604A52CE2882213A956A51A80677FDB28C),
    .INIT_15(256'hFEE976BB51B634EF35E0BE91EA95A6FCB139146EC744B0BDA569460B76DB4A60),
    .INIT_16(256'h930558C9DE225A075D7B01280000000440B150A8A10056CF5AE002856A5E93AE),
    .INIT_17(256'h248926C72FB1A492858C72EA07A464449A53B9A3F5D4E65248CF53436E0005AA),
    .INIT_18(256'h590540941FC9C36A2A3E480481810D67A880D5006794ECF64B59C1F1608D0649),
    .INIT_19(256'h74E05032A25E352FB6CFB4D619E4F6EB3EC009D40BA601E904AB502D8A0F8C51),
    .INIT_1A(256'h962B50E4AA15A2780C58A59D6CB5555666F4A326605B7D642A25A327E1A0A662),
    .INIT_1B(256'hD655D1E5C8751975AE8F3090202124CD920BA8C7413C270A18053CA181EBE51A),
    .INIT_1C(256'h072AD803AA8EAB6E0E815120E8155888029EA566AC4DB18D14C2CA4B5200A1B5),
    .INIT_1D(256'hD34C42804421061B791002600A536C70522A547C20E7550671C4DC2308660E5F),
    .INIT_1E(256'h81C0000200688F5878DA28B4F3B2CC08200494AE8958BE0D4245130300085718),
    .INIT_1F(256'h4B7DDB7796BB516409127BBB2C6EC349ED8E120082080AB8C4F9C86D9C7A1B02),
    .INIT_20(256'h3628B6B35B7E775CF4E856B6B012A24FEF6F894157DD16DB595995702297E3FD),
    .INIT_21(256'hC0EBC82A9A71F52D6F346363A5128B014CF5B4B7B89B366220390CA4A5BDE053),
    .INIT_22(256'hEE1CAAB5787165D7DD907886031556E604E1D06C438942145A262280AE286258),
    .INIT_23(256'hF3BD9DFF65BDDDD199BA79AE9D76FFCE29E76CF9AD3C924BC657BFD2AAF955C5),
    .INIT_24(256'h9B5FFAC4C83BA8680053DBEB4F6FAD501061568D5A31B28F0410E14AD3677CF8),
    .INIT_25(256'hEDBBFBD8617F4DA0DB485FBB8E37CE257668EACD86EB187BC76666BFBDB52D6C),
    .INIT_26(256'hAF9C8F204FB636D8D92492495A25F9D899149396929444220E0646A866CA1236),
    .INIT_27(256'h5D9011223333FFFFF80F6440A8C61B6D086D669507D94B3C9E380E6C0B4F7103),
    .INIT_28(256'hB661CCE5F3321661CCE5F332E665ECE1000D4D56112E763359B761C2B15DA3C5),
    .INIT_29(256'h142039C44425FE01268F6C409704CF321A3EF74962E007FE2D58563D5A5F99CB),
    .INIT_2A(256'h4C2CBA00015D450825468237164BA17B9ACE8C7010048224372EFAB38F288824),
    .INIT_2B(256'hD0EACDD19FB9D7D8C6260CB0DF44472CA30AFE43E5979587BF2AD5FF3BCCB652),
    .INIT_2C(256'h65D3D0242DFD0DE771D8A93DB3763A58A6124512044B2426A5C44860E282A763),
    .INIT_2D(256'h902710BA76727BF4CFBEFA62A3347A3C6D3DA7DDC621B15BCCFFF65EE17B23B1),
    .INIT_2E(256'h81C7C2AF48635D10F376463A7D8A163D9975D282B1575FB554D05BE2A0241BDD),
    .INIT_2F(256'hF96FC974FC51F5A6275CACA9547EAEF9558726AEB607CB68EC547777226D036D),
    .INIT_30(256'h12FD3A1029898206B80144C1CD3719E7D3A1D3DE9A49962ABA5F48B1CA8B87CF),
    .INIT_31(256'h1431C6AA99443293259F734B728CEC285E316D9242CD026D3EA1D43A8750EBAC),
    .INIT_32(256'h759CA97550666C024E4CFF62ACBE67C66FF694CF228006557A2F5A81C1414466),
    .INIT_33(256'hE2A515D3CBFED2937EBABC5D5B5296A2A94B52D5DACCBE18B56D65642CC0F8A8),
    .INIT_34(256'h954936FFF5F620AD04F9557555746884E9A8FAEBEFF5F835484E9FF2AAD51BB7),
    .INIT_35(256'h0080C041C0501090601C0C241C020101060141C000000020820821F3A7470180),
    .INIT_36(256'hF48E29E9B999A82BEE638E1870A9E13D5557FD5A80222AAAAAAAAAAAAAAA8903),
    .INIT_37(256'hAAAB838538D6579DC7BC05CAAA39C4A2223C8888F22223803FB8B4F3AB349702),
    .INIT_38(256'h2FA420842FD2FF9E0017555579DEC33311157DDEC6208F25AD361096B5AD1AAA),
    .INIT_39(256'hE71888BAEEF648000001CCC4455FF7B04C45D777384C455FF739248424842484),
    .INIT_3A(256'h4A52951DEE318EC2A9CA2000932660000355534C8076B200107EAAB20988ABFE),
    .INIT_3B(256'hD6A5294A5294A52B6A8C771DEE31DC6F5FFA0086318C62108421294A5294A529),
    .INIT_3C(256'h84C18C6210C4310C4310C4310C425AD6BDEF7B5C210842100C6118C631884252),
    .INIT_3D(256'h1059DCCCC0000AB5A03FE14340CBF50AF5EA15CBF40BF4E31CE31CE39EE9107C),
    .INIT_3E(256'h6C00A8AB4112AC1E524339D906221A2034333F9995D11DF9D000000000104E23),
    .INIT_3F(256'h280310D4A5294A528313293D00000000000000000000000001DB546A49FDFB0E),
    .INIT_40(256'h9DED34C98592522B4CA45674C9300AA05910A1621012855385E5CC9CC44A2CCA),
    .INIT_41(256'h4AEA0C1AEF32AA84DE136EAA7DE10954846AC23C4B426F8DD5CFA48ECC2AE8B2),
    .INIT_42(256'h5E6DBA26A598F91D09010B894514211422BFD523580B153544B040B064AE8ADE),
    .INIT_43(256'h46D892BD205ADC295282715AAE0402F52892211C50895C0B2DB6AC56208456EA),
    .INIT_44(256'h2116F2F20CA233957FD81CAF90565A280FB119A2A7EF52FB16406AFADAF8A254),
    .INIT_45(256'h0DE528B52CE15659A1101D2D782FA6D98CA6410412A086F8A102E960AC940B15),
    .INIT_46(256'h431B7ECFDF7FC540AAD4EAFECEF9FBCAA0E9EEA55F95FD1F733D589BA0171A4B),
    .INIT_47(256'h64F54095D288C5895520412C28577EA09141857E51C56AF6D502DD750A092F04),
    .INIT_48(256'h739CD6142F2496EDEB7BDEB059E4F33F597629BE1B7AEA78629D76ED2D313F8B),
    .INIT_49(256'h168AA182AB0097EEA286D8C5259A840F80FAF9DBC856528036EDDE73FB955755),
    .INIT_4A(256'hDD5AD38BB2E1FE788B3511A541C413D0A0C50CF395CD30F149C948885456504E),
    .INIT_4B(256'h0A07F7052EBAA0B14978F10E30439C79E5CD7F30E31C79C79E5E7F8474116D85),
    .INIT_4C(256'h582D223024168A200A7D732836A0B80A2D505B074E8CBBCBA2A91434BC505120),
    .INIT_4D(256'hA222528242B644B38A2B052854A541C701468299DD42056940EB9F0495F88B24),
    .INIT_4E(256'h5214A9594A85328CA8751C87050A9551418948F33742CE98B9F571E6F95428A0),
    .INIT_4F(256'h4002C2EB7F06EF658DDECBF6058DDE5A1BBCB7DF4EE70DDF564631A11937937B),
    .INIT_50(256'h515E7B23F6958AC9207DC15105FB825D6676F198C90DADFF446A7560EFE4F510),
    .INIT_51(256'h15B513F5C255442DDC2F00B005EBA8ACFCB7CBE52DAA26B562EC5AA850B465A1),
    .INIT_52(256'hC7BEFFCBACF244B7C10092A3ABB3691FBD615D9902CC4DF08C375D55D3BD6676),
    .INIT_53(256'h3CE0A7DCF7A53BFAA9AA53D52C528497812B4A2C2D472706FE62B3EFD4FD9B7E),
    .INIT_54(256'h316C3DA66C8C52144DA119175DB2C3CF42567C757A16F8585823280032B7E73A),
    .INIT_55(256'h3155151A511900C42C31070A2065DB5411D42A8143008A5A075A49B4C059686C),
    .INIT_56(256'hA525485B55D8ECC920A96467971AC166A8FAEDB72BC853BB2D0318986F1A62BE),
    .INIT_57(256'h10100C491D26D4800084808352F65814822DB44087098893924924900C9A2B2A),
    .INIT_58(256'h26095766B14AC50534150AB0A511005742D0A01402053151CD3828C6312B85A8),
    .INIT_59(256'h9FFF92EFFDFF326AD56B2DC8ABA981A736DD595545B9E1CF6CB48DB1D23EE090),
    .INIT_5A(256'h5742802134D51B9D76FAED9C2CE6DEF65B7F7BA11459359665BAF51EAAAE54F4),
    .INIT_5B(256'h5B41DCF177F93A255B2CBC8802852C164FFF59D4A1B4FD9B7E5E7C4551375DD1),
    .INIT_5C(256'h0C560AF796801411327138A16965B03277E152B474B683B9C28282838E0A4F3A),
    .INIT_5D(256'hECF2F714F1596058AED3E5269D15575769D50AB8F0D6A059263324D374624985),
    .INIT_5E(256'hC25536EAAA81BFAFAA975EB510501083E0E043A1214412602A41038D5540F99F),
    .INIT_5F(256'h00000000064D464200451790E2502269BA21224A002191A0DA121810AA155040),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized1
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hB6710C0E014C0ED61B1767FF3FF9E0280080C00000000001E70000000F2F1C33),
    .INIT_01(256'h8EE7FA148495A54952D690E0C0C0E0E805DE75EFD0BF7B40BDDCC5F7FA0FC230),
    .INIT_02(256'h4982724E530E37B72B6E18C4EC9096E2853C7970B4B4256916224E15C4D1F87A),
    .INIT_03(256'h1C38811B523FB745C2F8ADD55C81ED8BF8F18D000236271AD159A2494BDECC63),
    .INIT_04(256'h0000000000000000000000000000000000000000000000005AEE2841D123B871),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hEA28EAC00A036648244719D4F966CD9B00A4C006288001E4D87A6D20606D6BE5),
    .INIT_01(256'h594CFCB74B5A0482E8873F614F07264AC8CAF7BDE739CE6601122C60510E0C70),
    .INIT_02(256'h90593B7DB6BC121CA5019B7253D14D0A4E12784202ACD7FFF5FEA0EAFFEFC494),
    .INIT_03(256'hF84BE6A76D4D8EAB8635237D595F371654AA3DF6A94D0612B257546637770A3D),
    .INIT_04(256'h72165252365E508647349202DCCDE37E68283FF7539F7A529FBF2D2AEDEFCFC3),
    .INIT_05(256'hCFF3DD0829E8C1E10DF878743858AAFC9802C0253BC2597A918FF910B4725E72),
    .INIT_06(256'hCCD4D71AA54F7AC74FF6C13FE07A66CDA7BFBED0041857D455B76DA90057265F),
    .INIT_07(256'hF476DB6537E9788246DFF0325E0E022CD4EDEDF8107E6EECA00197EEE60FFD56),
    .INIT_08(256'h680E17B252B54128E06C69A8643B84430A811DC31AA0A9B9C7EFEAA844956EE7),
    .INIT_09(256'h0529DAA2CDCD74A17FC103C9976AA0887422E20107740492030809242440D085),
    .INIT_0A(256'h0A5AFA2751FEAA1090B571EDFD419F8CBF47040AB5A928A2CA1A9459B9A5FE08),
    .INIT_0B(256'h3BE9A96E20AE0103F2510A453F50FA9C6AFFAB542D5B507DFAAA800415FFFAD5),
    .INIT_0C(256'h70E995AA32CA1E91D4998BB5216228589950296B53A07BBB23C9223FB0FFD3F6),
    .INIT_0D(256'hEF7FFD45FDE8DFEBBA1DDF82804142A73C0105032A855432A9558202D7A2BFA9),
    .INIT_0E(256'hB43FFFF7D6ABFD5D6AFFDED2B6EEF7DED2B5B777D7DFBCF6977EB6AFDFF5F5EF),
    .INIT_0F(256'h00886540000B9096DF97E995938F194FF41003C51CFBD7B5A1BEF5AFFBFED0B6),
    .INIT_10(256'hC4CC400910C469A0DA123371D116082A09140080100224B003451608636B0C94),
    .INIT_11(256'h215E70294E710E11469A0DB48603448448608834486481229821ABAA000C5DC4),
    .INIT_12(256'h2960CB69454F434FF1D8B1C17A9E89DE8284C0E8B10842EBF549D1B5D6ADDBA5),
    .INIT_13(256'hF41EBDFFFC62E8CD98876E9E66C799F39A16516C3F00A5837ED3428AB57326C0),
    .INIT_14(256'h8679DDB9052B620AAAC30FF6F0B6718D65AA9845749690FA01AA05A392A5DD3F),
    .INIT_15(256'h90B55192C60A8C8F232D01224532489D0E906DA53A1B4A4A52D329C4EE271DE7),
    .INIT_16(256'h26742D7A8FD5ADCFD9308667E4CE855542A55550A84443D1FFEDFFD6FF03BFC5),
    .INIT_17(256'h8B2CA28A2CB04307E80D1687FD7FC1FABDBD2217711108E49969F41030DF6027),
    .INIT_18(256'hE72B4BD458B8E588FE8502CB24B852EA21D690B420A155A72821AF952A5C5082),
    .INIT_19(256'hF988A80E7CCB41A36C064B69B44A04B6811ED1A2FA09FF3FEB9FFB776D519CAD),
    .INIT_1A(256'hDFCFA2BCD5EF7FBD41F7D65429FAC11733FDFEDDF2BAAAAFFFEB3DF33FE7DFAB),
    .INIT_1B(256'h8A88C29155E22E515DE18F7EFF64847CF0675FDEF4D60F2D7927E54EEF30FF69),
    .INIT_1C(256'hFEFDB56DB7B9FD7BE1F7FB7E1F7EBC55FD585FEF7AB7B1679982D7BAEB6B7697),
    .INIT_1D(256'hBB36AAE0EEFDEA65AAD6FE1947A3999DAFDDBF955BF8EB3C9A6AE788F7F9F5F9),
    .INIT_1E(256'h593294B9DFD150FA3DA1450FEB4CD1EDA696BE7DDFAD918A630F6A1E1F43A3A9),
    .INIT_1F(256'hE5A4780F39DD9EF675D607F778900396041DEFEBFDB7DB5E55C251302B94CCDA),
    .INIT_20(256'h78968644F2591555234FA869ECA4CDA3CAF7502B9F436CB26E2A9256B70C8307),
    .INIT_21(256'hA3F8018C6A85694E71D09EDE5F839B56BDC8CC053C952C9B3655972E6A797AE0),
    .INIT_22(256'h146B555BFFD6EAAA6835860024FAEC89DB802D85003FFFEBF1DC1C075D972F8C),
    .INIT_23(256'hDA87D7AD8205DDD5AE5DB2C922B553B7E0392895E57734A7EF9906DFDC8EEE89),
    .INIT_24(256'hA1805DD3D6B2DCD178A3B75ACEDD6B22C7108C1831E783F81E6BCC7C2DABFD33),
    .INIT_25(256'hA6DDF290361E575A4672A7FCEB007F78B88A9B3EF26E494034037BF3A0294E71),
    .INIT_26(256'hB56F96DFD6ED7FAFF6ADDB9A1EFCD9D4B77BA3D06E966C696FB7341DF931E9ED),
    .INIT_27(256'h2E205A8DFB975120BBA8BD7A819D76AD9D76AAFFDFF7BDA050E803D93DFBF6BD),
    .INIT_28(256'h40D68052286940D68052286940D2A056000BA46336C2BEAD56480EA06A52D812),
    .INIT_29(256'h7EFF5DB5BB6A60BBC36294B9736F52818D8109A8F471062510F63881434100AC),
    .INIT_2A(256'hFABFFD5EF6FAAAF5C2F57AD16FE6BDA52D9DFFDF7BDBDF7ED157140D5B53DDEF),
    .INIT_2B(256'hA7B75EAB3773BF7DAF6D75EB409EED7FF45EEFFF7BF96EAB7BDFEED48075647A),
    .INIT_2C(256'hA9A786FAD10ED0EDAE01BAC43CFEBFDE5BBC1E81D3F7BAF492EA6DEBFB76D7E8),
    .INIT_2D(256'hA8E7C7FAFAA417EFEB64AC5C47CAA342FF5BCBBCF5DAFFA591BF1FA9F4C44C7C),
    .INIT_2E(256'hBFECD12D44FB222CE88BEFF7AA4D54B420C963B95D7D225BFB4954B577EB00D7),
    .INIT_2F(256'hFB7E749E87B93D6EEEDA7DFEA6975AEEF348FC75EFF4E993759B897F6AFFFD48),
    .INIT_30(256'h748042AD4160D1A3014A57C826D85208353B16A30023F09BF17C2EF4D1AFDE5F),
    .INIT_31(256'hCE5C7053A6F7C7A16CF0EADA4DA5D3F6D66B212DE9AA541B06F6DED9DB2B150B),
    .INIT_32(256'h02AED4BAAA8003FDF563F29D557DDEBB909A6B5CD756BABA2554F5F3BEAABAA8),
    .INIT_33(256'h9468A8599C996C789BD54CEE2823384D119C236CBC35D3B55E90BABC97773115),
    .INIT_34(256'h7A0384972F6B961FBE636A31AB88FE38763365B24B5253F3A387606F3F4A3480),
    .INIT_35(256'h0080584000001C1000001D84000107C90000C14000000000900900F655F0CD38),
    .INIT_36(256'h5C5003A89291B806DE4A905482D83D17E227DD5364FD1AAAAAAAAAAAAAAAC900),
    .INIT_37(256'h4AAD8407596F25542AE023CDE200BCC2829CA0A0D82829C000C6E2A87A7C5816),
    .INIT_38(256'h2FC628CE2802FC1FF805013303300D94000170133E0122A5294A18EF718C7021),
    .INIT_39(256'h9920000A8091DD3FF817E1000054CC410CCCDC04CD000054CC4239C42DC42CC4),
    .INIT_3A(256'hF718C6355555555B31C6A94CC00CC7FFF65299114514512008028099A0080A80),
    .INIT_3B(256'h94A529518C6318C631A94A5294A5294A5294A18C75294AF79CAF294AF2BC398E),
    .INIT_3C(256'h8A8A88421084A5294A5294A5294A546318C6318C6318C6318C6318C6A5294A52),
    .INIT_3D(256'h4410CCDCD0000496800000404141248A256DB6FEEC590804000509EC924B248A),
    .INIT_3E(256'h008F5C5DBEE1D3D3794E0740CC0117BB6F78555255755755711101177B154711),
    .INIT_3F(256'h18EE6C0C0C661818000767DE870A1A05059001104568FD10191E6E2F14352D0A),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized10
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h931A498D088D4DA93B394FF4575E6EBA8836FA7FFFFFFFFF8BFE827D6D65658B),
    .INIT_01(256'h955104157943EAFB84F5B08825FEA70016DD6AAAAAAAAAAAAAB1596B6DAFEDF4),
    .INIT_02(256'h79DD2A85434C500005B4C90400000092410014022282A828E8015622282A820E),
    .INIT_03(256'h4612DA74EE3BD23D555043CA8B8699B82AE1491C14A420881DAED5B69ADAAD95),
    .INIT_04(256'h0000000000002314DDE36DFD4C298317B8E4ED52502C0B0F5507748C30608D4A),
    .INIT_05(256'h6B7001ADC1214D50D09A0DA04000021A000BFEA02B20B5C66174024024000000),
    .INIT_06(256'hA36A068000000094AF6B5C6B8971A84C7A2D280CD000016DAD6B7E9A9C5207FA),
    .INIT_07(256'hC0CDAB4000BFABA6447BDAB5AE25C4F894C7EAABA1FC7D31081FA0000D561516),
    .INIT_08(256'hEEDEE816347FDF212100924D40C106506D78C210D784F574A9E00B1BB7B0000A),
    .INIT_09(256'hAEEEF56B5C6B8DF1298BC00015ED6FB8DF13E355DFB5115488602AE24BBD96FD),
    .INIT_0A(256'h285253A72BAD767DF53D5FAD7CAFBEFBEC8BABD6B4EE0BB808282A50238D8161),
    .INIT_0B(256'h718D00053C150005C63400143C068002E31A000A2A1A80F860187AABAE42C3A2),
    .INIT_0C(256'h748C06746B111BAA50AAA2AA280E5B55536029425BCBAA082A44408240054001),
    .INIT_0D(256'hC7397F3C3DE82000EC0810A2A8A88A039B5553615A105AF4400438E9A981023A),
    .INIT_0E(256'h55542DABF468D1F6ABDB6BDEF7D462BAF4FFFF4E505F0FE0605FF4BF4F431556),
    .INIT_0F(256'hB72A2A2A2A4848752121DA849241DC7C3D3B4D35147DDAD8D9F76B616803B080),
    .INIT_10(256'h9B09A68000007ACF58240E69344480903AA9FE6AAA14A249756492AD6EA501BF),
    .INIT_11(256'h28120924A0023096824A68A8892D2A04A210D42220A5A0952DC2EA0B42222208),
    .INIT_12(256'h25045A69A68010006ADEF3669A3486C16248A49295B51DB2C8F7484442D11124),
    .INIT_13(256'h92492444544442222508822034492000600350011251AAB52A82A84924910050),
    .INIT_14(256'h52489601849A40482E0A04A28B4D34D102000D5BDB19A4360B35381894DA9BDE),
    .INIT_15(256'h2054A152A521111028049502412084024E12D046935634224FA2224928874109),
    .INIT_16(256'h8A8B8A5220EA78E0020AB0480C81200480029E92491112051122242232222000),
    .INIT_17(256'hD5486669A69A406908332650945CB942CB0448D34D0048003E888895D7A79742),
    .INIT_18(256'h2CB3766292190C3C07848E4B3360002158312B212A0999999955FF6DB6DB65A8),
    .INIT_19(256'h03DBD926258221A3B5103420910D02D05DA852A43649390B1EB01934956E961A),
    .INIT_1A(256'h54E1D4528258E4B030F90984B2C61D937A6A7A7E6180A9024510A4149024092C),
    .INIT_1B(256'h41454ED4B1A89CCCCD96CC995D54088ABBF551D452EDD9110A0B6A5290541325),
    .INIT_1C(256'h44C8144889F522241988B5F0400598A40111119EEA44400245149B7B6182A11A),
    .INIT_1D(256'h62A644924924962C180225AFAF398F26C7D099D12049230928B4928809011084),
    .INIT_1E(256'hD8D15D7B6AB55A82A1AA9E7AA5D6B45EDACA8D5F00AE3BFEE9B7EDBE9E87E2FB),
    .INIT_1F(256'h14B249382D0A16855DD9697741612AB519551D5B577BB50A800480A00640027E),
    .INIT_20(256'h2424CFDACA02AF2F63759654AB9D573873D7BD7BD73D73D73D7B9B4B5B9A4885),
    .INIT_21(256'h0E234AEEB34D19E6DB060519BB895B89584FCBCF2BA6891408B03C0E6D241C65),
    .INIT_22(256'h00142ABD739B4022D1B59D6AD4BC57FC08740C0F4724E3D566F32CF0F1A62B58),
    .INIT_23(256'h6FEFF6DEEE85696008939D4B586730237150ADAE2E37D36A2F8FEFA36EB415D4),
    .INIT_24(256'h5BF5D9F3E35F192F3B447BC63E34F20EC7E11C8E7CB2ED7FA6167CF8E76F2625),
    .INIT_25(256'h6F7A0000B5B6A801B7DB5D352CD456D501AFCDBBC5BD0080137DFCDABA0DF9D5),
    .INIT_26(256'h7D56D80A6B505AA335597436ED5577CFC01D18EA54DB3E6ABB64DFF8DEBC2EFE),
    .INIT_27(256'h1A49674A06441111109010565492A80035BA98B402F7D669C36EC166CD5BB6DF),
    .INIT_28(256'h05993268FFCFC60FCFB9AE2FBA4DFD6F7BDD2EF71EDF78AFDE7488A111923401),
    .INIT_29(256'hC6ECCB4542CA4552A1532417283355A3354D9A23467B5AFAB8E34D7221B81998),
    .INIT_2A(256'h00AC116A00004D2600AC003506440034005B124D0084D360032D02B9002C2E7D),
    .INIT_2B(256'h000000000000000000000000000000000000C62C005104550805055F02AB55B2),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'h333232222233333200000000000000000000000000000000000000000010000A),
    .INIT_31(256'h00000000000000000000000000000000BBBAAABBBAAABBAAAABBBBAA32222233),
    .INIT_32(256'h1C0000003FFFFFFFE0000003FFFFF800003FFFE0007FF01F80FFFC0000000000),
    .INIT_33(256'h55555BFFFFFFFFFFF80000000003FFFFFFFE0000001FFFFF8000FF8013C3384F),
    .INIT_34(256'h0000FFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFE00000000FFFFE0055),
    .INIT_35(256'h07FFFFF0000000C00000000000000000000000003FFFFFFFFFFFFFFFFFF00000),
    .INIT_36(256'hFAABFEAFA3BAEEBAFAFEEFE2FFFFFFFFFFFFC000000000003FFFFFFFF8000000),
    .INIT_37(256'hB241A2A01CABA2C0CFC2000002B0800000AC2000002B48000002D2000006956F),
    .INIT_38(256'h870E1C3870E1C3870E1C3870E1C3F0047C50003E3031237C40F921125666819F),
    .INIT_39(256'hC3FFFFFFFFE000FFFFFFFFF8003FFFFFFFFE000FFFFFFFFF8003FFFFFFFFE077),
    .INIT_3A(256'h000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFC0000FFFFE0000007FF),
    .INIT_3B(256'h55BEBEBBEBEB14141FFFFFF8007FFFC00003C000000000000000000000000000),
    .INIT_3C(256'h7EA000000AAAAAAAAAD552AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_3D(256'hAA417A9BD4DA0200010000ABA600000000000155055AAAAAAAAAAAAAAAAAAAAA),
    .INIT_3E(256'hAAB6AA005000017FFFC28B882BF39A44739488E0001FFFFFFFC00380007FFF08),
    .INIT_3F(256'h55555555576341B4A7E89A1B0A0201F806380525034E2C540DE00241A9043C0A),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7A8D63656A6D536521A2DE1E951747AD0C36FA5556B5147400D0427D6D656555),
    .INIT_01(256'h82017ED42FEB8CD2E9022D1B7501B645AAEB7BDEF7BDEF76444B04B2C2C76F1C),
    .INIT_02(256'h6FD5F70897DBA02FF502EDBFDBCB6CA96D4B6D1A9F0AFF80080181E8A49C7AA0),
    .INIT_03(256'h122C22277F5E8224E39D795555209B5EAFEBC2EFDDEF76B6C35B55B0A2AA2068),
    .INIT_04(256'h8D09BC58B3E375214FB6FB6D47D76B887EE90B89D017BEB45C4B8D7D54B59B91),
    .INIT_05(256'hEAA0EB235938726463FF4F5F484A8808DA39D3370AB85047152908E40540F6DA),
    .INIT_06(256'h40089F7E72CF83C7E056F402102ABE9EF508490A304EB4201DEB441DAA4515D6),
    .INIT_07(256'h0AD51A96A4BA6B528BA3EBEA685B5440DA3FFFBB500145C6D5BD0150547D5113),
    .INIT_08(256'h086854D09A1ED6C1697565A50F222E8B09525C285A1489B768BAA04A4706E813),
    .INIT_09(256'h5FBF6B0416CD3C4BBFF1A95791B4C01066A4040195B8304F1530609E248DCA81),
    .INIT_0A(256'hB5F6CD49555BEAA56EBB6F65D2163CD0C345B6A2FFAEC104102AA082DAB7FF8D),
    .INIT_0B(256'h42A1ED6BB56D98801E56941C80481212F97B67C815AD6A28DB4230343FFEFD57),
    .INIT_0C(256'h1AA036D62ACC1EA55A1447B6C168B6437A1D00C020955A2B60B6AADAD6DEE1DD),
    .INIT_0D(256'hEE387F675D3A13BEFB1107154A812A50BF115DB02E05CA28097A2800B6AD9191),
    .INIT_0E(256'h742A8FC1F79CBFBA8E5FF3336D029BDF1CBFA72FFCCDA053417DE7F444C5B6FF),
    .INIT_0F(256'h5F002080080019BC36DEEDBF7259D5855F12EB50BD9696AC51590982AF6BBD7D),
    .INIT_10(256'h554454310A313807E43343191142138EF2713A78971A8001F90D421380110855),
    .INIT_11(256'h351A546B5AD0BA4A1612A1040169090441158B962500097803D1B4F5B78DCCCC),
    .INIT_12(256'h3FE8F5B415D0286DDA36A56DD6F55026A410554A968AD212F469440054355D75),
    .INIT_13(256'h49CEA5AD03981176DA9BBC50B0742C1A1B558201D5C4FF858B436C0B03B47571),
    .INIT_14(256'h7FA2147AF4E76F06256FEFB6DEDA3A15B6A901B5BEDAA82960A2B6A802B4B004),
    .INIT_15(256'h6904809BEFE6D750DF5D55BF5D5EBC15E192E3B4073853D2CE10EA7D03018455),
    .INIT_16(256'hFF734082879D127BAB6BB9400000001AF3D2EEDBE7905DD402E802A5C1E6BF3D),
    .INIT_17(256'hED9AF294F32FEB51B517B707FE3F9162A97384542B37FFF6DBB8AA157A00E86F),
    .INIT_18(256'h715EA9EDE8774E9B54AA800A81721AA56D4036E0259443455A4589176B75EBFF),
    .INIT_19(256'hEC6FABD434E1A14A01221B08249A29100B2940347C1E3F8FE5F7EE73576B7AC4),
    .INIT_1A(256'h50804B100D5A3550132D5E335BD6A8A8AA95A659624A38E90638B556AB6206AE),
    .INIT_1B(256'h0A80424A2F8224815568DB6ADB76FC04016C55D8B5A3C8AD05F63A6DAEF01A23),
    .INIT_1C(256'h003568012FB55435B151B05B151A26F54B50FB054AA80B2EC14856ACAA2AD542),
    .INIT_1D(256'h56DBDE30FF7AD4010E84D4800FE8B5A5A355BA81DE14ABBA904015A477AA0950),
    .INIT_1E(256'h6F58CE3C10D1081A14AAAABD4750D6AD0043C3EC0787B40BBFCA2C017BD6CAD5),
    .INIT_1F(256'hB51424190902AAB294A7448883523C50AD096DBB6DBEDBD7DDF7AD6BABE35A15),
    .INIT_20(256'h22418845925488A52C522BAB26353A924BA056C8A5462492AAAAEA558564BF78),
    .INIT_21(256'hFA1B105145402B5AD040F1B1B6D55552ED49D908652A00346506BD2D28C9422D),
    .INIT_22(256'h5577B64F57F769242F97DAFD76F8A1BB3B3FF7DD7EB66CEAE559FB875FB356B8),
    .INIT_23(256'h004A422289208882A850904824716A94C0675412852EFB864229201A14B8AAA9),
    .INIT_24(256'hAE74D75ED812F65001ADFF7BF6DD6BC56B05DFAF5FA9AA1E1A680C34103E8112),
    .INIT_25(256'h121752CFE3F279E30079A855801CDDC888B63562737EFD0881C06CEC846B5AD4),
    .INIT_26(256'h014700CE897F2DFCBB6FF7FB5D5BEA49712B9FFDFD7BBAD5B7AF8716FDE59F01),
    .INIT_27(256'hAA2001010189FFFFF8000A9D9F6FB7DF5ADBFFFEB3D972140F78BEF441C52B54),
    .INIT_28(256'h147929794E3C1C7929794E3C957929792ECFA1C5A282AEBA736538616B715B72),
    .INIT_29(256'h2EC95A28E942921DC56E9465FA34D4A015B10B2E9750024953A5E952AE8252F2),
    .INIT_2A(256'hCEE79D9CE683A3B1AA31D4DB2CA435050EB877AEF79D9E5DDB1520205B1B4483),
    .INIT_2B(256'h21D4ED0AF3A70CB39C6469636ADA2419751CCCE64B2A69CB325D9E76A544582B),
    .INIT_2C(256'h88A07CEBBE0AF5002E466215162AC6E322B53655C7D6EB1059BAD6AC2E9CF2A8),
    .INIT_2D(256'hAB55CBCEAA515025A924A404414BD9EBC44874947BDF17B34000B2F4D5E44114),
    .INIT_2E(256'h7AAFDF65AD5C9720248AF2CF9045A3708049A1006324921DA92024D59B082A20),
    .INIT_2F(256'h37D155FF05E8AE3176EB435222945FA8BB4AD4D56F3DDA594A8888214CCA8092),
    .INIT_30(256'hB5B6CA316E2E3C38AF73FD7DA71F44B29A9FB4A6EFA8B0814EA2C18B3E503020),
    .INIT_31(256'h4B57DE75ACFF93A56FF9BFFA59ED78FC067BC139A1FF948FA75AEB5D6B2DFEAA),
    .INIT_32(256'h42A814A2B2999A31FB93224E554D189D18810B84E54E2AA33556959B32BAB2A9),
    .INIT_33(256'h452A2A449458247C4B514CAA242408451204212A90105A395888B2B291652110),
    .INIT_34(256'h992CA4952D28D2EA9F14228B288B57C45211249249495408AC4522251522D444),
    .INIT_35(256'h0001584080005610100015A4100001690000034024024000000001064497552F),
    .INIT_36(256'h739488EA28012845520BD4DEA6D0159DD775D7D1E47F15F5F5DF5F58A0A0E105),
    .INIT_37(256'h00280525034E2C540DE00241A9043C0AAAB6AA00500001003FC28B882BF39A44),
    .INIT_38(256'hCFD00DB96802FC1FF8123ABABBBBB3B23ABABBBBB56DA8829BCB059405011000),
    .INIT_39(256'hDD5D195D1DDD480000010C8EAEAEEEEC8EAEAEEEEC8EAEAEEEEE8F3DEA108F39),
    .INIT_3A(256'h8A8435A87BD4F7BFFFFFE807FFFFF00002000005DA2A6F55555D5DDD5D195D1D),
    .INIT_3B(256'h89EA69505401A843DAF7A94A7BDAA43EEAFAED85CA7A82E7000A29C026940552),
    .INIT_3C(256'hFFD15842A2116B085CE210840854F5140D41C4D415E02814DAC8B585642054A3),
    .INIT_3D(256'h20B01880000002AD40000080C6E7E6E6E7E7E6E7E7F7F676373737B3B33331D7),
    .INIT_3E(256'h83FE18E0F08B0701297CA2523E5D9F5090903390991809899AB2223000C07009),
    .INIT_3F(256'hEA1610A1AD435086815779460000000000000000000000000097BDA6C010A4A0),
    .INIT_40(256'h4206EDDBABDCAE5BBBDCB4A95541D349E7AF56D56AEDDF28FA49AD42FABE9110),
    .INIT_41(256'hE55462F55555D54AA0AEF55DC0668EAB6AD79550F6A5545EABB81B5E0ED51503),
    .INIT_42(256'hA42A7F41DB450BA4DEABB656ABABDB6FD77FEED426BD2EDB6B4A218B0E555200),
    .INIT_43(256'h6AFD0752C7255050A9414495012B2F2B502F668AEB46EBB6DAA9DAAADB6AEAF7),
    .INIT_44(256'hD6EDBDAD1576F620191C43E862AAA85D2903B8B5492D3D212AB25415AA09562E),
    .INIT_45(256'hC02A592A2C042AA956EA8AC4DC5B5D500A76FBAFEF5B6D4D5EAD162FDB7ABD2E),
    .INIT_46(256'hE52F78B565929BA577AD4027E286A0554A345168AF2AF7A4C50284A0722D8551),
    .INIT_47(256'hAD3AB93AA13C1836AADEAAD1DDF0F5DDC8A1288AA968B6212AAF020AF535D56A),
    .INIT_48(256'hA8281C1822EDFC2B5AD6B5A80D486A8AD4B538A00FC8C5509C047772423E4845),
    .INIT_49(256'hE97450E301C177A145039B2CF9AE685DAB75D49E7CBBB5FFEC92656D6D1BA98A),
    .INIT_4A(256'h30AD1154614844A4D54A7B52AAEAEEDBB42ADD614BBC35F7B9B9BB55ABEABDDA),
    .INIT_4B(256'h15B925CACA465B4EB7A51145145145145AEAA1145145145145AA0E68A97A88EA),
    .INIT_4C(256'hA912F824706934D3D59A295649672814F32DA5B8F59524844756FF9BD4202AA7),
    .INIT_4D(256'h77556D6F2B6DAA11751E23D5FB5AA2485AADD02337FF7A04BFD6A6BBCB3456FC),
    .INIT_4E(256'h087935AB5B7BC7BDB6DAF7FD2A55EFABAB36AD4E043A09DD4A2FEBD4E0AEDB75),
    .INIT_4F(256'h95D56F448D2C02B2D8054445AA780625B00E492480411224A91A94F0120620E0),
    .INIT_50(256'hB9A04252412811135A8227AA5EC2DDE888A9222A1A15122A88950A9545084220),
    .INIT_51(256'h7EF27C5ACF9862F6A4FC43C55FB513F1285C8402D0D4F8409412A551E358824A),
    .INIT_52(256'hE9B6D4D34D35A929C434C8445545C7856B522A225910D541DCDA69A2AD5088A9),
    .INIT_53(256'h46ABD1AD6B45A415D5F4213A97A508A50A441552D3A514889504455EBC351CC5),
    .INIT_54(256'h56A70B76049932AEFADEBA6CB39591ECBFEDDDD7E5792CACACFDF7370510B5AC),
    .INIT_55(256'h4AC4A4AEBBA2AFAA13A2C204364A24A97C28F57FA8741D47CD86254D2EC29855),
    .INIT_56(256'h4EFEBDFCAB6951134BD688A14AD5ABD15548F44558B380BAF2FCE5BADE46951D),
    .INIT_57(256'h7EFF85B7FF19FBFE9D53FFD0EF82A0BFA9754E9BB7F7F7B4FFFB6D79A80A3D1F),
    .INIT_58(256'hE27238818B162C6F4AEED56B56AAAAEEA5DB5EAB6DB2B5AA07E17D7EAAB59F97),
    .INIT_59(256'h8AC283BA529404A74AF2A4E814B680D71C13AAA88A4A4A05E8CBE7E96FDE8125),
    .INIT_5A(256'hAC9C6E526B60A482BA15980F3AEA39C13CE373269B424E4F549E0D07AFF4D08B),
    .INIT_5B(256'h643F810AAA9FE5FE77E6FE45555EF6F8BD1222BD6B5C1E2097A176EE82AAB22C),
    .INIT_5C(256'h5AE0B725C9647EE85912854EBFA2595ABB57F241C0C87F023AAAAAA00FC00FE0),
    .INIT_5D(256'h6AEDAAE0222C87217135094D7D22BA32F8000AB945FFEEA09A6C1091132E377F),
    .INIT_5E(256'h746F10C75F7F692EEDF6D5EFABBFFA7E951FFEF6DBBFA5DA76BF07410500E981),
    .INIT_5F(256'h0000000000A0A88F0012024F55AD2EF10515B5B4D34736FFB779776BD0FBBED4),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized11
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4883044A93666243014C72A3951CB387F2523FC000000003A20000001D62A738),
    .INIT_01(256'h4912535656C6B1AC6B1AC2020202020185852A4438B22EB0A4A72000052120AE),
    .INIT_02(256'h6E68080128E1CEE699CD4E3329C0CA9B7D172D0DBDD3677B845121B119892925),
    .INIT_03(256'h000000000000000000E00000001220E16632E380018830811821B064A48B7389),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000955100000020000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hB201A524E1FD0729B687CC125C310A1462B23FF112513CCCA0E826E494949470),
    .INIT_01(256'h208712409920881B0240A99030259B0CE621294A5294A53055C904320C092430),
    .INIT_02(256'h2323AA2C5E488C8E5032248929AD4481470A34288A622ADAF361816212956648),
    .INIT_03(256'h66A5B11C2428C1169A50A5B30148D726148500DF0494EB409B2950F39B802874),
    .INIT_04(256'h3864591864D8730C31DFC87078A58338546D14A3A13483468B946D2050A46721),
    .INIT_05(256'hE5D1E56E71B1A36CCF542C292D6E1908DD244E5238A3C3845C600012FC46D879),
    .INIT_06(256'h3B0C9238624A5A426370412A19B9DC5250286E375026502C12850893A32910CA),
    .INIT_07(256'h504040321691651E0897275B636119100864848D005545DA4001000154054143),
    .INIT_08(256'h2BA176C0D8161A110D332484292008C9004B4A2348124C1023899D34168886D1),
    .INIT_09(256'hB0C62041122499C89311340A429042E442610100B08210899C04211336448CE5),
    .INIT_0A(256'h21E363A024424918D2596112D02220514329023E10C210410460C82246129889),
    .INIT_0B(256'h101010E0E62241100325214310450CBA730FD4E48424088163D34446B9C3F539),
    .INIT_0C(256'h6A05C0113822584408D99A02110F04209B1BD5DEF19AAA2103F24D3220990193),
    .INIT_0D(256'h896364BC5126D238E5F32C4C4601A7483111A28DE4048CE6404886557FE20A00),
    .INIT_0E(256'hB0242C723E213723E23E46C0B0B63646C0AF8DB24E3615B6216670C31905959C),
    .INIT_0F(256'h460D108911009C801287809415492340315049C09408623181924D6B6146C090),
    .INIT_10(256'h2332328898349113111130090109116088084608C11834C12488091104908808),
    .INIT_11(256'h27521CAD6B5D8208C9103102C124882C2C184648898811110445775540D33322),
    .INIT_12(256'hA9060691F049B66A1CD21C0C20936886190836040AC74C719D784EE71C3870E3),
    .INIT_13(256'h0D0204A502085B12460890E39098E42C450E20870646A41C8508A1044099C091),
    .INIT_14(256'hCDCB55834784691A0924C0000848D87092184090884838C12300920E76B434C0),
    .INIT_15(256'h1E44208BE9C042C8B8707DB91028D09CC78086351D235B0858598150E72315F0),
    .INIT_16(256'h91261BDFCC307BE64538D30B9224C7244831E9120D1444C22063082E143E0934),
    .INIT_17(256'h471471471471860010A09044947A70A60DE20A488DD12252458E0841880421A4),
    .INIT_18(256'h98C68F949CB965290818014740290F24A418D21A35D1D1AB692481B9210268D1),
    .INIT_19(256'h3390981A13108681964B6DB24B6CB25B25E31C524109253E995820A00427EB05),
    .INIT_1A(256'h0EC7685A1468D0A1129362510848850B66D36BB36E9985A35F23D30A61000673),
    .INIT_1B(256'hC648916CB4B11625C7264922C928281421240C5C928EA7947CAAD104AE585965),
    .INIT_1C(256'h2050A49CB4B0C0B184C693584C681240990948857232192218B263138163422C),
    .INIT_1D(256'h22848A1189B6342BDA5299A09498528C850C8833195861280A28C68DC66941A1),
    .INIT_1E(256'h019008198618B26C38D8719E03B36E1474E189DC1E745A490B0961060E222222),
    .INIT_1F(256'hB6CCB2258D6CCB5B46CB36CC4D9E409824D324892492453A668A10B41B842D04),
    .INIT_20(256'h449B36225B66D54CB66CB84CB086C4C96C5C596AC89916DB991919639596E086),
    .INIT_21(256'h289C910444546D6B5F66CE4E4A49C926166E658D96D9B6588B72D9BB7B2D9AB2),
    .INIT_22(256'h971CC31802D1B59EFA0A2106B3820A6878C01A2483D1A3E61B06048027871249),
    .INIT_23(256'h631118C4E5B555503972D96CBFC43F2160CB1EEF6CFB4D15D585B48632C218E5),
    .INIT_24(256'h384930E1691B419DAFB65C739971CE6A45121A346916982179E51CB076FEC1D8),
    .INIT_25(256'hD930DB30310B471BCB47B6B66C134484645EDCB14968E7797720A161BCAD6B59),
    .INIT_26(256'h931DD9A3F9EDE7BCF6F1D627AB238D1428E7FB3CB271C698D1F24F5647182852),
    .INIT_27(256'h911CBB90B18BD9E465ECDDBB90743E64743E620AF7B6529958B9C066CA4A988F),
    .INIT_28(256'h32486449992432486449992432486449040E4861964F77269B6F26E41898C981),
    .INIT_29(256'h62132491B32B6582232648A96F6DE9900C98C5B611CE998CB64B6499377CC893),
    .INIT_2A(256'h18CC32F7BE6616ADE1B952EF65965291B33D5CCBDEF6FB56EF5DCC83C40D152A),
    .INIT_2B(256'h9071B6197CD7AB2F7BDBED5BBE68A95313071DB4D967236AC6CC69899A9143A2),
    .INIT_2C(256'h446246E0D088448019C91304D0A63218CE331A411A42205746662661E3334A67),
    .INIT_2D(256'h85308322674698348DB6C22225062716086C5EDCF738520D18888A0B42822250),
    .INIT_2E(256'h82923319CCC6D817AC661A380622F648886DB840BED6DB23ED9256D6584C99CC),
    .INIT_2F(256'h6ED1C2984485231F1A3908411A5CC539990747C720B42868BE4447DF2E960224),
    .INIT_30(256'h32C97A923323060CDC8F53E6E53459861A5A5BAA3CE19A4D49323840F9440B72),
    .INIT_31(256'h2B33495D92C42DC1B686E2436D94C2C6C961258D8C88D60899592B2564AC0008),
    .INIT_32(256'h3192704ADAEE65AD8C48DB215EB646C2E6CDB946159CAF4A495966585ACADAF7),
    .INIT_33(256'h224CACB2D765B7612F6D73B91719AE358CD719E3261D64AD64644ACA0895C88B),
    .INIT_34(256'h29A356D9B9BAC13E58C91164AE44F01C1B88B6DB6DAD9B6443C1B9B5D5912733),
    .INIT_35(256'h00005B00000016C0000005A00000016C00000040249000000000006234104508),
    .INIT_36(256'h4000008800003001000800400200100A17D0A800A2000755FF755FF755FF6800),
    .INIT_37(256'h00F000040009000000C00000800019F000100000400001000302000020400000),
    .INIT_38(256'h2FAD65BD6802FC1FFFF9A999A990111AA8A98A88956DA94A435AB5842B5900C0),
    .INIT_39(256'h44D5454C5444EFD40017FEAAAA00226AA02442A226AAAA44222965A940842084),
    .INIT_3A(256'h42B5A88A2A2F7F77FFFFE7FFFFFFF7FFF600000E38E38E55454CD4C4D5454C54),
    .INIT_3B(256'h9DAD6B4B580240856443D48280E2501AD795A4210F1200D395A813DAF2BD6B58),
    .INIT_3C(256'h00005AC21591EA6A1A8280E2389E52D4A53DEF514A001405029EF51148401456),
    .INIT_3D(256'h2CA1000880000296C00002C086DB49349B4DB4DB49269249349369B4DB4DB400),
    .INIT_3E(256'h67332DB2D966CDDC8DB391C832081C305050DCA1AAB2BB3A3BA32BABA1C4A03A),
    .INIT_3F(256'h3CC6C6F8FCE63C8603483119737F1FBF01FF00007DF703BEFB7F83400000060F),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized12
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h99084C840ABC3F8899442D18F329B65856B23FFFFFFFFFFF98FF46E6949494B8),
    .INIT_01(256'h5551504578A591D516425B24B1CA04805644238E38E38E38E3830321248494DA),
    .INIT_02(256'hA104BD81980C4000964B6CB6CB2DB65B2C8008088AA80A28E0008A88AA8AA20E),
    .INIT_03(256'hDD3001C6C8D25B7F70C843A7664A729262870E1131800149FAD94E04594A878C),
    .INIT_04(256'h0000000800826178DA980290CC991716A7939D094614CD3F2E8F039A64C2982B),
    .INIT_05(256'h2206C8811DAD3436E0580684120002992088430020D990440D80024900000000),
    .INIT_06(256'h05204058908210D2812104688914659308E4A488490411248421238880C0448F),
    .INIT_07(256'h1934851800820D9190864610822444CA932498641003FE519112044430C0F032),
    .INIT_08(256'h275264D310ED8935A8225B7781451474C6CB5AD6EA3ACC1C8580798C12048888),
    .INIT_09(256'h96D94C2104488995A649244450242208D11228EC8410927845A0362219249261),
    .INIT_0A(256'hB51A1B94E234936290A82714BA65B6DB6E460D0AD6EE199BC805FB36ED0E93E1),
    .INIT_0B(256'h339D9B04D24B6464DEF6EC1AD2499212673B3689E0D833434CD3660616444604),
    .INIT_0C(256'hC044822C8C32610BB364464466F95BAB03701B364D2606C460222441B192C909),
    .INIT_0D(256'h3CE0B0D0D299176092CCCC49119119BE5BAB037099B069465137582D8D820419),
    .INIT_0E(256'hC710A4ECC183269B0D2EA5294A48BA598602486201486261A149823823059301),
    .INIT_0F(256'h12191919196D6D31B5B4C996DB013490B1B90410F33369DBDCCDA56D6C67D273),
    .INIT_10(256'h8B2DB6E6CDC02679099609A5BA239258260D896388529B6DD0B24990A1D48092),
    .INIT_11(256'hEC592CB2EE4922CACB614E6445BB1327A05976B19CB49689A49E1C01711111B2),
    .INIT_12(256'h2DD95B6DB6E6DDC02668DB36DB1C92C13B76B6DAD6FC6D176ECC072239D8CCB6),
    .INIT_13(256'hDB6C923332223111B36ACBB2F76DB9B1E6C7736C8B29E4E9E7B3904514518058),
    .INIT_14(256'hCB6CF20C46D9DA2C105B00BB2B6DB6DCD9B806ED1B08E5960D49821DD768E928),
    .INIT_15(256'h1732ECC99DB5D861ADB2DD8925924DC9245BD9775B9AD7112E11116DB80F0781),
    .INIT_16(256'hBF8CA91A96E1A7800022B048266CD9B799A268DB6C888BD9C8999781AB111900),
    .INIT_17(256'hC706236DB6DB776D765C915AC932656B249B76DB6DBBC853366C444D0A9F944A),
    .INIT_18(256'h16DB1BC5462562C2B652B92888E140A7C489E098B2C6444445E720B6DB6DB7B0),
    .INIT_19(256'h0F6D6D94B39DBDCCCE8CB8965596C9D926731B3D4B6D8F2E7854CCB2C3624A79),
    .INIT_1A(256'h46A7D05AB176366CC965AC62DBB1204B01414143177286D9564D9B036CDB369B),
    .INIT_1B(256'h3DBE6B3A5B5574E222DB624568A5C446DC1762C75BB66C8CC6C5B171800308B3),
    .INIT_1C(256'h222F2724671CD9178C444E69613E30DC98888C403822244B56736DAD9249857B),
    .INIT_1D(256'hBBB3669A69A69A62C5B3361415BE15DB0AD87E61D96DBB6885F2885B6DC1CC62),
    .INIT_1E(256'h03470328A0D30802059058991F4A51CA081814EC30A4F86245908042791EA7CD),
    .INIT_1F(256'h58D34D35A488D204CCC92133092009906BB02F1B1B1952781C8C422486C088F8),
    .INIT_20(256'h964F3F2B689268EC1ACC8740805EC0500540D40D40D40D40D40529A5CD299D2A),
    .INIT_21(256'h8321E7F80B6D88B2DD2244888F296F296EC9647F365976CBB64DD3189596739D),
    .INIT_22(256'h0055101C1B29240A9902C33944111156D3990C0B1194AB332148A2C045D0A72C),
    .INIT_23(256'h24C00008166D6869801A0409486410B59009848222307038225C9D6423823040),
    .INIT_24(256'hDB91028D18CCF808E353DA15B0858D98150ED66361CE24CDC954834784690A09),
    .INIT_25(256'hA4B610119092184091090708242012419F82468D2483C884117D3848170B8703),
    .INIT_26(256'h0408491965D06EB2F305043614C0921908640224C208D1A6010B4B214C500DF0),
    .INIT_27(256'h5BED8F6CD9565C88CC4905C9305B0DCC08184251825041A435C12B223F084249),
    .INIT_28(256'h818D1A30C939348936452CAE06C71094A538B841856EB59469C04448D820B990),
    .INIT_29(256'h6A3465612206327091326C1AEC8632C8632E2BDDA165AD7604118E0B4A8C8889),
    .INIT_2A(256'h018324A10002261101840092037B02CB00640B2E006368DB0C96060500416094),
    .INIT_2B(256'h000000000000000000000000000000000001C204006026640A040CC401853287),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'h111100000011111100000000000000000000000000000000000000000022222A),
    .INIT_31(256'h00000000000000000000000000000FFF00000011111100000011111100000011),
    .INIT_32(256'hFFFFFFFFC000000000000003FFFFFFFFFFC00000007FFFE00080000000000000),
    .INIT_33(256'h55555BFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFF0000E03D0720),
    .INIT_34(256'h0000C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFF000000055),
    .INIT_35(256'h07FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000),
    .INIT_36(256'h555400050142FA1500550551FFFFFFFFFFFFC000000000003FFFFFFFF8000000),
    .INIT_37(256'h0000C1000030000006D0000000B60000002D8000000B40000002D80000008005),
    .INIT_38(256'h044811204481120448112044811200002000002000000100004400001800000C),
    .INIT_39(256'hC000000000000000000000000000000000000000000000000000000000000003),
    .INIT_3A(256'h000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'h55EABFEEABFEEABFE00000000000000000000000000000000000000000000000),
    .INIT_3C(256'h7EA000000AAAAAAAAAAAADAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_3D(256'h2001000800400200000000868300000000000000555AAAAAAAAAAAAAAAAAAAAA),
    .INIT_3E(256'h001000004000010003020000204000004000008000000100003FFE7FFFFFFC00),
    .INIT_3F(256'h55555555508000800300000808001980003000040009000000C00000800019F0),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hA601A524E1FD0729B687CC125C310A1460B23FF112513CCCA5E826E494949470),
    .INIT_01(256'h208712409920881B0240A99030259B0CE621294A5294A5305599043209092430),
    .INIT_02(256'h2323AA2C5E488C8E5026248929AD4481470A34288A622ADAF361816212956648),
    .INIT_03(256'h8EA5B11C2428C1169A50A5B30158D726148500DF0494EB409B2950F39B802874),
    .INIT_04(256'h247C0A342284B0A12CB24B257D392488A20408888A123231A44488A608820222),
    .INIT_05(256'hE5D1E56E71B1A36CCF542C292D6E1908DD244E5238A3C3845C600012FC421229),
    .INIT_06(256'h200C9018624B5A436370412A19B9985B50286CB75026502C12850893A32310CA),
    .INIT_07(256'h384040321691651E0897275B636119100862448D005555DA4C91000155454143),
    .INIT_08(256'h2BA176C0D8161A110D332484292008C9004B4A2348121C10238980C244448C31),
    .INIT_09(256'hB0C62041122499C89311340A429042E442610100B08210899C04211336448CE5),
    .INIT_0A(256'h90923C6D7319A05C60B9071DCA13D0444309023E10C210410460C82246129889),
    .INIT_0B(256'h2665E7009324C81C580000180000028649A004D82739CE36090C46063492340E),
    .INIT_0C(256'h620182413802185408199A02110F9165091C0890B019C36183925846634205C4),
    .INIT_0D(256'h896364BC5126D238E5F30C4C4621A6483112A28DE4048CE024636101D2641616),
    .INIT_0E(256'hC988D24742302642D8190220005A511930320C08C888094A03608C9888080024),
    .INIT_0F(256'hC400109CFEA09C91C009809415492340315049C094144C8C55590A288CA630C0),
    .INIT_10(256'h22323211219023049224624901091148EF110148C11800C12488091106908808),
    .INIT_11(256'hF3521CAD6B58416107103102C1A488EC2C18464A22FEA461230412CC12B33323),
    .INIT_12(256'hA91E0692F24034468CD21C244253E886190A36040AC74DC8CD784C0030B0C0B0),
    .INIT_13(256'h0D0204A502085B12460890E39098E42C450E20870646A41C8508A1044099C091),
    .INIT_14(256'hCDCB55834784691A0924C0000848D87092184090884838C12300920E76B434C0),
    .INIT_15(256'h1E44208BE9C042C8B8707DB91028D09CC78086351D235B0858598150E72315F0),
    .INIT_16(256'h91251BDBBC307B6675392308000000060F766127962444C2086002062D9E0934),
    .INIT_17(256'h2418C672CB26A34810889044947A70A60DE208C88DD12252458E1841880081A4),
    .INIT_18(256'h7B1985E684D73C6906180007010E7864A400D2006491C9A3692481B9210C9649),
    .INIT_19(256'h3390981AD30486BD964B6DB20B6CD25B25E318D04108253E852C86C80427AC53),
    .INIT_1A(256'h0EC7685AD468D0B80D9099118B3264646770C171206C618076FBD30A61000673),
    .INIT_1B(256'hC648916CB4B11635C7264922C928281421230C5D928EBF94BCAAD104AE58596D),
    .INIT_1C(256'h0A50A002B4B1C0B184C693584C681243992948A5763FD9221BB1E313816342AC),
    .INIT_1D(256'hC0250653E4E0CE2B3A7ACB601492528C850C8833185E61280A29C68DC66815B9),
    .INIT_1E(256'h01900818061AB26C38D871DE03B36E1424632336965C5A090B096103A3064778),
    .INIT_1F(256'hB64CB22585ECF8508424FECC559E409864DF24892492453A668A10B41B842D10),
    .INIT_20(256'h549B36225B66D54CB6ACB84CB086C4CF6C5C596ACB9916DB9919196BB59AE086),
    .INIT_21(256'h289C810011046D6B5E3ECE4E4A49C9261676678EB59D07D024367C64652D9AB2),
    .INIT_22(256'h971CC31802D1B59EFA0A2106B3820AC878C01A2483D1A3E61B06048027871249),
    .INIT_23(256'h631118DCE5D555503972D96CBFC43F2160CB2FEF6CFB0D15D585B48632C218E5),
    .INIT_24(256'h384930E1681B419803B65C739971CE41A30260D18496980579E5DCB076FEC1D8),
    .INIT_25(256'hEDB0DB30310B471BCF47B7766C134484645EDCB149E352797720A161BCAD6B59),
    .INIT_26(256'h372D8BA3C32464919924924950181B4A49161120F06888C192024756471A2856),
    .INIT_27(256'h91102398AB23FFFFF8002215A122124908484C821011211035083C3086022107),
    .INIT_28(256'hB2486449992412486449992432486449044E4861961FF7279B6F26EF1898C981),
    .INIT_29(256'h6213279DB32B65822326481C6F6DE9900C98C5B611C003E449B184C9B0FCC893),
    .INIT_2A(256'h18CC32F7B66E060FE1BB07EF6596D2F1B33D5CCBDEF6FB56EF5DC9F3C40D152A),
    .INIT_2B(256'h9071B6197CD7AB2F7BDBF55FBE68A95313071DB4D967236AC6CC6989DA914362),
    .INIT_2C(256'h45E246E0D088448379C9130CD0A63218CE331A411A42205746662661E3334A65),
    .INIT_2D(256'h85308322664698348DB6C2A221062716386C5FDFF738520D18888A0B42822A50),
    .INIT_2E(256'hC8E43F0F9446D870B8661A30D90C8F1888ADB0829112DB23ED9056DE58CC39DF),
    .INIT_2F(256'h6ED1C2984481E31F1A3908411A5CC539990747C720B42868BE4447DF2E9602C9),
    .INIT_30(256'h32C97A923323060CDC8F53E6E53459861A1A5BAA38F19A4D49323840F9440B72),
    .INIT_31(256'h2B33495D92C42DC1B686E243AD94C2C65961258D8088D60899592B2564AC0008),
    .INIT_32(256'h3592704ADAEE65AD8C48DB215EB646C2E6CDB946159CAF4A495966585ACADAF7),
    .INIT_33(256'h224CACB2D765B7612F6D72B97759AEB5ACD771E32A1D64AD64654ACA2C95C888),
    .INIT_34(256'h29A356D9B9BAC13E58C99164AE44F01C1B88B6DB6DAD9BA643C1B9B5D5912733),
    .INIT_35(256'h00005B00000016C0000005A00000016C00000040249000000000006234104508),
    .INIT_36(256'h4000008800003001000800400200108A17D0A800A2000755FF755FF755FF6800),
    .INIT_37(256'hFFF000040009000000C00000800019F000100000400001000302000020400000),
    .INIT_38(256'h2FAD65BD6802FC1FF81880000000080880000000056DA88600C8B5B50D430FFF),
    .INIT_39(256'h8808080808887FF800010E20000000022000000002200000000165A940842084),
    .INIT_3A(256'hD4A015EF5294F7B7FFFFE003FFFFF0000200000C48150C554508088808080808),
    .INIT_3B(256'hB5AD5094779C4A03CAF6B5EF7BD4A52BFFFAB5BD6A7ACA15AD45685A51284F69),
    .INIT_3C(256'hFDCE211EB5AC00294210856B528A8435A2114A528907389E2BC2F5294B5A8A26),
    .INIT_3D(256'h28A1000880000295000002C084F9F8F8F9F9F8F9F9F9F878383838BCBC3C31D5),
    .INIT_3E(256'h67332DB2D966CDDC8DB391C832089C3050501310980908098BBAA32001C0A02A),
    .INIT_3F(256'h7A96B5BD4A53DEF50348311900000000000000000000000000F480973059B216),
    .INIT_40(256'h399E26EDC17EE2CD88C59B76ECBEDD2D96191644619C192BB96C015838320888),
    .INIT_41(256'hFCD02E1CFFB1F319FE8EE85BEF961E610607D732F38CFFDD0B7DF242265C70A5),
    .INIT_42(256'h9B17113C48FC66978A0091020099C9220100264002776648A139E2B95FCD3DC5),
    .INIT_43(256'h2554F92811BCD40A1F01351C228B9DE940812226211226134C5C666649202147),
    .INIT_44(256'h4264FC6E1B1293DA17EC032576279FC40F6E81532296BCDB6690720CC5FB3EE0),
    .INIT_45(256'h2EF94839E96EA79FC2628E38585B63E8077324924CC920FC0E1C31E44D207766),
    .INIT_46(256'hA41BF4F3BEFF088C12E6F41C6257FDF30972DB2D8B08B09F7A981192702E10C3),
    .INIT_47(256'h61C980891CB27CF2384A00C7C18638089869AC6CB1EC66E0860CF12610F2CF58),
    .INIT_48(256'h791C12285702524E739CE73834E441939E4720D6093F817F060FB0CBA3702D56),
    .INIT_49(256'h251261C103C076642C226862C2936443C5C1DAD1C38E130936CD9EB3B1AE6466),
    .INIT_4A(256'h39F0938273B5F634C663607061E62168505E44F5D901520B0101073198266444),
    .INIT_4B(256'h772DB66B6D622D62C61988618618618619FE788618618618619C332444604981),
    .INIT_4C(256'hB898C34EA6EC30C336DB005B2C95B4C6C117B22C588CB6D6240E08631B979E56),
    .INIT_4D(256'h10F2A426A53689427038070EC90881C6486041936AD6B1C91E4B960304B446C2),
    .INIT_4E(256'h6967D2998D083318D2381816204060988032149D0305C5CC35C21832E0E24912),
    .INIT_4F(256'h4C459DD6FE43CEFB879DD7760B079EB60F3F6DBA44230FBA6F318C4109121121),
    .INIT_50(256'h6567FF71658B888866F9960B19FB818C4445B9124304DBFEC64562C5DFC46B10),
    .INIT_51(256'h63DB617B6C2CB2C9FEC6EB2018765B08ED72D6DBDBC6C62E45C8B32D8F645962),
    .INIT_52(256'hDDB6DADB6DB66CCD8D06DA232323B649CE711111188904B107EEF69116244444),
    .INIT_53(256'h1A6132B5AD66905C4B12B08B08B1EF36AB23C4DCCC8613843F222270F87C921C),
    .INIT_54(256'h3A64D8720C810282664E093F91909027822637FA3C6493B2B2C741B1A9F2D6B4),
    .INIT_55(256'hB244243E889CA08A088245001267BE6C6396C3089340841108CA2230E248586E),
    .INIT_56(256'h48C89196679088886306446FAF79C3EF339F9F171B80C1D94CF2FCCC60236420),
    .INIT_57(256'hA1643C094D136109121B21278C761A8A0B1EC260BA42449192490465843AD67C),
    .INIT_58(256'h861466C0993264E0662243030A3838238C69325924865298C6D311E2F9D2585C),
    .INIT_59(256'h17EF8263FFF99E0308CF249352D2019210D9181C6B3BE1C134C324930C536012),
    .INIT_5A(256'h604FC6C10C0A8388E65C47892666B1C1B2EF13B49A6F066CF492026CAAAE6A42),
    .INIT_5B(256'h001F801839A494D0210BA6401048CCD433FF91E6319089D27C20FE25F6338860),
    .INIT_5C(256'h8D1F30B6250261602560B366CEEB6564E5C6400000003F002AAAAA800FC00F00),
    .INIT_5D(256'hEFA1BA307118EE3B1D866E618C11999978000AB8E06331C888711162A9B22439),
    .INIT_5E(256'h87A5126C043CA72630FB5B9C8198F16CC0F292424881B3276C36FB07BAC0101B),
    .INIT_5F(256'h000000000536446C004927ECF0849E94B4029090410E8A4C8C652C210BE20233),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized13
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2453040A032846040109C00A40500347F6C17FC000000003010000001060E035),
    .INIT_01(256'h40500B5456C288A0280A0222222222258108124430222930404210000491108D),
    .INIT_02(256'h2440000030C48A34006986330CC0489B3C8528019580672B0090002880280500),
    .INIT_03(256'h00000000000000000000000000120440241641400311319200418260C0912381),
    .INIT_04(256'h0000000000000000000000000000000000000000000000002955040000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hCA01C602D1FD462992050218106A1C3820A17FE220703C0C40C023E090909028),
    .INIT_01(256'h61822020B0018488E2C1E8C0282D1D18455000000000000B888504084A0E8020),
    .INIT_02(256'h28A3220CCA84049108211254A8854001400A083A002100224120802210814158),
    .INIT_03(256'h4481B11A1224C11650489432818050B13006028C8858AC400A3000711A082A60),
    .INIT_04(256'h1054F03044F0528821528050D9CD00A4C0243A17831041429A3A3890E0D24481),
    .INIT_05(256'hE080716E28A9D36DCE0A6A756D2E3300D104AD613811C1C24860880C6C06F0D0),
    .INIT_06(256'h28AE801020491C416228212A09A5442908680917702008060B4E9D8B8321108A),
    .INIT_07(256'h082040211441540D04340C0B41200B3004C0025C0014008C0000115440440156),
    .INIT_08(256'h2BC16680D001483025631400610000480009460140020C080344582012998690),
    .INIT_09(256'h284200C309649181003004584700226C1863030020163000080C600012444065),
    .INIT_0A(256'h8141519010A3080AC80924AA0861150056AC001C000030C30C40D8612C000180),
    .INIT_0B(256'h080809806616010006148527002484B8411A50A20212184151C20C0230429428),
    .INIT_0C(256'h6905A008342650D20459980130A71060929BF484205AA9110140008001000109),
    .INIT_0D(256'h545152BA4A12E12495C03A484401070823008004E4048056404804002AE20040),
    .INIT_0E(256'hA8122A2A3D1314A3D13526A029A11526A02745092D353195215168C294A5445A),
    .INIT_0F(256'hC20D100B09089480000200001CC0817543094828880C66294049452B5326A048),
    .INIT_10(256'h322223801800900300310008001901518018C218030834C09484190104808018),
    .INIT_11(256'h17200C84210D8008A9083082C08480902C0045484184B00304058181C0023323),
    .INIT_12(256'h00260701E22185C400C81A18104308AD3B00220548440C311CB80E4208102042),
    .INIT_13(256'h2482042101184A800C01418301C0C070440A618683C0009806088304C109A0F0),
    .INIT_14(256'h000B51830600611C000040000024E0600118C000500018602180000676B400E2),
    .INIT_15(256'h1EC460896141045811603C914070C1884D100C3136834A0850D80140AC2614A0),
    .INIT_16(256'h02029B5B82286B412CA04209404057042011E108041501A682D12085107C0004),
    .INIT_17(256'h053053053051440008A00AC000D070C60550090184C800000D06044080008192),
    .INIT_18(256'h02000E44F06144A48410030540000E209208C8101180D0AA252401A894004043),
    .INIT_19(256'h4298181C02004701924B6D964B6CB2CB6DC20C410B0000141071000000170047),
    .INIT_1A(256'h1ACD6048106061831700000018E9808C96432B932E054491CA23E28950A00540),
    .INIT_1B(256'hE648B124B0B9162C8206200380000436640018B002042518680C71203848D044),
    .INIT_1C(256'h00E1801030418181040713D040703101D01B0101C0203804099000390141022E),
    .INIT_1D(256'h220488098880000910000020501443080E18101610D0C0F10A286308841100C1),
    .INIT_1E(256'h000000000648B2700014D34806378C1A358881483440C2280000430400602020),
    .INIT_1F(256'hA24CB22C852C594942D932CCC58E418810C2000000000E200048108412042102),
    .INIT_20(256'h64CA7622C932554C972E90E59182CC4B26D84B2A5CBB12499999913794B64082),
    .INIT_21(256'h8044A5466216C4210F669ADADC0D00B4382A2C81324C9648C9324CB93964DA96),
    .INIT_22(256'h921CE30002C9C418505C6106A3161A60D0400C6083E0C1444A02048286448241),
    .INIT_23(256'h631818E46491555093264B259D6C1C7380DE0BA53A518714D4A4948662423044),
    .INIT_24(256'h942B31838889A1CDA79248210920842ECE028A102813190151441CA0525880C8),
    .INIT_25(256'hC93189B03899A69EC9A696A2CC0B2A04444A4C912924453926A0D3912C842109),
    .INIT_26(256'h121CD1A369E10694F083462EAA134D326062C974A129A68840E15D54269A2442),
    .INIT_27(256'h911CB310C98BC8E445A459B310401C50C014415E529463590811006E4A4A9007),
    .INIT_28(256'h2220442195102A204421951022204421054C5821040C4050C92724D410C80181),
    .INIT_29(256'h441A22013A0965C320064DABCE4129500018C4B900CF99859A592CC9627C8843),
    .INIT_2A(256'h158A2AF6B40416AF21AB57AE41156310B9F14C49CE727153AE48C8828C00152A),
    .INIT_2B(256'h106137B06AEE2B2F7BDBCD5EBE00AB562303B1159046022C6C8021591A910205),
    .INIT_2C(256'h4441A690C984227015CB3100C89611486D6B0C009D2110D30356341351A9A967),
    .INIT_2D(256'h4614820967020812449262222C85229500244A49AAA4C90488770901A2422248),
    .INIT_2E(256'h16122A18A8C24A13A4454914222272CC88249428947249668492D25250C451CA),
    .INIT_2F(256'h5610A244C244A10A0D148001184980131484028215A26400964447CA8F940222),
    .INIT_30(256'h2AD978800303264C1A9E0692E228CB0C58514B0914405A5D41A02848B1048912),
    .INIT_31(256'h2A20015D56A22E4092565129255A2682A950A4850444520519512A2544A80008),
    .INIT_32(256'h3193204A5A666DAD04C859234A96C242EE64900234BDA55ADB4932504A4A4A56),
    .INIT_33(256'h2264A4B273249341252D3299131CA6348E531C8172092DA524644A480894C88B),
    .INIT_34(256'h3083524C90908134504B9125A445A1344988924924E489C451449994D4913333),
    .INIT_35(256'h0000280000000A0000000280000000A000000029000000000000005132000080),
    .INIT_36(256'h0000000800000000800400200100080AA8020000A22A8AAA002AA002AA002000),
    .INIT_37(256'h0010000000040000000000004000080000000000000000000101000000000000),
    .INIT_38(256'h6FEDED2D4002F81FFFF0000000000000000200020A0017AD2800B5AD61084000),
    .INIT_39(256'h11000000000010A00017FC000000000008800000800000888882A8802DBD6DA9),
    .INIT_3A(256'hD612842AA8AFF7F800001FFFFFFFF7FFF40000116DB6DB223A22222B00101000),
    .INIT_3B(256'hB540501B5A9EB53C212BD4F7A9A87BD405280B5AD0695EA4280A4280F7954F5A),
    .INIT_3C(256'hFEEEDAD6B085EA7BD4A7A9AD4214A6D4F7BD4F53DEF7BD4A794A50854A2BCAF7),
    .INIT_3D(256'h0080000000000116D000004002490002490002490092000002492002490002FF),
    .INIT_3E(256'h64036EB65B72D99C8DC31188060A98204040A2A0099818998B8A9301002AC088),
    .INIT_3F(256'h00000000000000800328010B0000000000000000000000000000CB2000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized14
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h98004C00311A3F8A914C6800A211080054A17FFFFFFFFFFF95FE03E8909090B5),
    .INIT_01(256'h555000457A04519106065B24B2220280D42A0104104104104156861092425448),
    .INIT_02(256'hD088A181D9040000B6592DB6C96C92496D80000082AAA022400008082AA002A4),
    .INIT_03(256'hDD300026A4E95B6F719803AC6C5D6B0A604F070961822133AB158A0051800388),
    .INIT_04(256'h000000000000C120CB180200C2B9371255165C090214451F0403A39AD5A2952B),
    .INIT_05(256'h612248808DAD782680D00604360008B12080000000C900C20C70900000000000),
    .INIT_06(256'h06105058908210C210008C2580B0D5B300E00483090410000000815849804205),
    .INIT_07(256'h1B301608000A0E1191842C000610C25843225040100000700101044430A0E060),
    .INIT_08(256'h210204D000A48014A8224920034D342582835AD6AC36880805003884000C8884),
    .INIT_09(256'h194188000C2184B08644A444420014184B0161A82000922044C0146818040200),
    .INIT_0A(256'h011B1A10C44081A201A06130AA4492492444060A52A4099BC804B9264D0A89C0),
    .INIT_0B(256'h339C9300E24D6C60DEF2CC0AE24CB6306F796601C0501181445140041A040404),
    .INIT_0C(256'h80448224CE63680B3266EC6EC4F10900813013260E2404C44022244131934B08),
    .INIT_0D(256'h28C4C1E0E3191660124CDC5BBB3BB33C49008131CB302B824336482D0C820409),
    .INIT_0E(256'h860080CC018326090E2486318C4DC0610254002640002420C000022025060201),
    .INIT_0F(256'h001111111125250094940192490021C1A0A00000A32231CBCC88C52D2C650252),
    .INIT_10(256'h89649264C9C0047009B201C4A22396C80405014100C2192480B2491081508008),
    .INIT_11(256'hC4DB64B2CCCB364A5923464444908162A40B539116189388C2841409311111B2),
    .INIT_12(256'h2CD949249264D9C004604912491CB640392792CA525C3243C688062231488D92),
    .INIT_13(256'h4924923322223111966A5916F3249093424D3124896EE448A513578514508248),
    .INIT_14(256'hCB24D60502D95E24151900992924924D9B38028C0908E4B2056CD21955707020),
    .INIT_15(256'h1732CDCB1494CC61A4B6489B6C96599B6ECBCB344A0A5319A8111124980A0500),
    .INIT_16(256'hBF8E001AD681C500002830582ECD9B339B8060492488894CC89992C129111900),
    .INIT_17(256'h820623249249672766C8B14A5B72C5292DB3664924B3C8410464446C0A17084A),
    .INIT_18(256'h124A0961076162E2B456B96888A340A5458C809892C444444482009249249240),
    .INIT_19(256'h072424B5B7D9950E4A8DA092D4B24BCB72518F1D49248564285465A062400E51),
    .INIT_1A(256'h0685205AB17612CD8B44A462C9B1605A03434341167204CB52C493C2689A2693),
    .INIT_1B(256'h35E8692A4E5558E2224922C729A5C4444002A0034912248CC6C4912180010893),
    .INIT_1C(256'h222533246608991284444A292168604888888C401022245952D26484924B0539),
    .INIT_1D(256'h9AB9669A69A69AC2C5B92434353C34991A083F809924983C4683C4612484C462),
    .INIT_1E(256'h2382862000E200000510D0C034086088001038A29880502005000000751C0525),
    .INIT_1F(256'h60D34D15A080D00088C500221900014021086A180A0142F03C8C6204078088A4),
    .INIT_20(256'h92C92E29608150E01A0A810000D280E00E00600600600600600670A68430912A),
    .INIT_21(256'h8121EFF0092488B6510040888F6B2F6B2CC16C6E044B265932C983119492D394),
    .INIT_22(256'h000000581A30241E8C034611D0030801160B040110840A0A2180A2800500B424),
    .INIT_23(256'h00400000186D6801C449040840623094B08B0006061220341050102C03562800),
    .INIT_24(256'hC91003041984D100C3136015A18D0C80341AC261434444000950810200610C00),
    .INIT_25(256'hC2D61011000118400A00071C04700000BF0003060093C884112C280023011207),
    .INIT_26(256'h0018091164502292E20D00341080C03008402645A20060C500198001046028C8),
    .INIT_27(256'h51448E249952CCC8CC4904CB604905CA08004260804100C4348128203A84C000),
    .INIT_28(256'h108D1A3900303480382D24E40CC60090C628F000896AD51831804448CC20A090),
    .INIT_29(256'h2C1C64202006322010324C0AE58E6258E628799E214431550410000A4A0C8889),
    .INIT_2A(256'h010324C10006201101400080013302DB002C09680023089908900405004140C0),
    .INIT_2B(256'h000000000000000000000000000000000001C60000000000000008A8030E2305),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'h0000111111000000000000000000000000000000000000000000000000000009),
    .INIT_31(256'h0000000000000000000000000000000011111100000011111100000011111100),
    .INIT_32(256'h1C0000000000000000000003FFFFFFFFFFFFFFFFFF8000000080000000000000),
    .INIT_33(256'h55555BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000010020),
    .INIT_34(256'h0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000055),
    .INIT_35(256'h07FFFFF0000000C0000000000000000000000000000000000000000000000000),
    .INIT_36(256'h555555505001001555000551FFFFFFFFFFFFC000000000003FFFFFFFF8000000),
    .INIT_37(256'h0000400000000000004000000050000000140000000500000001400000004005),
    .INIT_38(256'h0000000000000000000000000000000000000000000000800020000000000000),
    .INIT_39(256'hC000000000000000000000000000000000000000000000000000000000000001),
    .INIT_3A(256'hFFFFFFFFC0000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h55554005540055400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'h7EA000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_3D(256'h1000800400200100000000787800000000000000015AAAAAAAAAAAAAAAAAAAAA),
    .INIT_3E(256'h000000000000000001010000000000000000001FFFFFFEBFFFFFFD7FFFFFFA00),
    .INIT_3F(256'h5555555550000040000000000000008000100000000400000000000040000800),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hC601C602D1FD462992050218106A1C3822A17FE220703C0C21C023E090909028),
    .INIT_01(256'h61822020B0018488E2C1E8C0282D1D18455000000000000B88B50408490E8020),
    .INIT_02(256'h28A3220CCA84049108251254A8854001400A083A002100224120802210814158),
    .INIT_03(256'h2C81B11A1224C11650489432819050B13006028C8858AC400A3000711A082A60),
    .INIT_04(256'hA23C8810684CA0A03820420568A8818095050180880060608C05809018439999),
    .INIT_05(256'hE080716E28A9D36DCE0A6A756D2E3300D104AD613811C1C2486088066C020165),
    .INIT_06(256'h200E801020491C416228212A09A5002908680897702008060B4E9D8B8323108A),
    .INIT_07(256'h142040211441540D04340C0B41200B3004C0025C0014008C0A40115440040156),
    .INIT_08(256'h2BC16680D001483025631400610000480009460140023C08034440C004C40C30),
    .INIT_09(256'h284200C309649181003004584700226C1863030020163000080C600012444065),
    .INIT_0A(256'h004068272210104840B0220D4A034805128C001C000030C30C40D8612C000180),
    .INIT_0B(256'h2C6D46210A8644C4C40000180000028628E002D8221084060498C22280004208),
    .INIT_0C(256'h69018121342610C20419980130A70B24814A0890B009AB600349342E0001072A),
    .INIT_0D(256'h545152BA4A12E12495C00A484401060823018004E404805024414301E850E0E0),
    .INIT_0E(256'hA888D14F212811425404A222005AC09528090A0428880B5803104A4888880012),
    .INIT_0F(256'hAA0010042D889441810000001CC08175430948288814DC8C55400A1888E528A8),
    .INIT_10(256'h232222300310130252106108001901570B300318030800C09484190104808018),
    .INIT_11(256'hA3200C8421084151C5083082C00480502C00455E002CA44122040A8C0AA23222),
    .INIT_12(256'h00260701E020042040C81A12810888AD3B062204084409C88CB80C0062A189E1),
    .INIT_13(256'h2482042101184A800C01418301C0C070440A618683C0009806088304C109A0F0),
    .INIT_14(256'h000B51830600611C000040000024E0600118C000500018602180000676B400E2),
    .INIT_15(256'h1EC460896141045811603C914070C1884D100C3136834A0850D80140AC2614A0),
    .INIT_16(256'h02049B4BB2286B413CA102080000000D5E640365140501A6A2D00200651C0004),
    .INIT_17(256'h008085628962E10008880AC000D070C60550088184C800000D06344080000192),
    .INIT_18(256'h221105400494386486100005000E70609200C8006080C8A2252401A8940A0400),
    .INIT_19(256'h4298181DEA04472D924B6D960B6C92CB6DC208C80B000014042A068800162153),
    .INIT_1A(256'h1ACD6048B060618804B891118A2A64464470033100605100367BE28950A00540),
    .INIT_1B(256'hE648B124B0B9162C8206200380000436640118B302042D18680C71203848D04C),
    .INIT_1C(256'h06E18001B0418181040713D040703100D01B01616C24B804089180390141022E),
    .INIT_1D(256'h80000652C2508609303686E0101643080E18101610D2C0F10A28E30884100CC9),
    .INIT_1E(256'h000000000649B2700014D30806378C1A24622204B458C2080000430202044420),
    .INIT_1F(256'hA24CB22C852C5440842072CCCD8E418850C6000000000E200048108412042108),
    .INIT_20(256'h6CCA7622C932554C96AE90E59182CC4926D84B2A5CBB12499999913394B64082),
    .INIT_21(256'h804480A20842C4210E2E9ADADC0D00B4382E2C81B49105E8241458404364DA96),
    .INIT_22(256'h921CE30002C9C418505C6106A3161A00D0400C6083E0C1444A02048286448241),
    .INIT_23(256'h631818EC64B1555093264B259D6C1C7380DE1A6528518714C4A4948662423044),
    .INIT_24(256'h902B31838809A1C80392482109208441E2002850A013192551445CA0525880C8),
    .INIT_25(256'hC93189B03899A69EC9A69122CC0B2A04444A4C9128A94A3926A0D3910C842109),
    .INIT_26(256'h2E0C87A3420040011000000128101100290D088848400081010145542698244E),
    .INIT_27(256'h9110542110987FFFF8008ABDA415000020002249100811001508280002869083),
    .INIT_28(256'h2220442195100A204421951022204421154C5821041CC053C92724D6B0C80181),
    .INIT_29(256'h441A21053A0965C320064C3CCE4129500018C4B900C00324C8910448925C8843),
    .INIT_2A(256'h158A2AF7BC0C040F21A603AE4115E330B9F14C49CE727153AE48C9928C00152A),
    .INIT_2B(256'h106137B06AEE2B2F7BDBC55EBE00AB562303B1159046022C6C8031591A9102C5),
    .INIT_2C(256'h44C1A690C984227135CB3108C89611486D6B0C009D2110D30356341351A9A963),
    .INIT_2D(256'h4614820966020812449262222085229518244AD9AAA4C90488770901A2422248),
    .INIT_2E(256'h8452388F5A424A31904549144B0A0EBC88649080B11649668490325650441199),
    .INIT_2F(256'h5610A244C240610A0D148001184980131484028215A26400964447CA8F940249),
    .INIT_30(256'h2AD978800303264C1A9E0692E228CB0C58114B0914405A5D41A02848B1048912),
    .INIT_31(256'h2A20015D56A22E4092565129655A26823950A4850244520519512A2544A80008),
    .INIT_32(256'h3193204A5A666DAD04C859234A96C242EE64900234BDA55ADB4932504A4A4A56),
    .INIT_33(256'h2264A4B273249341252D3299131CA6348E53148176092DA524644A480894C888),
    .INIT_34(256'h3083524C90908134504B1125A445A1344988924924E4896451449994D4913333),
    .INIT_35(256'h0000280000000A0000000280000000A000000029000000000000005132000080),
    .INIT_36(256'h0000000800000000800400200100088AA8020000A22A8AAA002AA002AA002000),
    .INIT_37(256'hFFC0000000040000000000004000080000000000000000000101000000000000),
    .INIT_38(256'h6FEDED2D4002F81FF810000000000400000000000A001675012515A0A06A0FFF),
    .INIT_39(256'h118091919000800000000C00000000008888888088880000008AA8802DBD6DA9),
    .INIT_3A(256'h108281EF7BDEA53800001804000000000000000A201148223233B22291808080),
    .INIT_3B(256'hBCA52B4A8021002BC0A7BDEF5294851445004DBDEF529EA014207A5ED6B5A852),
    .INIT_3C(256'hA29B5AC0A5AD4A7BD6B5AC210000A53DE8435A0535E84354FBD6A5280F284087),
    .INIT_3D(256'h008000000000011510000040030203030202030202020383C3C3C34343C34080),
    .INIT_3E(256'h64036EB65B72D99C8DC31188062A982040402C8900901190098989800020C088),
    .INIT_3F(256'hEA1610B5AD6A10840328010B00000000000000000000000000425214104B1606),
    .INIT_40(256'h2898008100A98080000102C5887F9E2D14141C4CC0881129912409489022088C),
    .INIT_41(256'h30202408DF314211938A94519B941C5025453CB6A308CC920A3360060210202E),
    .INIT_42(256'h06392284A568254388014B00015184910280020840664001D090629113020EC1),
    .INIT_43(256'h518A12B85390C41A3C003508228A99D08082A82D40104C0000E4A91524105385),
    .INIT_44(256'h0000D8C93620A3900778020344030D880F254468A0B8A838411022180EE21880),
    .INIT_45(256'h0DB0881068C9830D8003CD0C4CC935A80323555548A485FA0408605080806640),
    .INIT_46(256'h821B744BBEFF85082AD0A01CC035FB6004E9A4120B00B15F9F98329730663246),
    .INIT_47(256'hE4C5408518A27CF030080087810E00401860E46790A466608C08916C00A28E58),
    .INIT_48(256'h791C0A1027804A442108421010E421910842001600BAC161880CE1D920402752),
    .INIT_49(256'h422120C201804964680174C6875B440784A1CA69A79D12A41241129098A66664),
    .INIT_4A(256'h9311B6072621F21443214030D1D51174684522D4C0816B0C808087330051402E),
    .INIT_4B(256'hD22493292522252644118861861861861114188618618618611F33144440DB03),
    .INIT_4C(256'h98888668CCA410411249024964949442811392264C889252220414220DB5BC34),
    .INIT_4D(256'h2A68D2108680100148000004140100C20450A0900A100059094B920204944282),
    .INIT_4E(256'h2944E35800043100097000301020511541611A910386408A29A03522E05424A8),
    .INIT_4F(256'h4CCC99927F46CE598D9C9332090D9C921B3B25964423099627318C0009011001),
    .INIT_50(256'h452CA5312C8B88892259B40911F9090444449112490089FE64452244DFC42910),
    .INIT_51(256'h414941296824908B96828A3010524A18E53252D9CB42862C4588932D0F2C5B22),
    .INIT_52(256'hDC924E49249264E4E8B402223222B44884211111108880B007AC975197244444),
    .INIT_53(256'h0850B2108420184A82A0909909916B936922C448894203843F22222040788818),
    .INIT_54(256'hA164992A0C000045440C1517519180174250329C1C4C9697968701A1E4724210),
    .INIT_55(256'h3444646E115CA00C410443002A2192244192862501008A12831E0060D148C808),
    .INIT_56(256'h40808112663888892204446A2C21028A20BACD16199101F10EE0FA0001206820),
    .INIT_57(256'h01420C000F014400001A0003086D1691221A05402D00080300002045041462F8),
    .INIT_58(256'h46180640891224512D1426020D10105308742114920C6B50C21201D6D06A5058),
    .INIT_59(256'h07EF8151FBF9922348A980585660019100C930346931204C9402125008096213),
    .INIT_5A(256'h444DC681240A0389164ACB8414662101A88F01824029066A300A0702000E4021),
    .INIT_5B(256'h001F801414A494C00299D64010408B8803DF11D0000865925A21BD14B4115C50),
    .INIT_5C(256'h003361936E0043C02D2091224CC92D2E6CC4600100003F00000000200FC00F80),
    .INIT_5D(256'hA4E49240711A4A920892C7249811999980000AB8D0D6A058040300F088860010),
    .INIT_5E(256'h84D7015A0A30970400C02094408D914462621101250192222022528AEEC0E987),
    .INIT_5F(256'h000000000C84646800492728E8421D006A004840C30C80005845081007C4190A),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized15
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ;
  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_01(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_02(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_03(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_04(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_05(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_06(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_07(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_08(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_09(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_0A(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_0B(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_0C(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_0D(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_0E(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_0F(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_10(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_11(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_12(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_13(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_14(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_15(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_16(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_17(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_18(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_19(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_1A(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_1B(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_1C(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_1D(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_1E(256'h0003010000030102000301020102010201020100010201020002000100010000),
    .INIT_1F(256'h0003010200030101000301010102010001010100000301000102010201020102),
    .INIT_20(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_21(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_22(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_23(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_24(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_25(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_26(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_27(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_28(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_29(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_2A(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_2B(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_2C(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_2D(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_2E(256'h0003010200030300000303000300030003000102030003000203020302030300),
    .INIT_2F(256'h0201020002000203000302030003010202030102000301020300030000030102),
    .INIT_30(256'h0101000201010002010101000101010000020003000100010001010300010000),
    .INIT_31(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_32(256'h0101000201010002010101000101010000020003000100010001010300010000),
    .INIT_33(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_34(256'h0101000201010002010101000101010000020003000100010001010300010000),
    .INIT_35(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_36(256'h0101000201010002010101000101010000020003000200020002010300010000),
    .INIT_37(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_38(256'h0101000201010002010101000101010000020003000200020002010300010000),
    .INIT_39(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_3A(256'h0101000201010002010101000101010000020003000200020002010300010000),
    .INIT_3B(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_3C(256'h0101000201010002010101000101010000020003000200020002010300010000),
    .INIT_3D(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_3E(256'h0101000201010002010101000101010000020003000200020002010300010000),
    .INIT_3F(256'h0102010101010101010101000101010001000003010000030003000200030003),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5 ,douta[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13 ,douta[1:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized16
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'h0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810),
    .INIT_14(256'h0000000000000000000000000000000000000000000000004507030000000000),
    .INIT_15(256'h0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3),
    .INIT_16(256'h1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040),
    .INIT_17(256'h000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8),
    .INIT_18(256'h0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000030745),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h000000FF0000000000000000000000000000000000FF00002020202020202020),
    .INIT_20(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0000007F80808000000000C02020202000008080807F00002020202020C00000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000000000000000000000000007E4242424242427E4141414141414141),
    .INIT_2D(256'h41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000101010101010101),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF),
    .INIT_31(256'h838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hE8484848484848E8D0505050505050D0A0202020202020A04141414141414141),
    .INIT_35(256'hFE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_38(256'h2020202020202020404040404040404080808080808080800000000000000000),
    .INIT_39(256'h8282828282828282040404040404040408080808080808081010101010101010),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h0808080808080808101010101010101020202020202020204141414141414141),
    .INIT_3D(256'h0000000000000000010101010101010102020202020202020404040404040404),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_4D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_4E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_4F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_50(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_51(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_52(256'h10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_53(256'h0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810),
    .INIT_54(256'h0000000000000000000000000000000000000000000000004507030000000000),
    .INIT_55(256'h0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3),
    .INIT_56(256'h1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040),
    .INIT_57(256'h000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8),
    .INIT_58(256'h0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000030745),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h000000FF0000000000000000000000000000000000FF00002020202020202020),
    .INIT_60(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_61(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_62(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_63(256'h0000007F80808000000000C02020202000008080807F00002020202020C00000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h000000000000000000000000000000007E4242424242427E4141414141414141),
    .INIT_6D(256'h41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000101010101010101),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF),
    .INIT_71(256'h838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hE8484848484848E8D0505050505050D0A0202020202020A04141414141414141),
    .INIT_75(256'hFE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_78(256'h2020202020202020404040404040404080808080808080800000000000000000),
    .INIT_79(256'h8282828282828282040404040404040408080808080808081010101010101010),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_7C(256'h0808080808080808101010101010101020202020202020204141414141414141),
    .INIT_7D(256'h0000000000000000010101010101010102020202020202020404040404040404),
    .INIT_7E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized17
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'h0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810),
    .INIT_14(256'h0000000000000000000000000000000000000000000000004507030000000000),
    .INIT_15(256'h0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3),
    .INIT_16(256'h1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040),
    .INIT_17(256'h000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8),
    .INIT_18(256'h0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000030745),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h000000FF0000000000000000000000000000000000FF00002020202020202020),
    .INIT_20(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0000007F80808000000000C02020202000008080807F00002020202020C00000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000000000000000000000000007E4242424242427E4141414141414141),
    .INIT_2D(256'h41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000101010101010101),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF),
    .INIT_31(256'h838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hE8484848484848E8D0505050505050D0A0202020202020A04141414141414141),
    .INIT_35(256'hFE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_38(256'h2020202020202020404040404040404080808080808080800000000000000000),
    .INIT_39(256'h8282828282828282040404040404040408080808080808081010101010101010),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h0808080808080808101010101010101020202020202020204141414141414141),
    .INIT_3D(256'h0000000000000000010101010101010102020202020202020404040404040404),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_4D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_4E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_4F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_50(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_51(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_52(256'h10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_53(256'h0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810),
    .INIT_54(256'h0000000000000000000000000000000000000000000000004507030000000000),
    .INIT_55(256'h0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3),
    .INIT_56(256'h1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040),
    .INIT_57(256'h000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8),
    .INIT_58(256'h0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000030745),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h000000FF0000000000000000000000000000000000FF00002020202020202020),
    .INIT_60(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_61(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_62(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_63(256'h0000007F80808000000000C02020202000008080807F00002020202020C00000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h3C4281A1BDBDA181BDB19DB1BD81423C00000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h000000000000000000000000000000007E4242424242427E4141414141414141),
    .INIT_6D(256'h41FFFFFFFFFFFF41808080808080808000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000101010101010101),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h3F2424242424243F7F4444444444447FFFC4C4C4C4C4C4FFFF444444444444FF),
    .INIT_71(256'h838282828282828307040404040404070F0C0C0C0C0C0C0F1F1414141414141F),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hE8484848484848E8D0505050505050D0A0202020202020A04141414141414141),
    .INIT_75(256'hFE444444444444FEFD454545454545FDFA424242424242FAF4444444444444F4),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_78(256'h2020202020202020404040404040404080808080808080800000000000000000),
    .INIT_79(256'h8282828282828282040404040404040408080808080808081010101010101010),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_7C(256'h0808080808080808101010101010101020202020202020204141414141414141),
    .INIT_7D(256'h0000000000000000010101010101010102020202020202020404040404040404),
    .INIT_7E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0051DF8EEECF6D248100001818000081FF0000000000000000000000000000FF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized18
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h0000000000000000A581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'hFFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000),
    .INIT_15(256'hF0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0303030303030303030303030303030303030303030303030000000000000000),
    .INIT_25(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_26(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_27(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_28(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_29(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_2A(256'h0000000000000000030303030303030303030303030303030303030303030303),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h7D7E7F7F7F7F7F000000000E1F3F6F777B7F7F3F1F0E00C0F03C0F0300000000),
    .INIT_2D(256'h00000000000000000000000000000000000000000000000000000000006F777B),
    .INIT_2E(256'h007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900),
    .INIT_2F(256'h1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00),
    .INIT_30(256'h7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00),
    .INIT_31(256'h7F7F7F0000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h00000000030F3CF0C0000E1F3F6F777B7F7F3F1F0E000000006F777B7D7E7F7F),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000),
    .INIT_36(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_37(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_38(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_39(256'h000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_3D(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000007F7F7F007F7F7F00),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_4D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_4E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_4F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_50(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_51(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_52(256'h0000000000000000A581423C000000000000003C4281BDA5221C000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'hFFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000),
    .INIT_55(256'hF0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0303030303030303030303030303030303030303030303030000000000000000),
    .INIT_65(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_66(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_67(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_68(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_69(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_6A(256'h0000000000000000030303030303030303030303030303030303030303030303),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h7D7E7F7F7F7F7F000000000E1F3F6F777B7F7F3F1F0E00C0F03C0F0300000000),
    .INIT_6D(256'h00000000000000000000000000000000000000000000000000000000006F777B),
    .INIT_6E(256'h007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900),
    .INIT_6F(256'h1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00),
    .INIT_70(256'h7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00),
    .INIT_71(256'h7F7F7F0000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h00000000030F3CF0C0000E1F3F6F777B7F7F3F1F0E000000006F777B7D7E7F7F),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000),
    .INIT_76(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_77(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_78(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_79(256'h000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_7D(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000007F7F7F007F7F7F00),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized19
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h10284444BA82C2FEA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'h0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC282BAAA44442810),
    .INIT_14(256'h0000000000000000000000000000000000000000000000004507030000000000),
    .INIT_15(256'h0007090E0F0700007FFC7880000000005C2859310301000000888C9DFDFD59A3),
    .INIT_16(256'h1C3E3E3F3F1E0C0078FDFF7FFBF17B3FD1CDDECADAAE9E3E50B868D0B050A040),
    .INIT_17(256'h000C1E3F3E3E3C1E3F7FFE7CFEFF7F7D9EBEAADADECDD1D140A050B050A850B8),
    .INIT_18(256'h0000070F0E0907000000001CBE7EFF7F00000133196D1CAEA359FDFD9D8C8800),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000030745),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h00FF000000000000000000000000000000000000FF0000000808080808080808),
    .INIT_20(256'h004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h000708080808080800FE010101000000080808080708080800010101FE010101),
    .INIT_24(256'h000000000000000000010101FE00000000000000FF0000000808080807000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h00000000000000000040001F00000000A7A71FFF1F1FA7A7FFFF3F03033FFFFF),
    .INIT_2D(256'h00100000040000100000000000000000FF7B3D3F3B3B7F7F0000000000000000),
    .INIT_2E(256'h000000000000000040404040404040400000003F604040404040603F00000000),
    .INIT_2F(256'h002838FF38280000000000FF00000000000000FF000000000000000000000000),
    .INIT_30(256'h000306FF00040200000000FF000000000000C7C7C70000000000FFFFFF000000),
    .INIT_31(256'h000102FCFC020300000000FFFF00000000000200000000000000000000000000),
    .INIT_32(256'h0000000000000000000024000024000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h033B6141404040404040404040707C7E7E7C7040404040404040404041613B03),
    .INIT_35(256'hFCFCF8F8F0F06060205088502050885020508850205088506060F0F0F8F8FCFC),
    .INIT_36(256'h020202030302FC00003F40C0C04040400000000000000000404040C0C0403F00),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C080000FC0203030202020000000000000000),
    .INIT_38(256'h1C3E7E7CF8FCFCFEFEFEFCF8FCFEFEFCFEFEFCF87C7E3E1CA0A0B0BFBFB0A0A0),
    .INIT_39(256'h06060EFEFE0E0606001F3F7060606060606060606060606060606060703F1F00),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h0606060606060606060606060EFCF8008181A1A08090808100F0F06060F0F000),
    .INIT_3D(256'h000F0F06060F0F00003C4242424242424242424242423C0000F8FC0E06060606),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000201020408100804),
    .INIT_3F(256'h060D171F0A0400008100001818000081FF0000000000000000000000000000FF),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC0004040404040404),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h0F6773787E7F1F071C3E3C383C3E1F1F787C3E3F1F0F0711007F7F7F7F7F7878),
    .INIT_4D(256'h270F78787878787800030F3F3F3F3C317F003F3F3F000000010000007F7F7F7F),
    .INIT_4E(256'h7F7F7F7F000000013C3000000000007F000000030F3F3F3F78787A023F3F0F03),
    .INIT_4F(256'h07010000007F7F7F1F0F6773787E7F1F1F3F3E3C383C3E1F071F7F7F7E78634F),
    .INIT_50(256'h00FFFFFFFFFF010107030100000000003838383C3F1F1F0F7F7F000F1F1F3C38),
    .INIT_51(256'hF0F8FEFFFFFFFFFF3F7FFFFC01FFF0F00101030703010111010307FFFFFFFEF8),
    .INIT_52(256'hF1F10100C0F0FCFFFFFFF1F1F1F1F1F1FCFFFFFFCF0378FEFF00FFFFFF787878),
    .INIT_53(256'h1101010307030101FEFFFF9F07F17C3E00000000000000FFFFFFFFFFFCF0C000),
    .INIT_54(256'h0101111D1F1F1F1FFFFF00FFFFFF0301F0F0F8FEFFFFFFFF113F7FFFFC01FFF0),
    .INIT_55(256'hE0E0C0C0800040E000E0E0E0E0E0E0E01F1F1F0000000000FFFFFFFFF0F0F0F8),
    .INIT_56(256'hE000F0F0F000000000000080E0E0E0E0C0802060E0E00000E0F0F0F0F0F0E0E0),
    .INIT_57(256'hF0F0F0F000000000E0E0E000000000F090C0E0E0E0E0E0E00000C0F0F0F0F030),
    .INIT_58(256'h2080F0F0F0F0F0E00080E0E0E0E0E060E0E0E0E00000000000000000000000E0),
    .INIT_59(256'hF0F0F0E0C0E0F0F0E0E00080C0E0E0F00000000080E0E0E0E0C0802060E0E000),
    .INIT_5A(256'hFFFFFFFFFFFFFFFF000000000000007F1818001F180F181FF0F0F0000018181F),
    .INIT_5B(256'h007FFFFFFFFFFFFFFFFFFFFFFF7F1F07FFFFFFFF7F00007FFF7F0000FFFFFFFF),
    .INIT_5C(256'hFFFF7F7F3F3F1F1F3F7F7FFFFFFFFFFF7F0000070F1F1F3FFFFFFF7F00007FFF),
    .INIT_5D(256'hFF7F7F3F3F1F0F03FCFCFEFFFFFFFFFFFFFFFFFFFFFFFCFC0F47E3F0F8FEFFFF),
    .INIT_5E(256'h00000000000000FF000000000000000000000000000000000000000000000000),
    .INIT_5F(256'hFF0000FFFFFEFEFEFFFFFFFF0000FFFFFFFFFFFFFF0000FFFFFF0000FFFFFFFF),
    .INIT_60(256'h004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00),
    .INIT_61(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_62(256'hF8FCFEFEFEFEFEFEFEFEFEFCF8E0C0E000207252567C3800002C7E52527E2C00),
    .INIT_63(256'hFFFFFFFEFEFCF8E01F1F3F7FFFFFFFFFFFFFFFFFFFFF1F1FFFFFFFFF3F0F80C0),
    .INIT_64(256'hFF0000FFFFFF7F3F7F7F7F7F3F00000000003F7F7F7F7F7F0000000000000000),
    .INIT_65(256'h9F0F030000000000FFFFFFFFFFFF0000010000001C3F7FFF1C00000001010301),
    .INIT_66(256'hFCF00003FFFFFFFF07070707070F1FFFFFFFFFFFFF1F0F070000F0FCFFFFFFFF),
    .INIT_67(256'h3F7F7FFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFF0FEFFFFFFFFFF0707FF),
    .INIT_68(256'hFCFFFFFFFFFFFFFFFFFFFFFFFFFFE0F0FFFFFEF8E0830F0FFFFF7F7F3FFFFFFF),
    .INIT_69(256'hE0F0F0F8F8FCFCFC000000000080C0E00000000000000000FFFFFFFF3F0F0300),
    .INIT_6A(256'hF8F8FCFCFCFCFCFC00000000C0E0F0F0F8F0F0E0E0C08000FCFCFCFCFCFCFCF8),
    .INIT_6B(256'h80E0F0F0F0F0F0F0F0F0F0F0F0E0000080000060F0F0F0F0FCFCF8F8F0F0E0C0),
    .INIT_6C(256'hE0F0F0F8F8F8F8F8E000000080C0C0E0F0F0F0F0F0F0F0F0F0F0F0E00000E0F0),
    .INIT_6D(256'h0000C0F0F0F0F0F0F0F0F0F0F0E0000080002070F0F0F0F0F8F8F0F0E0E0C0C0),
    .INIT_6E(256'hF0F0F06000000000E000000000C0F0F0E0C0C080000060F06000000000000000),
    .INIT_6F(256'h002838FF38280000000000FF00000000000000FF000000000000000000000000),
    .INIT_70(256'hFF9191FF6E000067FB8989FF7E00006E000040FFFF0000723C4299A5A581423C),
    .INIT_71(256'h001F1F10101F0F20300C06FFFF00DFDF0000000000FFFF60EF8D99F971000000),
    .INIT_72(256'h0E1F11111F0E0000000E1F1111FFFF000D001F1F10101F0F7F7F200E1F15151D),
    .INIT_73(256'h001F1F101F101F0F1F7EE4C4E47E1F07207FFFA00000000700000E1F11111F0E),
    .INIT_74(256'h1F111E1F00000000000E1F111111000E1F1F0C181800DFDF000E1F15151D0D00),
    .INIT_75(256'hE7E766000E1F11110000003C7EFF8181000E1F1111110001FFFF001F1F101F0F),
    .INIT_76(256'h11FFFF0003000000207F7F20000E1F110000FFFF010101011F0E000300020300),
    .INIT_77(256'h002838FF38280000000000FF00000000000000FF000000000000000000000000),
    .INIT_78(256'h1C3E7E7CF8FCFCFEFEFEFCF8FCFEFEFCFEFEFCF87C7E3E1CA0A0B0BFBFB0A0A0),
    .INIT_79(256'h06060EFEFE0E0606001F3F7060606060606060606060606060606060703F1F00),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_7C(256'h0606060606060606060606060EFCF8008181A1A08090808100F0F06060F0F000),
    .INIT_7D(256'h000F0F06060F0F00003C4242424242424242424242423C0000F8FC0E06060606),
    .INIT_7E(256'h0040808A90906000000000000000000000000000000000000201020408100804),
    .INIT_7F(256'h060D171F0A0400008100001818000081FF0000000000000000000000000000FF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .I2(ena),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized2
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8B70CDA840214069B2517D18EE6CD4E200A4C03FFFFFFFFF93FBCD2F606D6BB3),
    .INIT_01(256'h955C01B552E52C9DBC4014DB4B96BA007C995A79E68A38E28A32501ADB2929E1),
    .INIT_02(256'h58CB7E36EB5080004C824105849301B2C2001E179556BDE5D801FB795575DFDD),
    .INIT_03(256'h204ADA0BA1E12E10C777DF1A183E0128AF197DEAC63FE446C186B29512BAA321),
    .INIT_04(256'h120120000000CCFD99B37D954498B62EC38C4802B2EEDB967F9EC6219326B17D),
    .INIT_05(256'h000928AA21AD0113F2531052080014168A4AD6A01E36B5021174000000024100),
    .INIT_06(256'hBF4B30EA4669C16D788AD00008010202C50D424E845049ED6BDA4C0002110130),
    .INIT_07(256'h84622AF00033BF470E2E99A52804000002C946CAB42AA701B494B11301940D97),
    .INIT_08(256'h4E34E2C6A112DE31A001325F51C717D720735EF7B6BCF76069E00350A3A22262),
    .INIT_09(256'h0E1AD34E5008000005B211112F115D20001002015FB181D589EA00004361B0C3),
    .INIT_0A(256'hB7EE6EED9E731A94DEEDACD42FCB6D92488ABF7BFFCA740A400AAAF5E820363E),
    .INIT_0B(256'h539D1A0C3418F9F97FD5E831F60874DCBFEEF430BBDED5D5D5557FEAA875EABD),
    .INIT_0C(256'h749A6458CE53290BA7C67844868016AB0FC1BA7583EFAE9B2AC453B3EC020E4E),
    .INIT_0D(256'h5EB8143735E0234300401893BE3323A032AB0FCDF3A441D20107F6CFE766CC33),
    .INIT_0E(256'h9E67D83DE6BD5A8DFF75035AF6D2E00AAAFE5AAC540EAFA3E00EAAEAAD5F00D6),
    .INIT_0F(256'hA562626262D9D9692525800D92701EF2FBFD5505721FDC56507F715B5F97F9FB),
    .INIT_10(256'h725B25828500C02F50258068FC44829602AFEE5B72EDB24935400107204D0886),
    .INIT_11(256'h489ACA38EBAEBCBAB249C91B8A6F422730D1C6E2652BA2974C3C8009C6222630),
    .INIT_12(256'h5738325B259AB500600896AC9624549105B4AAAB7A91BC1C78D749CDC6737324),
    .INIT_13(256'hB64908C89D4C46227CBF96AD54D0656555955E5A56C80AB51FEC819F75D505F0),
    .INIT_14(256'h7398E72954FA0A583F1E0AE3064B64B050A00C01063121A4883507ED1E599D48),
    .INIT_15(256'h688469F3676F316CAB3C911359470D73CF93564F8BCADC224F4222D24D4AA55D),
    .INIT_16(256'hC09781EE9FBB6B80074270F8256BF7AC840408B64931366F03444D9FFEA62400),
    .INIT_17(256'h9C184C592DB6B459F5937677BEFDDBDE9F5AFDB25B5A0004401188916A57B0EB),
    .INIT_18(256'hE4B6C0A856CF9C7D9E969A6B310354A518B14943271998898B5DDB2D92D925A7),
    .INIT_19(256'h17034B5F3A9D69EF8030BDC0FD2493767C034A95A25B28496AD6D4FED259CAD2),
    .INIT_1A(256'h5E9DC1EBC234A56AB5DB398C52E6B0BBE7C767662FC7B685F4885E1FDFF7B5DA),
    .INIT_1B(256'h8EDEBE0132556804C4900D594286188BBBF50D8C72814A723AB80E5680443345),
    .INIT_1C(256'h4CD97C1080F074EDF9888025DF7EDEB00B11319EE0C45003F487C069060A2D6E),
    .INIT_1D(256'h261A228E38E38A844892D29C9C829D764AD1C07CF65A0A29CE229CE2D9451484),
    .INIT_1E(256'hD8BC50F29B6CD381A7E7D6B3D7412F3C8686FB3373EFDAA55FB9CFBC42D4B790),
    .INIT_1F(256'h15F75F5B8D7146A8131A6A0C7861502DB6E5BCD2FE728927CA21C713FB962432),
    .INIT_20(256'h448B2F2E3A3C20354ED1BC052A58347847947947B47B47947947361B12370768),
    .INIT_21(256'h0B01800EB6C93134887921112F3E4F3ACEB0696F601A74D1A68D207B97448397),
    .INIT_22(256'h00AEEFBB7FF29273F6159EB214D566BFFFAFF50756FF7E257DD3AEF0BF36ADC4),
    .INIT_23(256'h630FB6F09C254BBA7FFA3D7BFFBCC5F380146BE8200081691BFFE0D140358504),
    .INIT_24(256'h1224532C89D0E906DA53A194A4A52D329C4EE271FBED4F8679DCB9052B620AAA),
    .INIT_25(256'hCA5ACE486D65AB184E925A0F6075509448FF872EF8A226B23258C122E57236DC),
    .INIT_26(256'h654B84C22B7F5BAD04DFC821A21F49E2E321DEEC14D1EFE8AA07BC8F46A3DF6A),
    .INIT_27(256'hD2305FC9F35DB25521A40377C5A05A27A1B030AF01E637D9EC3FAB7538731C3C),
    .INIT_28(256'hE66F5EBE5A1E34EA3F6D78EBAE99DD247BC52ED48ECB41EF3F75889B316CBF40),
    .INIT_29(256'hA5C82B4A0008155500006911496D4492F44F6E53C6691E58ECB775CFCEAD3114),
    .INIT_2A(256'h007803680007CE220028002D03CA011000E00A3F00EC6156014603BD000003F4),
    .INIT_2B(256'h000000000000000000000000000000000007880000555D755155011B07BFD5FF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hBBAA232323232323444444444444000000000000000000444444444444522224),
    .INIT_31(256'h3F80FF00FF8000000000000000000000101010101010999999999999BBAABBAA),
    .INIT_32(256'h1D8CE73B339999999332664E6DA49692B52A5553AD24E06666FAB38E1E1F03F0),
    .INIT_33(256'h55555B8F1C738E38C738C739CC633198CCD99B326CD2496A55549866068140EA),
    .INIT_34(256'hFFC8C783E1F0F87C3C3E1E1E1C3C3878E1C78E38E38C739CC66666C9254D0055),
    .INIT_35(256'h6493B29533F924C00007FE03F01FE0E003E1E655263FFFFE003FF00712B963FF),
    .INIT_36(256'h41414140F2FEEEFBAAAFA140CB38E0FF99B2593318038C93338C3DCD9A670F1C),
    .INIT_37(256'hA152A34CB0A88C141792000100B0800000382000003B0800020F920001828501),
    .INIT_38(256'h876E5D7977E1D3877E5D7976E1D3C002BAC0043FB1800D7D875DC0D45605082F),
    .INIT_39(256'hED499C1CC95AAB5267073256AAD499C1CC95AAB5267073256AAD499C1CC95AD2),
    .INIT_3A(256'hFFFFFFFFFFFF8001FE03F80FC1FF0F07C7879C7878E39F31C71999C666733999),
    .INIT_3B(256'h55555555555555555B331EC718B39E39C38E38F871E1EF07F1F03FC0FFE03FFB),
    .INIT_3C(256'h7EAFFFAAAC881117770000FFEEEEE33332223333333CCCCCCC2EEEEEE3333333),
    .INIT_3D(256'hDBC9520A905B0700A000022D0575E835ABE6643AE955DDDDDD33333333333333),
    .INIT_3E(256'h829CA0A0D82829C000C6E2A87A7C58165C5003A66666674CCCCCCF9999999F00),
    .INIT_3F(256'h5555555557AA92E8A2CE03EF0A29516005FD8407596F25542AE203CDE000BCC2),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE228FAC00A036648244719D4F966CD9B01A4C006288001E4BF7A6D20606D6BE5),
    .INIT_01(256'h594CFCB74B5A0482E8873F614707264AC8CAF7BDE739CE6601422C60520E0C70),
    .INIT_02(256'h90593B7DB6BC121CA51D9B7253D14D0A4E12784202ACD7FFF5FEA0EBF7EFC494),
    .INIT_03(256'h004BE6A76D4D8EAB8635237D5B4F371654AA3DF6A94D0612B257546637770A3D),
    .INIT_04(256'hDA4A88952ACD64201DF21F23DD950A01BFE204090400A4A50048011F526DCC66),
    .INIT_05(256'hCFF3DD0829E8C1E10DF878743858AAFC9802C0253BC2597A918FF912B471C2C8),
    .INIT_06(256'hC014D71A214D7AC54FF6C13FE07A22C4A5BFBF50040A17D455B76DA90051265F),
    .INIT_07(256'hB2F6DB6535E9788246DFF0325E0E022CD4FAD5F8107E7EECA53597EEE73BFD56),
    .INIT_08(256'h680E17B252B54128E06C69A8643B84434AA11DC31AA089B9C7EFE05E88B0D9D7),
    .INIT_09(256'h0529DAA2CDCD74A17FC103C9976AA0887422E20107740492030809242440D085),
    .INIT_0A(256'hB5F6CB49517B4B7DE9EB72D38608D921334F040AB5A928A2CA1A9459B9A5FE08),
    .INIT_0B(256'hCA89F8E3A4D8C9122405141E80E20402D9641D801DED6A01D4DADCE9A136E956),
    .INIT_0C(256'h78A1B51733EA3E81D4198BB521624601110D1880674B9F2A102496988415A19B),
    .INIT_0D(256'hEF7F7D45FDE8DFEBBA1DE782004142A77C0205032A8554300BFE18003D1B86B4),
    .INIT_0E(256'hFFDCCBD55AB42FB35A1F599B126AF55E3436CD0AF66C4D5E0F6AEFBE66EC483F),
    .INIT_0F(256'h1F006548002B9317A599E995938F194FF41003C51CF2FEDCB74FDD85CF7EFEFE),
    .INIT_10(256'hC4DC40012291C2180D161961D116081FF7412200100200B00345160861EB0C94),
    .INIT_11(256'hB55E70294E70FB41049A058C860345044860881024CB196ACB43E9F3E88C4DC4),
    .INIT_12(256'h2968CB6A47400068D1D8B1C997D209DE8280C0E8B1084496F549D000A0A5F5BD),
    .INIT_13(256'hF41EBDFFFC62E8CD98876E9E66C79BF39A16516C3F00A5837EF3428AB57326C0),
    .INIT_14(256'h8679DDB9052B620AAAC30FFEF0B6718D65AA9845749690FA01AA05A392A5DD3F),
    .INIT_15(256'h90B55192C61A8C8F232D01224532489D0E906DA53A1B4A4A52D329C4EE271DE7),
    .INIT_16(256'h26712D4A8FD5AD6FC931AA6000000016EB96FD6D37B443D1FFE802A817E3B7C5),
    .INIT_17(256'h4993F011F2580043E82D1687F97FC1FABDBD2117711108E49969C4101000A827),
    .INIT_18(256'hEA1EF9FDA5560C08F885000B0056963A21C090A02AA155AF2821AF952A54A892),
    .INIT_19(256'hF988A80DB4CB41536C064B68344A04B6811ED1D07A083E3FE156F7F76D50528C),
    .INIT_1A(256'hDFCFA2BDB5EF7FB01EE67EEA57D19AA8881508D07BE810C12D0B3DF33FE7DFAB),
    .INIT_1B(256'h8A88C29155E22E5D5DE18F7EFF64847CF0645FDBF4D6072D7927E54EEF30FF61),
    .INIT_1C(256'h08FDB00037B9FD7BE1F7FB7E1F7EBC54DD685F67C2A05167988357BAEB6B7677),
    .INIT_1D(256'h07DF2598AD69B665CAD696C007A9999DAFDDBF955AF66B3C9A6B6788F7F811F1),
    .INIT_1E(256'h593394B81FD350FA3DA1450FEB4CD1ED19DB4BC2DF8D900A230F6A017FCDC8A7),
    .INIT_1F(256'hE4E4780F033DAFA0A56F63F7649003968401EFEBFDB7DB5E55C251302B94CC07),
    .INIT_20(256'h60968644F2591555220FA869ECA4CDA3CAF7502B9C436CB26E2A9252FF088307),
    .INIT_21(256'hA3F800840041694E70D89EDE5F839B56BDCCCD847D001B35B47C91494B797AE0),
    .INIT_22(256'h146B555BFFD6EAAA6835860024FAEC49DB802D85003FFFEBF1DC1C075D972F8C),
    .INIT_23(256'hDA87D7A58205DDD5AE5DB2C922B553B7E0390855E57734A7E79906DFDC8EEE89),
    .INIT_24(256'hA08055D3D032DCD001A3B75ACEDD6B0373003870E70383DC1E68047C2DABFD33),
    .INIT_25(256'h9055F290361E575A4672A35CEB007F78B88A9B3EF19CA54034017BF3A8294E71),
    .INIT_26(256'h1D5F86DFC6DB5B6F624924927E53EAFD425A37F2F6EAABD163F3841DF933E9E1),
    .INIT_27(256'h2E20332377FFFFFFF8006448CA2FEDB6D692FFB0F7FA2008243723F37D159AD1),
    .INIT_28(256'hA0D68052286900D68052286940D2A056000BA66B36A2FEAA56480EA36A50D812),
    .INIT_29(256'h7EFF5CADBB6A609BD3629414736F52818D8109A8F470055265A1B265A2A900A4),
    .INIT_2A(256'hFABFFD5EF6FAA2B5C2FF5AD16FE4BD252D9DFFDF7BDBDF7ED15712755B53DDEF),
    .INIT_2B(256'hA7B75EAB3773BF7DAF6D75EB409EED7FF45EEFFF7BF96EAB7BDFFED4D075643A),
    .INIT_2C(256'h88E786FAD10ED0E04E01BA143CFFBFDE5BBC1E81D3F7BAF492EA6DEBFB76D7FF),
    .INIT_2D(256'hE8E7C7FAFAA417EFEB64AC5C43CAA352CF5BCAC3F5DAFFA591BF1FA9F4C4487C),
    .INIT_2E(256'h5BAE0F60ED7B222364ABEFF552413C6420C96001722B225BFB4054B377686093),
    .INIT_2F(256'hFB7E749E87B9ED6EEEDA7DFEA6975AEEF348FC75EFF4E993759B897F6AFFC080),
    .INIT_30(256'h748042AD4160D1A1014A57C826D85208353B16A30023F09BF17C2EF4D1AFDE5F),
    .INIT_31(256'hCE5C7053A6F7C7A16CF0EADAEDA5D3F6566B212DE1AA541B06F6DED9DB2B150B),
    .INIT_32(256'h04AED4BAAA8003FFF563F29D557DDEBB909A6B5CD756BABA2554F5F3BEAABAA8),
    .INIT_33(256'h9468A8599C996C789BD54CEE784338AD219C736CB235D3B55E913ABCA7773110),
    .INIT_34(256'h7A0384972F6B961F9E636A31A988FE38763365B24B525351A387606F3F4A3480),
    .INIT_35(256'h0080584080001C1070001D84000107C90000C14000000000900900F655F0CD38),
    .INIT_36(256'h5C5003A89291B806DE4A905482D83B17E227DD5364FD1AAAAAAAAAAAAAAAC901),
    .INIT_37(256'h332D8407596F25542AE203CDE200BCC2829CA0A0D828298020C6E2A87A7C5816),
    .INIT_38(256'h2FC628CE2802FC1FF80319B139BA919319B13DBA9E048241558110D4A5291333),
    .INIT_39(256'hC598DC98EDD4C80000010CC66C4F6EA44EE4C76E2C4E6C4F6E2E39C42DC42CC4),
    .INIT_3A(256'h4A52950D6A10869B31C6A8051CE1E000033336E55E685F20005CA99089CD89ED),
    .INIT_3B(256'h94B5AD6B5AD6B5AF4B84350D6A10D42AE05408C4210842108421294A5294A529),
    .INIT_3C(256'hFB318C6218C6318C6318C6318C635AD6BDEF7B5C21084210884110842108425A),
    .INIT_3D(256'h40122CDCD00004950000104041E5EF1A11E40EFBF1C5E7DB7864879BF8E401A3),
    .INIT_3E(256'h008F5C5DBEE1D3D3794E0740CC4417AB7F683F9997F11FF9F000000002104701),
    .INIT_3F(256'hAC221096B5AD6B5AC007675E0000000000000000000000000146350C90362495),
    .INIT_40(256'hDDB6B912353AFAF1AEF5E0991245DB4BEFBBD784788DBE3A9A9051D51B379112),
    .INIT_41(256'h5DDD9CDF00CBFDDE20DCACF29267CFABCACF57C4FCEF10751E524698873F3D0F),
    .INIT_42(256'hF81EAB7ADBF925B6E7F3B6EFB7AADB6B877FFE7F30B9EFEB7D7384F355DDFB85),
    .INIT_43(256'hEDCDE35310AD42B267F1137FC02F2E2B7D0B47A6FBD3C6BCD67A07EADB6CE9AF),
    .INIT_44(256'hFFF8DCDE57FCA86A182587E7FE7FBDFF6027A15F429AFFC36EECFC0D679B6AFC),
    .INIT_45(256'h28FBFE7E406CFFB5F7FA9A95B176D500555179B78F7F7D87478D54ADF36B396F),
    .INIT_46(256'hEE2298B945008BEE763B5420227E06F7CFB74F67FB5E95A02183204CCCB96024),
    .INIT_47(256'hC53EED4EE73EA95AE2D5B29AD3F1E3DEF8AD2898ED688C815BDF62AABD3CD048),
    .INIT_48(256'h80202070E06FA03B5AF6BDAE141A280EF6B5C0058005641BAE0191944150DBDC),
    .INIT_49(256'h3E9FCA7734D6D3204DC01B7CFBAFD836778B339DD2DABDDAA4966CED2F388989),
    .INIT_4A(256'h6A412C245C850CEECD467CD2FA3BAF7FF412F5671FA7B5F525A5A199BF6EAF5B),
    .INIT_4B(256'hD43565AEBB4455D2AFC100D96492C3043E8FC00D14494C3043E30C7A98FDB256),
    .INIT_4C(256'hA111FEC99DAAD16D1540D255C856E6C5D22AE876AD13259C576E9F27D5A5AE9D),
    .INIT_4D(256'h3E5F6F7F4BDBAB46D57C2FACFBDFEDE69AA8D26700AF6A150E50E4DFCAAE45FA),
    .INIT_4E(256'hBF7835A21056B4390CC288BA9B165DABFDBFAD280B3785455E73AB907DFCFBFD),
    .INIT_4F(256'hA4654E55814D90BE3B217CCCCE1B23AC36475AE8020176692800007EF6136137),
    .INIT_50(256'h3977F7D4CB4F3131C3A85FCE1E0665B388B8462A2AC4320119A747A538184A63),
    .INIT_51(256'h79CE79DEAF6FBEF36EF29BC65EFCD3DD0B4CB56ED7CCF65FAFB5A14FFD4DBAC2),
    .INIT_52(256'h5B649592D92D682B5940B0DCC5C50E857BDEAE22131784515AD3EBA266C488BA),
    .INIT_53(256'h182F41AD7BD880347A9EE84A85A1FFA5AA0DEE75A1BA1089400C455FA00436A5),
    .INIT_54(256'h56A1D5D013C3C5A6A3569A68E2833020A06F6ABBDC4C46A6E7FBD7EE80A1BDAF),
    .INIT_55(256'h86B33325FDA0608F698FBAD976DE6D2AFB07F7DBAB548F4B475024432AC1B6D7),
    .INIT_56(256'hCBDAD5E7769D3111D34498A6C8A53397DF556A519215C00851B3A5AFF1030D42),
    .INIT_57(256'h7A7D012DC0122BDA9597EBD4BDF3E8DA41C4C792F7F65524249261FB681C7675),
    .INIT_58(256'h80B2E8029D32247D4EAFF7D3EE9E9EF9AD3B57AF7DF6B5EA80855FBDF27D7F75),
    .INIT_59(256'h30080C020002A83268F6FFEE37F724074015E8E88A0A520180C744095DD80125),
    .INIT_5A(256'hBD8C76D6B89524806815880AC22AFB9D7FC13C288684144FCFFCE1CF0000FA6A),
    .INIT_5B(256'h745FEC2ACD1FE6F473CB60447B4BF69FF010AA2D7BC1EE41877E82AD86E6B028),
    .INIT_5C(256'h7AB435E56959EB68CD44A3C28F2ACFCE8C27A15320E8BFD86828283C0FC40F90),
    .INIT_5D(256'h5B4529700629A86B6D5D79C544621133F8000ABBA4AD5010707A5895CEF824BB),
    .INIT_5E(256'hAEF800274FBC254500E1EB6B7D9DEA689BD5EA5FDB2CA1025434BB755540F996),
    .INIT_5F(256'h000000000001B89D0032C8DD0FED4FD0D57ADFA16D36747FB5EB277F7AFB8EF5),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized20
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h000000003800407CA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000),
    .INIT_14(256'h0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000),
    .INIT_15(256'h6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654),
    .INIT_16(256'h65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF),
    .INIT_17(256'h1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840),
    .INIT_18(256'h1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF),
    .INIT_19(256'h000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272),
    .INIT_1C(256'h00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_1D(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08),
    .INIT_1E(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_1F(256'h000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0),
    .INIT_20(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000000000000000000000000008181818181818181BEA682828282A6BE),
    .INIT_2D(256'h8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'hDF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF),
    .INIT_31(256'h1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hF1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86),
    .INIT_35(256'hFF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_38(256'hC04040404040C0C0808080808080808000000000000000000000000000000000),
    .INIT_39(256'h1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86),
    .INIT_3D(256'h01010101010101010202020202020202040405050504040408090B0A0B090808),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0035717878716F26004224000024420000000000000000000000000000000000),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_4D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_4E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_4F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_50(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_51(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_52(256'h000000003800407CA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_53(256'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000),
    .INIT_54(256'h0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000),
    .INIT_55(256'h6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654),
    .INIT_56(256'h65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF),
    .INIT_57(256'h1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840),
    .INIT_58(256'h1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF),
    .INIT_59(256'h000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272),
    .INIT_5C(256'h00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_5D(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08),
    .INIT_5E(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_5F(256'h000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0),
    .INIT_60(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_61(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_62(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_63(256'h0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h000000000000000000000000000000008181818181818181BEA682828282A6BE),
    .INIT_6D(256'h8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'hDF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF),
    .INIT_71(256'h1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hF1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86),
    .INIT_75(256'hFF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_78(256'hC04040404040C0C0808080808080808000000000000000000000000000000000),
    .INIT_79(256'h1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_7C(256'h111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86),
    .INIT_7D(256'h01010101010101010202020202020202040405050504040408090B0A0B090808),
    .INIT_7E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0035717878716F26004224000024420000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized21
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h000000003800407CA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000),
    .INIT_14(256'h0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000),
    .INIT_15(256'h6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654),
    .INIT_16(256'h65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF),
    .INIT_17(256'h1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840),
    .INIT_18(256'h1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF),
    .INIT_19(256'h000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272),
    .INIT_1C(256'h00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_1D(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08),
    .INIT_1E(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_1F(256'h000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0),
    .INIT_20(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000000000000000000000000008181818181818181BEA682828282A6BE),
    .INIT_2D(256'h8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'hDF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF),
    .INIT_31(256'h1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hF1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86),
    .INIT_35(256'hFF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_38(256'hC04040404040C0C0808080808080808000000000000000000000000000000000),
    .INIT_39(256'h1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86),
    .INIT_3D(256'h01010101010101010202020202020202040405050504040408090B0A0B090808),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0035717878716F26004224000024420000000000000000000000000000000000),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_4D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_4E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_4F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_50(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_51(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_52(256'h000000003800407CA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_53(256'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000),
    .INIT_54(256'h0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000),
    .INIT_55(256'h6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654),
    .INIT_56(256'h65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF),
    .INIT_57(256'h1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840),
    .INIT_58(256'h1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF),
    .INIT_59(256'h000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0A0AF2026AEAAABA7A2212FA02F2FAFAFAFA8A8A7202FAFAFAFAFAAAAA520272),
    .INIT_5C(256'h00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_5D(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08),
    .INIT_5E(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_5F(256'h000000FF00FF00000000000000000000000000FF00FF0000A0A0A0A0A0A0A0A0),
    .INIT_60(256'h004446527A6E44000022664E5A7222000002227E7E020200003C7E4A527E3C00),
    .INIT_61(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_62(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_63(256'h0000007F80838202000000C020A0A0A0B2028283807F0000A0A0A0A020C00000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h000000000000000000000000000000008181818181818181BEA682828282A6BE),
    .INIT_6D(256'h8EFFFF3F3FFFFF86808080808080808000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'hDF4444444444C4DFBF848484848484BF7F4444444444447FFF444444444444FF),
    .INIT_71(256'h1D34644464341C0D3B68C888C868381B77D4941494D47437EFA4242424A4E46F),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'hF1535654565351F0E3666C686C6663E1C74D5951594D47C38E9AB2A2B29A8E86),
    .INIT_75(256'hFF454545454545FFFE464646464646FEFC444545454444FCF8494B4A4B4948F8),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'hF8F8A04000E8C000A6A400FCFC0C0800FFFF1010FE00FEFE0000000000000000),
    .INIT_78(256'hC04040404040C0C0808080808080808000000000000000000000000000000000),
    .INIT_79(256'h1C34644464341C0C3868C888C868381870D0901090D07030E0A0202020A0E060),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_7C(256'h111316141613111023262C282C262321474D5951594D47438E9AB2A2B29A8E86),
    .INIT_7D(256'h01010101010101010202020202020202040405050504040408090B0A0B090808),
    .INIT_7E(256'h0040808A90906000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0035717878716F26004224000024420000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized22
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h0000000000000000A581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'hFFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000),
    .INIT_15(256'hF0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0303030303030303030303030303030303030303030303030000000000000000),
    .INIT_25(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_26(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_27(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_28(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_29(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_2A(256'h0000000000000000030303030303030303030303030303030303030303030303),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h20202020100804000000000E1F336343434363331F0E00C0F03C0F0300000000),
    .INIT_2D(256'h000000000000000000000000000000081C3E7F7F3E1C08000000000000040010),
    .INIT_2E(256'h007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900),
    .INIT_2F(256'h1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00),
    .INIT_30(256'h7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00),
    .INIT_31(256'h100804000000000000081C3E7F7F3E1C08000000000000000000000000000000),
    .INIT_32(256'h00000000030F3CF0C0000E1F336343434363331F0E0000000004001020202020),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h000000000000000000000000000000000000000000000000000000C0F03C0F03),
    .INIT_35(256'h7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000),
    .INIT_36(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_37(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_38(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_39(256'h000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_3A(256'h030F3CF0C0000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_3D(256'h000000007F7F7F00000000007F7F7F00000000007F7F7F00000000007F7F7F00),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_4D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_4E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_4F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_50(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_51(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_52(256'h0000000000000000A581423C000000000000003C4281BDA5221C000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'hFFFFFFFF0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFFF000000000000000000000000),
    .INIT_55(256'hF0F0F0F0000000000F0F0F0F00000000FFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0303030303030303030303030303030303030303030303030000000000000000),
    .INIT_65(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_66(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_67(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_68(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_69(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_6A(256'h0000000000000000030303030303030303030303030303030303030303030303),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h20202020100804000000000E1F336343434363331F0E00C0F03C0F0300000000),
    .INIT_6D(256'h000000000000000000000000000000081C3E7F7F3E1C08000000000000040010),
    .INIT_6E(256'h007F7F49494941000040407F7F404000007F7F49494941007F7F44464F7B3900),
    .INIT_6F(256'h1C3E6341494F4F00007F7F494949410000000000000000007F7F3018307F7F00),
    .INIT_70(256'h7F7F4141633E1C001F3F6444643F1F007F7F3018307F7F001F3F6444643F1F00),
    .INIT_71(256'h100804000000000000081C3E7F7F3E1C08000000000000000000000000000000),
    .INIT_72(256'h00000000030F3CF0C0000E1F336343434363331F0E0000000004001020202020),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h000000000000000000000000000000000000000000000000000000C0F03C0F03),
    .INIT_75(256'h7F7F7F007F7F7F007F7F7F007F7F7F0000000000000000000000000000000000),
    .INIT_76(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_77(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_78(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_79(256'h000000000000000000000000000000007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_7A(256'h030F3CF0C0000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h7F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F007F7F7F00),
    .INIT_7D(256'h000000007F7F7F00000000007F7F7F00000000007F7F7F00000000007F7F7F00),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized23
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_01(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_02(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_05(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_06(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_07(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_08(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_09(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFC00008080FEFE8080),
    .INIT_0A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_0B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_0C(256'h82FEFE8282FEFE82000082FEFE820000000082C66C3800000000386CC6820000),
    .INIT_0D(256'h0000FAFA0000FAFA0000F6F60000F6F600101010101010000028282828282800),
    .INIT_0E(256'h0000C0E000C0E000000000C0E0000000000000FAFA000000000000F6F6000000),
    .INIT_0F(256'h80808080808080FF01010101010101FF000000C000C000000000E06000E06000),
    .INIT_10(256'h00000607000000000000060600000000FF80808080808080FF01010101010101),
    .INIT_11(256'h003E10083E003E222A3A0E00003E2A220E003C02023C003E00000000003E2838),
    .INIT_12(256'h000000003800407CA581423C000000000000003C4281BDA5221C000000000000),
    .INIT_13(256'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF4000382800000000),
    .INIT_14(256'h0F07030000000000FFFFFFFF3F0F0100FFFFFFFFFEFCF000A2C0800000000000),
    .INIT_15(256'h6FF8F6F1F0783F1F8003877FFDFEFFFFA3D7A64E7C768FFFFF7773620202A654),
    .INIT_16(256'h65C7C7C0C061331F081D3FBF3B319ACEAEB2A135255161C1A840902A4FAF5FBF),
    .INIT_17(256'h1F3361C0C7C7C561C18100800203070561415525A1B2AEAEBF5FAF4FAA50A840),
    .INIT_18(256'h1F3F78F0F1F6F86FFFFFFEE041810081FF0F76CC6692E35154A60202627377FF),
    .INIT_19(256'h000000000001070F0001071F7FFFFFFF00F0FCFEFFFFFFFF000000000080C0A2),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h9E808D9D9D979796829F809E9F9F818191918E809F9F8F849F95958A808E9F9F),
    .INIT_1C(256'h00048692B2F2DE8C00464E9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_1D(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6B2B2B2BE1C00183868C8FEFE08),
    .INIT_1E(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_1F(256'h00FF00FF00107C1000000000000000000000FF00FF00FF000A0A0A0A0A0A0A0A),
    .INIT_20(256'h004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00),
    .INIT_21(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_22(256'h003E20201E20201E007E7E3018307E7E00207252567C3800002C7E52527E2C00),
    .INIT_23(256'h0007080B0A0A0A0A00FE018181809F9F0A0A0B0807080B0A80818101FE018181),
    .INIT_24(256'h809F9F9F8181818180818101FE0000000000FF00FF0000000A0A0B0807000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'hFEFCF8F0E0C00000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'hFEFCF80000C080000000C0E0F0F8FCFE0080C0E0F0F8FCFEFEFCF8F0E0C08000),
    .INIT_2B(256'h3030303030303030FFFFFBFDFDFBF7FFFFFEFD0303FDFCFFFFFFFF0000FFFFFF),
    .INIT_2C(256'h101020204040808068A8FFE0FFFFE8685757FF1FFFFF5757FFFFFFFFFFFFFFFF),
    .INIT_2D(256'h0010000004000010080804040202010100100808000010000101020204040808),
    .INIT_2E(256'h8080404020201010A0A0A0A0A0A0A0A000003F409FA0A0A0A0A09F403F000000),
    .INIT_2F(256'h0000C700C70000000000FF00FF0000000000FF00FF0000000808040402020101),
    .INIT_30(256'h000000FFFF000000000000FFFF0000000028FF38FF2800000000FF00FF000000),
    .INIT_31(256'h000000000000000000000000000000000002679F670200000000669966000000),
    .INIT_32(256'h0000000000000000C3243C24243C24C300000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h384099A0A0A0A0A0A0A0A0A0A0808888888880A0A0A0A0A0A0A0A0A0A0994038),
    .INIT_35(256'h0000F800F000000020100810204080402010081020408040000000F000F80000),
    .INIT_36(256'h030303000003FEFC3F7FC00000C0C0C0C0C0C00000C0C0C0C0C0C00000C07F3F),
    .INIT_37(256'hF8F8A04000E8C000A6A400FCFC0C0800FCFE0300000303030303030000030303),
    .INIT_38(256'h00000111234101000000210311102001000041432101000050504040404F5050),
    .INIT_39(256'h0101010101F109011F20408F9F98989898989898989898989898989F8F40201F),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_3C(256'h1919191919191919191919F9F10204F8FFFBFBFBFBFBF5FF6000000000000060),
    .INIT_3D(256'h06000000000000063C42BDA5A5A5A5A5A5A5A5A5A5A5423CF80402F1F9191919),
    .INIT_3E(256'h0040808A90906000000000000000000000000000000000000201020408100804),
    .INIT_3F(256'h0E4F373F3F1F0F01004224000024420000000000000000000000000000000000),
    .INIT_40(256'h00048692B2F2DE8C0046CE9E9ABAF26200000242FEFE020200387C8682C27C38),
    .INIT_41(256'h00C0C08E9EB0E0C0003C7ED292929E0C00E4E6A2A2A2BE1C00183868C8FEFE08),
    .INIT_42(256'h000000000000000000000000000000000060F2929296FC78006CF2B29A9A6E0C),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h00387CC68282C64400FEFE929292FE6C003E7EC888C87E3E0000000000000000),
    .INIT_45(256'h00387CC682929E9E00FEFE90909090800000FEFE9292928200FEFE8282C67C38),
    .INIT_46(256'h00FEFE183C6EC682000406020202FEFC00008282FEFE828200FEFE101010FEFE),
    .INIT_47(256'h007CFE828282FE7C00FEFE70381CFEFE00FEFE703870FEFE0000FEFE02020202),
    .INIT_48(256'h0064F69292D25E0C00FEFE888C9EF672007CFE828A8EFC7A00FEFE888888F870),
    .INIT_49(256'h00F8FE1C381CFEF800F0F81C0E1CF8F000FCFE020202FEFCF8F878787878F8F8),
    .INIT_4A(256'h000006060000000000868E9EBAF2E2C20000C0F01E1EF0C000C6EE7C387CEEC6),
    .INIT_4B(256'h4040404040404040000000280000000000404040404040000010101010101000),
    .INIT_4C(256'hF0988C878180E03863414346434160608683C1406030382EFF80808080808784),
    .INIT_4D(256'hD8F0878585858585071C7040C0C0C3CE80FF4040407F00010E0301FF80808080),
    .INIT_4E(256'h80808080FF01030E434E78000000FF800701071C70404040858785FD4040701C),
    .INIT_4F(256'h380E0301FF80808060F0988C878180E0E0C041434643416038E0808081879CB0),
    .INIT_50(256'hFF0000000000FE02180C06030000000044444643406020308080FF3020604346),
    .INIT_51(256'h0C07010000000000C0800003FE000F08FE860C080C86BAEE060CF80000000107),
    .INIT_52(256'h0A0AFAE3380E030000000E0A0A0A0A0A0300000030FC870100FF000000878486),
    .INIT_53(256'hEEBA860C080C86BA01000060F80E83C1800000000000FF0000000000030E38E0),
    .INIT_54(256'h023A2EA2A0A0A0A00000FF000000FC06080C070100000000EEC0800003FE000F),
    .INIT_55(256'h1010302060E0B010F010101010101010A0A0A0BF00000000000000000F080C07),
    .INIT_56(256'h1BFB0B0B0BF901030303C373131B1B1B3373D3931313F3031808080808091B13),
    .INIT_57(256'h0B0B0B0BFB030303131313F30303F9096B3B13131313131383E33B0B0B0B0BCB),
    .INIT_58(256'hD1790B0B0B0B0B1BC37111101010109013131313F3030303030303030101F313),
    .INIT_59(256'h0B0B0B1B331B0B0B1313F36333131B0B010303C373131313133373D1911010F0),
    .INIT_5A(256'hFFFFFFFFFFFFFFFF0000000000FFFFFF00000000000000000B0B09F900000000),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7F7FFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'h0000000000FFFFFF010101010101000000010101010101011F07000000000000),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'h004446527A6E44000022664E5A72220000000242FEFE0202003C7E4A527E3C00),
    .INIT_61(256'h0040464E58706000003C7E52525E0C0000747652525E4C00000C1C347E7E0400),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00207252567C3800002C7E52527E2C00),
    .INIT_63(256'hFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFCF0000000000000),
    .INIT_65(256'hFFFFFFDF87810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFF1F0F0F1F3FFFFFFFFFFFFFFFFFFFFF3FF0FCFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hF8FCFCFEFEFFFFFF000000C0E0F0F0F80701000000000000FFFFFFFFFFFF7F1F),
    .INIT_6A(256'hFEFEFFFFFFFFFFFFC080E0F0F8F8FCFCFEFCFCF8F8F0F0E0FFFFFFFFFFFFFFFE),
    .INIT_6B(256'hF8FCFCFCFCFCFCFCFCFCFCFCFCFCFCF8F0F8FCFCFCFCFCFCFFFFFFFEFEFEFCF8),
    .INIT_6C(256'hFCFCFEFEFEFEFEFEFCFCF8E0F0F0F8F8FCFCFCFCFCFCFCFCFCFCFCFCF8F8FCFC),
    .INIT_6D(256'hF0F8FCFCFCFCFCFCFCFCFCFCFCFCF8F0F8FCFCFCFCFCFCFCFEFEFEFCFCF8F8F0),
    .INIT_6E(256'hFCFCFCFCF8600000FCF8F0F0F8FCFCFCF8F8F0F0F8FCFCFCFCF8600000000000),
    .INIT_6F(256'h0000C700C70000000000FF00FF0000000000FF00FF0000000808040402020101),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000C700C70000000000FF00FF0000000000FF00FF0000000808040402020101),
    .INIT_78(256'h00000111234101000000210311102001000041432101000050504040404F5050),
    .INIT_79(256'h0101010101F109011F20408F9F98989898989898989898989898989F8F40201F),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'hFEFE8870017DF8E0A8A800F8FC040400E0E04040F000F0F80000000000000000),
    .INIT_7C(256'h1919191919191919191919F9F10204F8FFFBFBFBFBFBF5FF6000000000000060),
    .INIT_7D(256'h06000000000000063C42BDA5A5A5A5A5A5A5A5A5A5A5423CF80402F1F9191919),
    .INIT_7E(256'h0040808A90906000000000000000000000000000000000000201020408100804),
    .INIT_7F(256'h0E4F373F3F1F0F01004224000024420000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .I2(ena),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized24
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001091C1E1E3F3F3E3E3F3D1D0500000000081C1E1E3F3F3F3F3F3D1C040000),
    .INIT_01(256'h00001CFFFF3C1F1F1F1F3C1F0707030000040E0F0F1F1F1F1F1F1E0E02000000),
    .INIT_02(256'h00000000000000101000000000040300000C1C18307040607070604020301000),
    .INIT_03(256'h00000000000000000000000000000000000001031B3C1F1F1F1F3C1B03010000),
    .INIT_04(256'h0000081C1E1E3F3E3E3F3F3D1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_05(256'h0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_06(256'h00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000),
    .INIT_07(256'h0000091D1F1F3F3F3F3E3F3F1F07030101050E0F0F1F1F1F1F1F1E0E02010100),
    .INIT_08(256'h040603090D1C9EFFFFFFFF7F6700000000000000000000000000000000000000),
    .INIT_09(256'h000027775FFFFFFFFFFFBFDF772700000000002066DEBFFFFFFEFEFE6C210101),
    .INIT_0A(256'h00000304080E161010110A0804030000010303030A1B1A1A1B1B1B1D0E060000),
    .INIT_0B(256'h050F0B1B13131313131313131B0B0F05020F04040C0C0C0C0C0C0C0C04040F02),
    .INIT_0C(256'h0000000307070F0F0F0F070703000000000000004F7FC04040C07F4F00000000),
    .INIT_0D(256'h020F04040C0C0C0C0C0C0C0C04040F02050F0B1B13131313131313131B0B0F05),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000001030303030301000000000000000000000101010101010100000000),
    .INIT_10(256'h001F73E6CF8FC6E1C19EBFFFFF7F3F1F001F73E6CF8FC6E1C19EBFFFFF7F3F1F),
    .INIT_11(256'h000E1E3660C0CCEDF1EDCCC060361E00001F73E6CF8FC6E1C19EBFFFFF7F3F1F),
    .INIT_12(256'hFE478714850489F0F0890485148747FE000E1E3660C0CCEDF1EDCCC060361E00),
    .INIT_13(256'h00000001FFFFFFFFFF87030100000000000000000307070F0F0F0F0F0F0F0100),
    .INIT_14(256'h00010303070F0F1F1F1F1100000000000101030101113151091323070F070F01),
    .INIT_15(256'h00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000),
    .INIT_16(256'h0000000001070F3FFFFFFFFFFEFDF9F47F3F1F0F010100000000000000000000),
    .INIT_17(256'h1F1F1F1F0F0F0F070703010000000000E2E6FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'h080C0F0F0F0F070707030303010100000000000404004CCCC0E1E3F7FC78783C),
    .INIT_19(256'hFFFFFF7F7F3F0F0703010000000000000000000000000103070F3F7F7FFFFFFF),
    .INIT_1A(256'h000000000B07070F0F07070703030100000000000001070F1F7F7FFF7F5C2000),
    .INIT_1B(256'hFEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC),
    .INIT_1C(256'h0002010000000000000000000408100000000000000000000000000000000000),
    .INIT_1D(256'h0000406163666C7A7A6C666361400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h0000000400002100010000000008100000000406060606070706060606040000),
    .INIT_1F(256'h0000000000000000000000000000000000000210000201050323010000000008),
    .INIT_20(256'h0000000000020008040140042040080200000004000000400805000024010008),
    .INIT_21(256'h10000110000603010000010200004001200000050A0101032F10030604081080),
    .INIT_22(256'hF7F7F7F7FBFDCEB6B6CEFDFBF7F7F7F708090B0A0B09080808090B0A0B090808),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000000000000000000000000000000),
    .INIT_25(256'h0001000205050005080A02010200000000000000000000000000000000000000),
    .INIT_26(256'h00000103060706070301000000000000103070FEFE79787C3C3C3E1E1E1F0F0F),
    .INIT_27(256'h0000000000000000000000000000000000000103060706070301000000000000),
    .INIT_28(256'h000003070F0E1E1E1E1E1E1F1F000000000003070F0F1F1E1C1C1F1F1F000000),
    .INIT_29(256'h00000000000000000000000000000000000003070F0F1C1C1E1F1F1F1F000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000102050A0A0A0A05020100000000030408102020202020201008040300),
    .INIT_31(256'h4020000000000060000000000000204000000000000102050502010000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00000000000000000000000001000000FF8080808080808080808080808080FF),
    .INIT_3A(256'h070F183020471EFEFE1E472030180F0700000000010202020202010000000000),
    .INIT_3B(256'h0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F),
    .INIT_3C(256'h1C3C3C383002087DEDE65F1F0F07000003070F3C3D3E3F3D3D3F3E3D3C0F0703),
    .INIT_3D(256'h00040F000007080808070007080808070000000C0C0C0C265688888888885020),
    .INIT_3E(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_3F(256'h00060909090600070808070007080807000E0A0A0A0900070808070007080807),
    .INIT_40(256'h0001091C1E1E3F3F3E3E3F3D1D0500000000081C1E1E3F3F3F3F3F3D1C040000),
    .INIT_41(256'h00001CFFFF3C1F1F1F1F3C1F0707030000040E0F0F1F1F1F1F1F1E0E02000000),
    .INIT_42(256'h00000000000000101000000000040300000C1C18307040607070604020301000),
    .INIT_43(256'h00000000000000000000000000000000000001031B3C1F1F1F1F3C1B03010000),
    .INIT_44(256'h0000081C1E1E3F3E3E3F3F3D1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_45(256'h0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_46(256'h00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000),
    .INIT_47(256'h0000091D1F1F3F3F3F3E3F3F1F07030101050E0F0F1F1F1F1F1F1E0E02010100),
    .INIT_48(256'h040603090D1C9EFFFFFFFF7F6700000000000000000000000000000000000000),
    .INIT_49(256'h000027775FFFFFFFFFFFBFDF772700000000002066DEBFFFFFFEFEFE6C210101),
    .INIT_4A(256'h00000304080E161010110A0804030000010303030A1B1A1A1B1B1B1D0E060000),
    .INIT_4B(256'h050F0B1B13131313131313131B0B0F05020F04040C0C0C0C0C0C0C0C04040F02),
    .INIT_4C(256'h0000000307070F0F0F0F070703000000000000004F7FC04040C07F4F00000000),
    .INIT_4D(256'h020F04040C0C0C0C0C0C0C0C04040F02050F0B1B13131313131313131B0B0F05),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000001030303030301000000000000000000000101010101010100000000),
    .INIT_50(256'h001F73E6CF8FC6E1C19EBFFFFF7F3F1F001F73E6CF8FC6E1C19EBFFFFF7F3F1F),
    .INIT_51(256'h000E1E3660C0CCEDF1EDCCC060361E00001F73E6CF8FC6E1C19EBFFFFF7F3F1F),
    .INIT_52(256'hFE478714850489F0F0890485148747FE000E1E3660C0CCEDF1EDCCC060361E00),
    .INIT_53(256'h00000001FFFFFFFFFF87030100000000000000000307070F0F0F0F0F0F0F0100),
    .INIT_54(256'h00010303070F0F1F1F1F1100000000000101030101113151091323070F070F01),
    .INIT_55(256'h00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000),
    .INIT_56(256'h0000000001070F3FFFFFFFFFFEFDF9F47F3F1F0F010100000000000000000000),
    .INIT_57(256'h1F1F1F1F0F0F0F070703010000000000E2E6FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'h080C0F0F0F0F070707030303010100000000000404004CCCC0E1E3F7FC78783C),
    .INIT_59(256'hFFFFFF7F7F3F0F0703010000000000000000000000000103070F3F7F7FFFFFFF),
    .INIT_5A(256'h000000000B07070F0F07070703030100000000000001070F1F7F7FFF7F5C2000),
    .INIT_5B(256'hFEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC),
    .INIT_5C(256'h0002010000000000000000000408100000000000000000000000000000000000),
    .INIT_5D(256'h0000406163666C7A7A6C666361400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'h0000000400002100010000000008100000000406060606070706060606040000),
    .INIT_5F(256'h0000000000000000000000000000000000000210000201050323010000000008),
    .INIT_60(256'h0000000000020008040140042040080200000004000000400805000024010008),
    .INIT_61(256'h10000110000603010000010200004001200000050A0101032F10030604081080),
    .INIT_62(256'hF7F7F7F7FBFDCEB6B6CEFDFBF7F7F7F708090B0A0B09080808090B0A0B090808),
    .INIT_63(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_64(256'h80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000000000000000000000000000000),
    .INIT_65(256'h0001000205050005080A02010200000000000000000000000000000000000000),
    .INIT_66(256'h00000103060706070301000000000000103070FEFE79787C3C3C3E1E1E1F0F0F),
    .INIT_67(256'h0000000000000000000000000000000000000103060706070301000000000000),
    .INIT_68(256'h000003070F0E1E1E1E1E1E1F1F000000000003070F0F1F1E1C1C1F1F1F000000),
    .INIT_69(256'h00000000000000000000000000000000000003070F0F1C1C1E1F1F1F1F000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000102050A0A0A0A05020100000000030408102020202020201008040300),
    .INIT_71(256'h4020000000000060000000000000204000000000000102050502010000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h00000000000000000000000001000000FF8080808080808080808080808080FF),
    .INIT_7A(256'h070F183020471EFEFE1E472030180F0700000000010202020202010000000000),
    .INIT_7B(256'h0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F),
    .INIT_7C(256'h1C3C3C383002087DEDE65F1F0F07000003070F3C3D3E3F3D3D3F3E3D3C0F0703),
    .INIT_7D(256'h00040F000007080808070007080808070000000C0C0C0C265688888888885020),
    .INIT_7E(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_7F(256'h00060909090600070808070007080807000E0A0A0A0900070808070007080807),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized25
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000002000002000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000001010000000000000000000000000000000100000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000010100000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000703000000000000000000000000000007000000000000000000000000),
    .INIT_06(256'h000000070F070301000001010000000000000003010000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h000E010000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h000703010000000000000000000000000C070301000000000000000000000000),
    .INIT_0A(256'h0000000000000001030100000000000000010307030100000000000000000000),
    .INIT_0B(256'h0000000000000101000200000000000000000000000000010102000000000000),
    .INIT_0C(256'h0000000000000000000002000000000000000000000000000002000000000000),
    .INIT_0D(256'h0000000000000000000100000000000000000000000000000001000000000000),
    .INIT_0E(256'h0000000000000002020000000000000000000000000000020200000000000000),
    .INIT_0F(256'h0000000000000000000404000000000000000000000000000202000000000000),
    .INIT_10(256'h0000000000000000000000000404000000000000000000000000080800000000),
    .INIT_11(256'h0000000000000404040400000000000000000000000000000000000004040000),
    .INIT_12(256'h0000000000000000080808000000000000000000000000040404000000000000),
    .INIT_13(256'h0000000000000000011119090100000000000000000000000000101000000000),
    .INIT_14(256'h000001030F3F1F0F0703010202010101000000000143773F3F1F1F0F07060000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000010300000301000000000000000000000103000003010000000000),
    .INIT_18(256'h0000000001030300000303010000000000000000000103000003010000000000),
    .INIT_19(256'h0000000001030300000303010000000000000000010303000003030100000000),
    .INIT_1A(256'h0000000103070300000307030100000000000001030703000003070301000000),
    .INIT_1B(256'h0000000000000000000000000000000000000001030702000002070301000000),
    .INIT_1C(256'h0000000000000003000000000000000000000000000000010000000000000000),
    .INIT_1D(256'h0000000000000001000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000010000000000000000),
    .INIT_1F(256'h0000000000020100000000000000000000000000000001000000000000000000),
    .INIT_20(256'h0000000000000100000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0001020101101B7B893CC4030000000000000000000101000000000000000000),
    .INIT_22(256'h000000040808FB0BFB080804000000000001010008083BCB1BE8040200000000),
    .INIT_23(256'h00000003C43C897B1B100101020100000000000204E81BCB3B08080001010000),
    .INIT_24(256'h0000000000020101020000000000000000000000000001030100000000000000),
    .INIT_25(256'h0000000000000001000000000000000000000000000001010000000000000000),
    .INIT_26(256'h0000000000000101000000000000000000000000000001010000000000000000),
    .INIT_27(256'h0000000000000001000000000000000000000000000000000100000000000000),
    .INIT_28(256'h0006090909060007080807000708080700000000000000010100000000000000),
    .INIT_29(256'h000E0A0A0A090007080807000708080700030509090000070808070007080807),
    .INIT_2A(256'h000408080906000708080700070808070008090B0D0800070808070007080807),
    .INIT_2B(256'h00000000000000000F0000000000000000040F00000708080807000708080807),
    .INIT_2C(256'h0000000008060002010408010100000000000000000000010100000000000000),
    .INIT_2D(256'h00000101010101013F0000000000000000000000000008050000000408000000),
    .INIT_2E(256'h000020100D0C0C010B0930060408000000000000000001030303000000000000),
    .INIT_2F(256'h0000000E0103063F0D1503070301010100000004041000020002222000000000),
    .INIT_30(256'h000008442A00002102102021012100000000001005020B040406040A00000000),
    .INIT_31(256'h00000000000000000001000000000000804840000042070F8743010020448821),
    .INIT_32(256'h0000000000000502020102000000000000000000000103060102000000000000),
    .INIT_33(256'h00000000000000000000000000000000000000000107060C0C06070100000000),
    .INIT_34(256'h00000000000008010F0300000000000000000000000108000100000200000000),
    .INIT_35(256'h0000000000000200000020000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000040000000100000002000000),
    .INIT_37(256'h00000000000000000000000000000000007F4040404040404040404040407F00),
    .INIT_38(256'h000000000840780F01040000000000FF00000000000000000000000000000000),
    .INIT_39(256'h0000010100000000100C0201000000000100000000000000000000000000180E),
    .INIT_3A(256'h000000000000C040390E2D1B1B27FFFF0001070E18306040C0C0000000000000),
    .INIT_3B(256'h004242211A2AB7F6C080070F1E3C383F00000010080C84FC64AF5C1B37FDEEF6),
    .INIT_3C(256'h00000000020800071C3040000000000000000000000000000000000000000000),
    .INIT_3D(256'h00000001030C3000000001020408000001000000000000000000000000000202),
    .INIT_3E(256'hFF854A9F1B332103848300000000000000000000000000406030301C07030000),
    .INIT_3F(256'h383C1E0F074060E8AA424686840C0810FC9E1F0FBB66FDC83C0F070404080000),
    .INIT_40(256'h3F1F1F070000000000000000000000003F1F0F00000000000000000000000000),
    .INIT_41(256'h1FCFCFFFFE79070703070F00141E1C0007070301000000000000000000000000),
    .INIT_42(256'hCFCFEF7F3E3F000F0703010000000000271F0F07010100010301010000000000),
    .INIT_43(256'h00000000000000000000000000000000CFCFEF7F3F3F000F0703010000000000),
    .INIT_44(256'h3D3C1F3F7FEFCFCFCFEF7F3F07030000F7F93F3F7FEFCFCFCFEF7F3F07030000),
    .INIT_45(256'h00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000),
    .INIT_46(256'h00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000),
    .INIT_47(256'hFF7F7F3F3F3F7F7EFCF8FCFC780000007F7F3F3F1C0F0F1F1F1F0F0F07070300),
    .INIT_48(256'h001F0F070307373F3F3F370703070F1F7F3F1F47C3C3E77FFFFFFFBF0C000000),
    .INIT_49(256'h0301030307070F1F130F0C0A0000000021787E7F7F3F1F0F0907060500000000),
    .INIT_4A(256'h000000000004444C55C0E8F9E1651C040307030D070303000101000000000000),
    .INIT_4B(256'h0000000105454C54C1E9F9E1651C04000000000004444C55C1E9F9E1651C0400),
    .INIT_4C(256'h0000000222262A60747C70320E020000000000000222262A60747C70320E0200),
    .INIT_4D(256'h000000000000010101030307060D020000000101030303010101010101000000),
    .INIT_4E(256'h00000103070B162B2B2A0B070301000000000001030707073F07070301000000),
    .INIT_4F(256'h00010D9C61C9EDC7C7EDC9611C0D01001C3E3F3F37050F3F3F05191B08050703),
    .INIT_50(256'h070F1F3F7F79797F79797F3F1F0F0703070F1F3F7F79797F79797F3F1F0F0703),
    .INIT_51(256'h00000F1FBFFFFFFFFFFFB74B8945865480008000854488708844850080008000),
    .INIT_52(256'h548645894BB7FFFFFFFFFFFF7F3F1800548645894BB7FFFFFFDF8F0701000000),
    .INIT_53(256'h072368CDACF6EF5F7F3F3F070000000000000000030404080808080000090000),
    .INIT_54(256'h0703030101010101010000000000000000000001070F1F173B3D2B331A080307),
    .INIT_55(256'h060687E717000000000078C0000000000E060104040603010000000000000000),
    .INIT_56(256'h40404040404040404040404040404040000F001048444241404040404040407F),
    .INIT_57(256'h00FF00000001010101010101010101FF7F404043434343474B53534B13000F00),
    .INIT_58(256'h08080808080804040402020201010000FF00000000000000000000000000FF00),
    .INIT_59(256'h0000020000000018040000000008102000000000000000000000000000000000),
    .INIT_5A(256'h00000000000000003F7FFFFFFFFF7FFFFFFFFFFFFFFFFF7F7F7F7F3F2F1F2F17),
    .INIT_5B(256'h0606060604040911210000804020180000000C18608000201008040606060C0C),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0010383E3F3F3F1F0F00000006050301003C1F0F0707070000000707070F1F3C),
    .INIT_5E(256'h0000010301000103020100000000000000000001030707070300000006050301),
    .INIT_5F(256'h000004000142050D0F0D05021100040000000000000103020100000000000000),
    .INIT_60(256'h0000000102050B0B0B0B05020100000000000000000102050505020900000000),
    .INIT_61(256'h0000000000000000000000000000000000000000010205040405020100000000),
    .INIT_62(256'h000000000040E0BFBFE040000000000000000205000001030000000805020000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000FFFF00000000000000),
    .INIT_64(256'h807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000001030300000000000000000000),
    .INIT_65(256'h000001010202070207050D06010301000000000006060F0C0C0B030700000000),
    .INIT_66(256'h03020202030327272B2B2910000000000000000000183933333B1F0E00000000),
    .INIT_67(256'h070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700010101010387474B2B110000000000),
    .INIT_68(256'h0C0C0C0C0D0D0F0F0F0F0D0D0C0C0C0CC0C0C1C2CEDCF0F9F9F0DCCEC2C1C0C0),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h606060606060606068688868606060606060606561E3E1E0E0E0E0E0C0808080),
    .INIT_6B(256'hC8C8C8C8C8C8C8C8C8C8C8C80000000000000000808080C0E1E6E5E3E1E0E060),
    .INIT_6C(256'h00000000000000000000000000000000800000000000000080C0603090C8C8C8),
    .INIT_6D(256'h60200000406060606888686860606040000020656163E1E0E0E0E0C080808000),
    .INIT_6E(256'h80880031383C0700014E18180189804000000602068D9F9FC0E0E0E0E0E06060),
    .INIT_6F(256'h007FC0BFBFBFBFBFBFBFBFBFBFC07F0000001832000000000000060000000001),
    .INIT_70(256'h0000000102040808080804020100000000030408102020202020201008040300),
    .INIT_71(256'h0000080400000018000000040800000000000000000102040402010000000000),
    .INIT_72(256'h000000000C1E1FBFCFFFFFFFFFFF7F7F00000000000C1E1EBFCFFFFFFFFF7F7F),
    .INIT_73(256'h00E0F0A000F87C3E1F1F0C183F3F3F3F00000000060F0FDF677F7F7F7F3F3F1F),
    .INIT_74(256'h0000000000000103070F003F3E7FEFCF0000F0A0007E3F1F0F071F3F7F7F7763),
    .INIT_75(256'h1C3E7E7870200000000080D0F0F078000000000000000103070F003F3F7FEFCF),
    .INIT_76(256'h000000000000000000000000000139390000000000000000000000000007E7F7),
    .INIT_77(256'h00000060F070F8FC3E3F1F0F0F2F8BFB8B2707070F0F0F1F1E7C7C3838300000),
    .INIT_78(256'h0003070F0F0E0C06060000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000C3C2E7C7C7E2F47CFC7EFFFFF000000000020F07EFFFF7F0F3F7F677F),
    .INIT_7A(256'h00000000070C0F0F0F070703010000000EBFFFFFFF7FE7C75F3F7FCFCFEFCFCF),
    .INIT_7B(256'h060F070F0F07070707070707072703FBFB8B2F0F0F0707070707070707030301),
    .INIT_7C(256'h00040F000007080808070007080808078B2707070F0F0F1F1E7C7C3838300000),
    .INIT_7D(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_7E(256'h000609090906000708080700070808070102040F000708080807000708080807),
    .INIT_7F(256'h00040F0007090904000708070007080700040F00040809060007080700070807),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized26
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00C0FCDCC08080004000C0C187C7E6E0000000000183834310B9FBF3E3000000),
    .INIT_01(256'h0000000808080B83870707020000000000000040E06163E3E3E0C0C060201C1E),
    .INIT_02(256'h0040404040404044060E0E0C0000C0C000000000203033370F0F0F0600000000),
    .INIT_03(256'h0000000000000000000000000000000060E0E081010181C1C181010181E0E060),
    .INIT_04(256'hC0E0E0E0C1C3C3C3C0C1E3E3C3000000000000000183034380C1C3C303000000),
    .INIT_05(256'hC0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600),
    .INIT_06(256'hC0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E),
    .INIT_07(256'hC0CCC6838D8E87034180C0C18242E5C19CCCC04040C0802000E0E0C89CD88C84),
    .INIT_08(256'h0040E0F0D080C0406038B0B8A808000000000000000007072F1F7F7B58702000),
    .INIT_09(256'h0040406838B0B8A0A0B8203868404000000040D0F87868404040C0E0F0E04080),
    .INIT_0A(256'h0000C020101008488808101020C000000060F0F0E00000000002C7FFFFDCC040),
    .INIT_0B(256'hA0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A040F0202030303030303030302020F040),
    .INIT_0C(256'h000000C0E0E0F0F0F0F0E0E0C000000000000000F2FF03020203FEF200000000),
    .INIT_0D(256'h40F0202030303030303030302020F040A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A0),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h02140A02FAFCFCFCFCFCF8020408020000000000E0F0F0F0F0F0F0F0E0000000),
    .INIT_10(256'h03193D7C7E7E7E7E7E7E7E7E7E78393303193D7C7E7E7E7E7E7E7E7E7E783933),
    .INIT_11(256'h1F1F274743434343434343434347271F03193D7C7E7E7E7E7E7E7E7E7E783933),
    .INIT_12(256'h0000C0C040C040C040C0C040C0C000000F67F7F7737B7B7B737B7B7B73F7F76F),
    .INIT_13(256'h2030F8F8FCFAF8FCFCFCFAF8E402010000000028F0F0F4F8F8F8F8F0E0E0E0E0),
    .INIT_14(256'hF0F8FCFEFEFEFFFFFFFFFF0F070205001FFFFFFFFFFFFFFEFEFCFCF8F0F0E0C0),
    .INIT_15(256'h00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000),
    .INIT_16(256'h00000204A0F0F0F8F0C38432FCFCF8FCF8F8F8F9FCFDFEF8CC00780000000000),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFF3F070100FCF878FCE6E0E0E0E0E0E0E0F0F8F8F8),
    .INIT_18(256'h0000E0E0C0C0CECEECFCFEFCFCF8F060002020202020100880C1E3CF9F3FFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFF0B000000000000000000000BFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'h000000000080C0FFFFFFFFFEFEFCF8F00000000000F0FCFEFFE0C08000000000),
    .INIT_1B(256'h000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800),
    .INIT_1C(256'h0000088009020080492A087E082A498000000000000000000000000000000000),
    .INIT_1D(256'h000081C3E3331BAFAF1B33E3C3810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h0000000078CCFCFCCCFC78000000000020707153DB8B8BFFFF8B8BDB53717020),
    .INIT_1F(256'h0000000000000000000000000000000000000078FCCCFEFECEFEFC7800000000),
    .INIT_20(256'h00100607430200077F380313070000000004130F21100E175E0925379F381800),
    .INIT_21(256'h0022008D7F7FFFFF7F7FFF7F0303000000422113F9FFFFFFFFFFFF370B020420),
    .INIT_22(256'hFEFFFF83BBBBBBBBBBBBBBBB83FFFFFEE0A0202020A0E060E0A0202020A0E060),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h01DFFFDF5F5F5FDF5F5FDF5F5F5FDF0100000000000000000000000000000000),
    .INIT_25(256'hE07070F07070F0707070F0707070706000000000000000000000000000000000),
    .INIT_26(256'h000080F078F87CFEFEFEDE0C081020000000347A52F4A8702000001070200000),
    .INIT_27(256'h00000000000000000000000000000000000098FC7EFE7EFEFEFCFC0808100000),
    .INIT_28(256'h0000C0E070707878787878F8F80000000000C0E0F0F0383878F8F8F8F8000000),
    .INIT_29(256'h000000000000000000000000000000000000C0E0F0F0F8783838F8F8F8000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000008040A050505050A0408000000000C0201008040404040404081020C000),
    .INIT_31(256'h828400000000009A000000000000848200000000008040A0A040800000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00040202121414141212121254840204FF0101010101010101010101010101FF),
    .INIT_3A(256'h800000000000001C0204000000000000000000DE2E766A6A6A762EDE00000000),
    .INIT_3B(256'h00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000),
    .INIT_3C(256'h0C0E0F07032088DEDF33FEFCF8F00000008C8CCE8646008080004080CC9CBC38),
    .INIT_3D(256'h0020E02000C0202020C000C0202020C003070F0707470F5E2F3F7FFF7F1F0000),
    .INIT_3E(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_3F(256'h00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0),
    .INIT_40(256'h00C0FCDCC08080004000C0C187C7E6E0000000000183834310B9FBF3E3000000),
    .INIT_41(256'h0000000808080B83870707020000000000000040E06163E3E3E0C0C060201C1E),
    .INIT_42(256'h0040404040404044060E0E0C0000C0C000000000203033370F0F0F0600000000),
    .INIT_43(256'h0000000000000000000000000000000060E0E081010181C1C181010181E0E060),
    .INIT_44(256'hC0E0E0E0C1C3C3C3C0C1E3E3C3000000000000000183034380C1C3C303000000),
    .INIT_45(256'hC0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600),
    .INIT_46(256'hC0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E),
    .INIT_47(256'hC0CCC6838D8E87034180C0C18242E5C19CCCC04040C0802000E0E0C89CD88C84),
    .INIT_48(256'h0040E0F0D080C0406038B0B8A808000000000000000007072F1F7F7B58702000),
    .INIT_49(256'h0040406838B0B8A0A0B8203868404000000040D0F87868404040C0E0F0E04080),
    .INIT_4A(256'h0000C020101008488808101020C000000060F0F0E00000000002C7FFFFDCC040),
    .INIT_4B(256'hA0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A040F0202030303030303030302020F040),
    .INIT_4C(256'h000000C0E0E0F0F0F0F0E0E0C000000000000000F2FF03020203FEF200000000),
    .INIT_4D(256'h40F0202030303030303030302020F040A0F0D0D8C8C8C8C8C8C8C8C8D8D0F0A0),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h02140A02FAFCFCFCFCFCF8020408020000000000E0F0F0F0F0F0F0F0E0000000),
    .INIT_50(256'h03193D7C7E7E7E7E7E7E7E7E7E78393303193D7C7E7E7E7E7E7E7E7E7E783933),
    .INIT_51(256'h1F1F274743434343434343434347271F03193D7C7E7E7E7E7E7E7E7E7E783933),
    .INIT_52(256'h0000C0C040C040C040C0C040C0C000000F67F7F7737B7B7B737B7B7B73F7F76F),
    .INIT_53(256'h2030F8F8FCFAF8FCFCFCFAF8E402010000000028F0F0F4F8F8F8F8F0E0E0E0E0),
    .INIT_54(256'hF0F8FCFEFEFEFFFFFFFFFF0F070205001FFFFFFFFFFFFFFEFEFCFCF8F0F0E0C0),
    .INIT_55(256'h00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000),
    .INIT_56(256'h00000204A0F0F0F8F0C38432FCFCF8FCF8F8F8F9FCFDFEF8CC00780000000000),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFF3F070100FCF878FCE6E0E0E0E0E0E0E0F0F8F8F8),
    .INIT_58(256'h0000E0E0C0C0CECEECFCFEFCFCF8F060002020202020100880C1E3CF9F3FFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFF0B000000000000000000000BFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'h000000000080C0FFFFFFFFFEFEFCF8F00000000000F0FCFEFFE0C08000000000),
    .INIT_5B(256'h000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800),
    .INIT_5C(256'h0000088009020080492A087E082A498000000000000000000000000000000000),
    .INIT_5D(256'h000081C3E3331BAFAF1B33E3C3810000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'h0000000078CCFCFCCCFC78000000000020707153DB8B8BFFFF8B8BDB53717020),
    .INIT_5F(256'h0000000000000000000000000000000000000078FCCCFEFECEFEFC7800000000),
    .INIT_60(256'h00100607430200077F380313070000000004130F21100E175E0925379F381800),
    .INIT_61(256'h0022008D7F7FFFFF7F7FFF7F0303000000422113F9FFFFFFFFFFFF370B020420),
    .INIT_62(256'hFEFFFF83BBBBBBBBBBBBBBBB83FFFFFEE0A0202020A0E060E0A0202020A0E060),
    .INIT_63(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_64(256'h01DFFFDF5F5F5FDF5F5FDF5F5F5FDF0100000000000000000000000000000000),
    .INIT_65(256'hE07070F07070F0707070F0707070706000000000000000000000000000000000),
    .INIT_66(256'h000080F078F87CFEFEFEDE0C081020000000347A52F4A8702000001070200000),
    .INIT_67(256'h00000000000000000000000000000000000098FC7EFE7EFEFEFCFC0808100000),
    .INIT_68(256'h0000C0E070707878787878F8F80000000000C0E0F0F0383878F8F8F8F8000000),
    .INIT_69(256'h000000000000000000000000000000000000C0E0F0F0F8783838F8F8F8000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000008040A050505050A0408000000000C0201008040404040404081020C000),
    .INIT_71(256'h828400000000009A000000000000848200000000008040A0A040800000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h00040202121414141212121254840204FF0101010101010101010101010101FF),
    .INIT_7A(256'h800000000000001C0204000000000000000000DE2E766A6A6A762EDE00000000),
    .INIT_7B(256'h00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000),
    .INIT_7C(256'h0C0E0F07032088DEDF33FEFCF8F00000008C8CCE8646008080004080CC9CBC38),
    .INIT_7D(256'h0020E02000C0202020C000C0202020C003070F0707470F5E2F3F7FFF7F1F0000),
    .INIT_7E(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_7F(256'h00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized27
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000040004000000000000000000000000040804000000000000000),
    .INIT_01(256'h0000000000000000600040000000000000000000000000004000400000000000),
    .INIT_02(256'h0000008000000040602040000000000000000080000000406020400000000000),
    .INIT_03(256'h0000000000004080804000000000000000000080400000406020400000000000),
    .INIT_04(256'h0000000000002040404020000000000000000000000020404040200000000000),
    .INIT_05(256'h0000000080C02000205040000000000000000000800020005040400000000000),
    .INIT_06(256'h008040C0C0C0E0E0E0E060404040000000000080C0C020003050400000000000),
    .INIT_07(256'h0000000000204060606020000000000000000000002040606040200000000000),
    .INIT_08(256'h0000008040000030406860000000000000000000000020406060602000000000),
    .INIT_09(256'h0080C0E060100010505868682000000000008080C040202000B0D0C848080000),
    .INIT_0A(256'h00000000008080C0C0C0808000000000A0C0E0E0E0E0F0703070B0B0A0202020),
    .INIT_0B(256'h00000000808080C0C0C08080000000000000000000808080C0C0808000000000),
    .INIT_0C(256'h0000000040E060400000000000000000000000000040C0E06040000000000000),
    .INIT_0D(256'h0000000000400000000000000000000000000000C06000000000000000000000),
    .INIT_0E(256'h00002020607070703020200000000000000000004040E0E0E0E0404000000000),
    .INIT_0F(256'h00000020206060E0C0C080800000000000000020206060606040400000000000),
    .INIT_10(256'h00000010306060E0E0C080800000000000000020206060E0E0C0808000000000),
    .INIT_11(256'h0000002020607070707060202000000000000010306060E0E0C0808000000000),
    .INIT_12(256'h0000000818383030707060604040000000000010103038383838302020000000),
    .INIT_13(256'h0000003C7870F0F0E0C000000000000000000808383838787070604040000000),
    .INIT_14(256'h0000E0E0F0FCFCFCF8F8F0D0C0C0800000000000E1F2FEFCF8F0F08000000000),
    .INIT_15(256'h0000000000004040400000000000000000000000000000000000000000000000),
    .INIT_16(256'h000000000000C080C00000000000000000000000000080404080000000000000),
    .INIT_17(256'h000000000080C00000C0800000000000000000000080C00000C0800000000000),
    .INIT_18(256'h00000000C0E060000060E0C000000000000000000080C00000C0800000000000),
    .INIT_19(256'h00000000C0E060000060E0C00000000000000000C0E060000060E0C000000000),
    .INIT_1A(256'h000000C0E0706000006070E0C0000000000000C0E0702000002070E0C0000000),
    .INIT_1B(256'h00000000000000808000000000000000000000C0E0706000006070E0C0000000),
    .INIT_1C(256'h00000000000000C0000000000000000000000000000000C00000000000000000),
    .INIT_1D(256'h0000000000000080400000000000000000000000000000800000000000000000),
    .INIT_1E(256'h0000000000000080000000000000000000000000000000806000000000000000),
    .INIT_1F(256'h0000000000000080400000000000000000000000000000804000000000000000),
    .INIT_20(256'h0000000000000080800000000000000000000000000000800000000000000000),
    .INIT_21(256'h010103071FBFBF9FC04040201000000000000000000000808000000000000000),
    .INIT_22(256'h0040808081879FBF9F8781808040000080000183879FBF9F8780404020000000),
    .INIT_23(256'h000010204040C09FBFBF1F0703010100000020404080879FBF9F878301008000),
    .INIT_24(256'h00000000004080804000000000000000000000000080C0E0C080000000000000),
    .INIT_25(256'h00000000000080C08000000000000000000000000080C0C08000000000000000),
    .INIT_26(256'h0000000000008080000000000000000000000000000080800000000000000000),
    .INIT_27(256'h0000000000000000800000000000000000000000000000800000000000000000),
    .INIT_28(256'h00C0202020C000C02020C000C02020C000000000000000000000000000000000),
    .INIT_29(256'h0040202020C000C02020C000C02020C000C0202020C000C02020C000C02020C0),
    .INIT_2A(256'h002060A0202000C02020C000C02020C00020202020C000C02020C000C02020C0),
    .INIT_2B(256'h0000000080808080F8808080800000000020E02000C0202020C000C0202020C0),
    .INIT_2C(256'h00000000081060A080C0B018000000000000000000008080C080000000000000),
    .INIT_2D(256'h00000000000000FC808080808080000000000000808020081040002020000000),
    .INIT_2E(256'h00000408701080B0C030B0B0180800000000000000000080C080800000000000),
    .INIT_2F(256'h8088A4B0C0C0A0E0FCF040A818000000000000A0000084080040100840800000),
    .INIT_30(256'h00008458004204D88840080404208000000000001050000010C0502020000000),
    .INIT_31(256'h00000000000040008000000000000000819204080082CCE1C0CC021020221201),
    .INIT_32(256'h000000000040804040A0000000000000000000000000408060C0800000000000),
    .INIT_33(256'h000000000020083860100C04000000000000000080E060303060E08000000000),
    .INIT_34(256'h000000000E1070D000C0300E840000000000000008081030C060301800000000),
    .INIT_35(256'h0000000000081030C0301098080000000000000000000C0830180C4400000000),
    .INIT_36(256'h00000000000000000000000000000000000000000E1030E080C0180000000000),
    .INIT_37(256'h0000000000000000000000000000000000FE020202020202020202020202FE00),
    .INIT_38(256'h2030880602410080C0701E0610000DFF00000000000000000001010000020418),
    .INIT_39(256'h0000008084C266351D0984402C3C1800C0401008080203010020180C0700093F),
    .INIT_3A(256'h8080800040407060F071DEEFFEF9FEFF00E0F03C0E0301000000000000000000),
    .INIT_3B(256'h000142663A38EC270501E0F0303C7CF000000000204043E5CF77F0FCFCBC3F1E),
    .INIT_3C(256'h00000001461C70E20041020C0810206038301808040300000000000000000000),
    .INIT_3D(256'h0000000010387CE4050D103142860C08DA010000071C00010206041830008000),
    .INIT_3E(256'h708FCC1B8B8A8C8A9180000080808000000000000000000001070C38E0C00000),
    .INIT_3F(256'h7C3C30F0E10103C1CADA512326100202F0FBB36FBDE6BF1A8101890000000000),
    .INIT_40(256'hE3C0801A1F3F3D3C3D1F1F0F06000000FD9F3F3F3F3B18000000000000000000),
    .INIT_41(256'hC080844CECDCDEDECECC9C1C00000000DEFCFDFFFF7E3C1C1C0C180000000000),
    .INIT_42(256'hD4D8D0838747E5C1E4FFFF7E0C000000EFDFDE1E9FEFE7EECECC800000000000),
    .INIT_43(256'h00000000000000000000000000000000D4D8D0838747E5C1E4FFFF7E0C000000),
    .INIT_44(256'hFCFE7EFEFEFCF0F0F0E0E0E0C0800000FFFFFCFEFEFCF0F0F0E0E0E0C0800000),
    .INIT_45(256'h00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600),
    .INIT_46(256'h0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E),
    .INIT_47(256'h0BECF0E0E08000000000000000000000E4F4E0000080C4C6CE8E1E0E9C9E0E06),
    .INIT_48(256'h0080C0C0E0E0E010C010E0E0E0C0C080C080C0E0F0F2F6EFDF8F870300000000),
    .INIT_49(256'hC4ECFCFCFCF8F8F8F8F8381000000000E0E0E0E8FCFCFCFCFCF8180800000000),
    .INIT_4A(256'h0000000002DEFEFEF8DDFFFFFFF8F000A0F0F0F8F8F8F81D9F030000080D0703),
    .INIT_4B(256'h000098CCDEFEFCFCECFDFFFFFFFF38000000000000F9F9F3D1F0F8FCFCFC1E1C),
    .INIT_4C(256'h000040C0CCFDDFFFFFFEFCFCFC3C1A1C0000000010307DFFEFFFFFFCFC3C1E0E),
    .INIT_4D(256'h000060D0A8ACACB4B4B4B474ECE8583000E0F0F0F0F0E0C0F0F8F8FCFCFC7800),
    .INIT_4E(256'h00F0F8FCFEFE3EDEDE3EFEFEFCF8F000000000E0F0F8FCFCFCFCF8F0E0000000),
    .INIT_4F(256'h008C8CDEFEBEFCF8F8F8BCFCDC9CBC380C3EFFFFFBD0F8FEFEA0CC6C0850F0E0),
    .INIT_50(256'hDD8797FFD3C3D3FBD3C3D3FF9787DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'h0818B8F8F8F8F8F8F8F8F8F8808080C000000000400040004000400000000000),
    .INIT_52(256'hC0808080F0F0F0F0F0F0F0F0F0703010C0C0C0E0F8FEFEFEFEFEFEFEFE0E0602),
    .INIT_53(256'hFFFFFFFFFF7FBEFEFCFCF8F0E00000000C1C1C140C0C08040404040000000000),
    .INIT_54(256'hFFFFFFFFFFDFDF9EDEFCFC78300000000038FCFCFCFEFEEEEE9F3F7F3FFFFFFE),
    .INIT_55(256'h0018F8B070E040000000000000000000E003010000000080C0603C0300000000),
    .INIT_56(256'h0000000000000000000000000000000000FFE0E0E0E0E0E0E0E0E0E0000000FF),
    .INIT_57(256'h00F8040A12E2C2C2C2C2C2C2C2C2C2FEFF00008080808080808080808000FF00),
    .INIT_58(256'h00000000070707070733420000008040FE72727272727272727A0A120A04F800),
    .INIT_59(256'h000000008040000000000307193E7F3F7FFFFFFFFFFFF8700000000000000000),
    .INIT_5A(256'h0000000000000000008080808080808080C0C0C0C0E0E0E0E8F0F0F0F4F8F8FC),
    .INIT_5B(256'h0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h00000000008080801C080800000080C000000080800018140E14180080800000),
    .INIT_5E(256'h028783C7C3E7E3F37FFE180601060800000000F0F8FCE08038101000000080C0),
    .INIT_5F(256'h00400800D0A0D4D8F8D8D0A8C0200800327B777B77FBF77BFF3F1A0402010204),
    .INIT_60(256'h0000008040A0D0D0D0D0A0408000000000000000008040A8A0A0408020000000),
    .INIT_61(256'h00000000000000000000000000000000000000008040A02020A0408000000000),
    .INIT_62(256'h00000000000000FFFF00000000000000400040C0C000C0C0C0000040C0C000C0),
    .INIT_63(256'h0E0E0C0C0D0F0F0F1F1D1D1F0F0F07010000000000060BFFFF0F060000000000),
    .INIT_64(256'h01FE01FFF7F7FFF7F7FFF7F7FFF7FF010000008081C7EF7F3F1D1D1F0F0F0701),
    .INIT_65(256'h60F0F070F0F070F0F0F070F0F0F0F0E00001070DB8E4C4CACA84E4B80D070100),
    .INIT_66(256'h88DCFEFEF0E080800080E0F03E1C000000000060208000000000000000000000),
    .INIT_67(256'h80000000800000FC0204008000000080C0606060FCFEFE54A8FEFC0000000000),
    .INIT_68(256'h036393939B0B0F6F6F0F0B9B9393630303038343733B0F8F8F0F3B7343830303),
    .INIT_69(256'h1B1B1F1F1F1F1F1F1F1F1F1F1F1F1B1BC3C3DBDBFFE7E7FFFFE7E7FFDBDBC3C3),
    .INIT_6A(256'h40504054441454545052460F1F3F3F7F7FFFFFFFFFFFFFFF7F1F070100000000),
    .INIT_6B(256'h00000000000000000000000000000000C0E0F0E8D8E05000C8C0C4C0C2D00150),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h40504054441454545052460F1F3F3F7F7FFFFFFFFFFFFFFF7F1F070100000000),
    .INIT_6E(256'h0C1EA3CBEF7F3F1FDF3F6FCB93031E0C0000000000003EBE2C18101802100150),
    .INIT_6F(256'h00E010E8F4F4FBFBFBFBF4F4E810E0000030040E06462606060606CE64000800),
    .INIT_70(256'h0000008040201010101020408000000000C0201008040404040404081020C000),
    .INIT_71(256'h008088100000000C000000108880000000000000008040202040800000000000),
    .INIT_72(256'h0000000000000E1F1DBCB97D7FF7F7E70000000000000000F02DDF8F3FFFF9F0),
    .INIT_73(256'h0000000000000E1F1FBF3E0C04A0D8D000000E1F7FFDF8F080E1E1CF9F9F9FDE),
    .INIT_74(256'h000000000C7EFFFFE4C1E5478783C1D400000000000080E0F0F078B8C0C0E0E6),
    .INIT_75(256'h00000000000000000000000000000000000000000C7EFFFFE4C1E5478783C1D4),
    .INIT_76(256'h00000000000000000000000E0FC7CFDE00000000000000000000000000021BBF),
    .INIT_77(256'h0000000000180C1E3E3CDCFCE6C2D4D4D8D0C2E4FCFEBE3E1C04000000000000),
    .INIT_78(256'h70F8F0FFFFBF7F7F3D017B0905073F5E00000000000000000000000000000000),
    .INIT_79(256'h00000000021E3E3E1E88C0CDDFDF9F97000000000000000000808CDCDEDECEEE),
    .INIT_7A(256'h0000000080402090D0D0D0E0C000000000008080C0C0C0E1AD8FC7E3E3F3F2F0),
    .INIT_7B(256'h000000000000808085CFEFFFC6C2D4D4D8D0C2C6FFCFCF850000000080000080),
    .INIT_7C(256'h0020E02000C0202020C000C0202020C0D8D0C2E4FCFEBE3E1C04000000000000),
    .INIT_7D(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_7E(256'h00C0202020C000C02020C000C02020C0C04040E000C0202020C000C0202020C0),
    .INIT_7F(256'h0000E000C02020C000C020C000C020C00000E00060A0202000C020C000C020C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized28
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000004444C55C1D9F9E1651D05000000000004444C55C1E9F9E1651C040000),
    .INIT_01(256'h00001C3F3F7B7B7B7B7B7B1F0707030000000222262A60747C70320E02000000),
    .INIT_02(256'h03070F1F1F1F1F1F1F1F1F0F070703000000031F3F7F7F3F3F3F3F3F3F1F0700),
    .INIT_03(256'h00000000000000000000000000000000000001031B7B7B7B7B7B7B1B03010000),
    .INIT_04(256'h00000004444C55C1E9F9E1651C04000000000004444C551F1F1FE3651C040000),
    .INIT_05(256'h00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000),
    .INIT_06(256'h00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000),
    .INIT_07(256'h00000105454D55C1E9F9E1651F07030100000222262A60747C70320E02000000),
    .INIT_08(256'h0406070F0F1F9FDFDFDFFF7F6F6C400000000000000000000101010101010000),
    .INIT_09(256'h10103F775FFFBFBFBFBFBFDF773F10100010103167DFBFBFBFBFBFFF7F3B0101),
    .INIT_0A(256'h000003070F09191F1F1E0D0F07030000010306060F1F1F1F1F1F1F1F0F070100),
    .INIT_0B(256'h07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007),
    .INIT_0C(256'h000003070F0C18191A1B0C0F070300000000001F3FBFBFBFBFBFBF3F1F000000),
    .INIT_0D(256'h07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000010000000000000000000000000000000000000200000000000000),
    .INIT_10(256'h0F000C1B3F7F3F1E3E7F6F3F3F3F1E000F000C1F3F7D3F1E3E7F7D3F3F3F1E00),
    .INIT_11(256'h0F0101091F3F3F1A0E1A3F3F1F09010F0F000C1F3F773F1E3E7F7F3F3F3B1E00),
    .INIT_12(256'h38FCFFEFFFFFFF7F7FFFFFFFEFFFFC380F0101091F3F3F1A0E1A3F3F1F09010F),
    .INIT_13(256'h00000000B4480000080402010000000000000000030404080808080000090000),
    .INIT_14(256'h00010202040808100060EE00000000000E0600002078FCFCFCFF7F7C3C380000),
    .INIT_15(256'h060687E717000000000078C0000000000E060104040603010000000000000000),
    .INIT_16(256'h0000000000000000000000000000060F40000000010100000000000000000000),
    .INIT_17(256'h101010080909080404020100000000003F7FC787030301010000000000000080),
    .INIT_18(256'h0808080808080404040202020101000000010303031F3B3F3F1E1C0803070703),
    .INIT_19(256'h0000804041320A0400000000000000000000000000000103070E3A6140C08000),
    .INIT_1A(256'h0000080E04080800000000000000000000000000000000000000800080A0F060),
    .INIT_1B(256'h0606060604040911210000804020180000000C18608000201008040606060C0C),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000103060C15150C060301000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h00000000215B0E03160F43050102440000000000000000010100000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000001030D1E32440C1E3387280000),
    .INIT_20(256'h0000000002214000001043002000010000000000000210400200220001120000),
    .INIT_21(256'h0043A6010009140201408609000080082000074A35060E9C502F04091A750A80),
    .INIT_22(256'h0D2D0D2F07033179793103072F0D2D0D04040404040404040404040404040404),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000),
    .INIT_25(256'h000001010202070207050D060103010000000000000000000000000000000000),
    .INIT_26(256'h0003060C090909090406030102050002103070F8F97E7F7F3F3F3F1F1F1F0F0F),
    .INIT_27(256'h000000000000000000000000000000000003060D090909090406030100010000),
    .INIT_28(256'h0000000001030707070703010000000000000000010307070707030100000000),
    .INIT_29(256'h0000000000000000000000000000000000000000010307070707030100000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000103060C0C0C0C0603010000000003070C18303030303030180C070300),
    .INIT_31(256'h0020100804000038000000040810200000000000000103060603010000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00000000000000010101000001000000007F4040404040404040404040407F00),
    .INIT_3A(256'h070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700000000010202020202010000000000),
    .INIT_3B(256'h0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F),
    .INIT_3C(256'h1C3E3F3F37050F3F3F05191B0805070300010D9C61C9EDC7C7EDC9611C0D0100),
    .INIT_3D(256'h00040F000007080808070007080808070003070F0F0E0C060600000000000000),
    .INIT_3E(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_3F(256'h00060909090600070808070007080807000E0A0A0A0900070808070007080807),
    .INIT_40(256'h00000004444C55C1D9F9E1651D05000000000004444C55C1E9F9E1651C040000),
    .INIT_41(256'h00001C3F3F7B7B7B7B7B7B1F0707030000000222262A60747C70320E02000000),
    .INIT_42(256'h03070F1F1F1F1F1F1F1F1F0F070703000000031F3F7F7F3F3F3F3F3F3F1F0700),
    .INIT_43(256'h00000000000000000000000000000000000001031B7B7B7B7B7B7B1B03010000),
    .INIT_44(256'h00000004444C55C1E9F9E1651C04000000000004444C551F1F1FE3651C040000),
    .INIT_45(256'h00000004444C55C1E9F9E1641C04000000000004444C551F1F1FE7651C040000),
    .INIT_46(256'h00000222262A60747C70320E0200000000000222262A1F1F1F71320E02000000),
    .INIT_47(256'h00000105454D55C1E9F9E1651F07030100000222262A60747C70320E02000000),
    .INIT_48(256'h0406070F0F1F9FDFDFDFFF7F6F6C400000000000000000000101010101010000),
    .INIT_49(256'h10103F775FFFBFBFBFBFBFDF773F10100010103167DFBFBFBFBFBFFF7F3B0101),
    .INIT_4A(256'h000003070F09191F1F1E0D0F07030000010306060F1F1F1F1F1F1F1F0F070100),
    .INIT_4B(256'h07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007),
    .INIT_4C(256'h000003070F0C18191A1B0C0F070300000000001F3FBFBFBFBFBFBF3F1F000000),
    .INIT_4D(256'h07000F1F1F1F1F1F1F1F1F1F1F0F000707000F1F1F1F1F1F1F1F1F1F1F0F0007),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000010000000000000000000000000000000000000200000000000000),
    .INIT_50(256'h0F000C1B3F7F3F1E3E7F6F3F3F3F1E000F000C1F3F7D3F1E3E7F7D3F3F3F1E00),
    .INIT_51(256'h0F0101091F3F3F1A0E1A3F3F1F09010F0F000C1F3F773F1E3E7F7F3F3F3B1E00),
    .INIT_52(256'h38FCFFEFFFFFFF7F7FFFFFFFEFFFFC380F0101091F3F3F1A0E1A3F3F1F09010F),
    .INIT_53(256'h00000000B4480000080402010000000000000000030404080808080000090000),
    .INIT_54(256'h00010202040808100060EE00000000000E0600002078FCFCFCFF7F7C3C380000),
    .INIT_55(256'h060687E717000000000078C0000000000E060104040603010000000000000000),
    .INIT_56(256'h0000000000000000000000000000060F40000000010100000000000000000000),
    .INIT_57(256'h101010080909080404020100000000003F7FC787030301010000000000000080),
    .INIT_58(256'h0808080808080404040202020101000000010303031F3B3F3F1E1C0803070703),
    .INIT_59(256'h0000804041320A0400000000000000000000000000000103070E3A6140C08000),
    .INIT_5A(256'h0000080E04080800000000000000000000000000000000000000800080A0F060),
    .INIT_5B(256'h0606060604040911210000804020180000000C18608000201008040606060C0C),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000103060C15150C060301000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'h00000000215B0E03160F43050102440000000000000000010100000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000001030D1E32440C1E3387280000),
    .INIT_60(256'h0000000002214000001043002000010000000000000210400200220001120000),
    .INIT_61(256'h0043A6010009140201408609000080082000074A35060E9C502F04091A750A80),
    .INIT_62(256'h0D2D0D2F07033179793103072F0D2D0D04040404040404040404040404040404),
    .INIT_63(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_64(256'h807F80FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000),
    .INIT_65(256'h000001010202070207050D060103010000000000000000000000000000000000),
    .INIT_66(256'h0003060C090909090406030102050002103070F8F97E7F7F3F3F3F1F1F1F0F0F),
    .INIT_67(256'h000000000000000000000000000000000003060D090909090406030100010000),
    .INIT_68(256'h0000000001030707070703010000000000000000010307070707030100000000),
    .INIT_69(256'h0000000000000000000000000000000000000000010307070707030100000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000103060C0C0C0C0603010000000003070C18303030303030180C070300),
    .INIT_71(256'h0020100804000038000000040810200000000000000103060603010000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h00000000000000010101000001000000007F4040404040404040404040407F00),
    .INIT_7A(256'h070F1E3F3F7F7E7F7E7E7F3F3F1E0F0700000000010202020202010000000000),
    .INIT_7B(256'h0F1F3F3F3F3F1702081D3F3F3F3F1F0F000F1F3F3F3F3F1F0F1F3F3F3F3F1F0F),
    .INIT_7C(256'h1C3E3F3F37050F3F3F05191B0805070300010D9C61C9EDC7C7EDC9611C0D0100),
    .INIT_7D(256'h00040F000007080808070007080808070003070F0F0E0C060600000000000000),
    .INIT_7E(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_7F(256'h00060909090600070808070007080807000E0A0A0A0900070808070007080807),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized29
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000001010103030101000000000000000001010103010301010100000000),
    .INIT_01(256'h0000000000030301030100000000000000000000010101030301010100000000),
    .INIT_02(256'h0000000000020101000000000000000000000000000201010000000000000000),
    .INIT_03(256'h0000020301030703030703010302000000000000000201010000000000000000),
    .INIT_04(256'h0000060303030703070100000000000000000203010307030701010101000000),
    .INIT_05(256'h0000000703030703070100000000000000000007030307030701000000000000),
    .INIT_06(256'h000001070F070301010101010000000000000003010103010000000000000000),
    .INIT_07(256'h0203030101070303070301010000000001010100010307030307030100010101),
    .INIT_08(256'h000E07030F1F070F03010000000000000004070303070F030307010000000000),
    .INIT_09(256'h000703070307030101000000000000000C0703070F070F070303010100000000),
    .INIT_0A(256'h0000000000000102060201000000000001030307030101010101010000000000),
    .INIT_0B(256'h0000000000010002030307010000000000000000000101020207030100000000),
    .INIT_0C(256'h0000000000000000010103030200000000000000000000010103030700000000),
    .INIT_0D(256'h0000000003010101010100000000000000000000000000000101010100000000),
    .INIT_0E(256'h0000000000010303070700000000000000000000010103070703010100000000),
    .INIT_0F(256'h000000000001010307070F0F0302000000000000000101030307070101010000),
    .INIT_10(256'h00000000000001010303030707060000000000000001010303070F0F0F020000),
    .INIT_11(256'h000000000001070F0F0701000000000000000000000001010303030707060000),
    .INIT_12(256'h00000000000001030F1F1F1F0301010300000000000103070F0F0F0100010000),
    .INIT_13(256'h00000000020303070E1E1E1E0E0E1C000000000000010103070F1F1F1B070E00),
    .INIT_14(256'h00010204093F1E0F0703030303020303000001010244783E3F1D1F0F0F060000),
    .INIT_15(256'h0000000000000101010000000000000000000000000001010100000000000000),
    .INIT_16(256'h0000000001010301030101000000000000000000000103010103010000000000),
    .INIT_17(256'h0000000000010201010201000000000000000000000102000002010000000000),
    .INIT_18(256'h0000000001030200000203010000000000000000000102030302010000000000),
    .INIT_19(256'h0000000001030203030203010000000000000000010302010102030100000000),
    .INIT_1A(256'h0000000103060201010206030100000000000001030602000002060301000000),
    .INIT_1B(256'h0000000000000000000000000000000000000001030603030303060301000000),
    .INIT_1C(256'h0000000000000003000000000000000000000000000000010000000000000000),
    .INIT_1D(256'h0000000000000001000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000010000000000000000),
    .INIT_1F(256'h0000000000020100000000000000000000000000000001000000000000000000),
    .INIT_20(256'h0000000000000100000000000000000000000000000000000000000000000000),
    .INIT_21(256'h000001000C0C07778733C3000000000000000000000101000000000000000000),
    .INIT_22(256'h000000000606F707F70606000000000000000008040637C717E6020000000000),
    .INIT_23(256'h00000000C3338777070C0C00010000000000000002E617C73706040800000000),
    .INIT_24(256'h0000000000020101020000000000000000000000000001020100000000000000),
    .INIT_25(256'h0000000000000001000000000000000000000000000001010000000000000000),
    .INIT_26(256'h0000000000000001000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000001000000000000000000000000000000000100000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000010100000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000103000101000000000000000000000000000000000000000000),
    .INIT_2C(256'h000000000002030103030100000000000000000000030306070F070100000000),
    .INIT_2D(256'h0000000000020606000307030000000000000000040200010104010000000000),
    .INIT_2E(256'h00000000000B070F070707030000000000000000050F060D1E1C070702000000),
    .INIT_2F(256'h000107070F0F1F001E0E0E0E0E060200000020100000010B13020200000C0000),
    .INIT_30(256'h000000000005030F0F0704140000000000000000000003030501010000000000),
    .INIT_31(256'h0000000000000103010000000000000005000131190F070F3703011A02000000),
    .INIT_32(256'h0000000000000101030000000000000000000000000001030301000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000103070703010000000000),
    .INIT_34(256'h0000000000010002331C01040000000000000000000100000601100000000000),
    .INIT_35(256'h0000000000080000110000000400000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000200000100100022000000000),
    .INIT_37(256'h00000000000000000000000000000000FF8080808080808080808080808080FF),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000002010000000000000000000000000000000000000000),
    .INIT_3A(256'h00000001070E19320661E6B42F1F130F030420704182040044CE8E0E0E7FFF0F),
    .INIT_3B(256'h00000000022A6919BF7FF8F0E0C0C0C0000000000001023953B45F9E775F5FB7),
    .INIT_3C(256'h0000000002000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h00000000000C0000000001020000000000000000000000000000000000000000),
    .INIT_3E(256'h039BCFC10098E4763C1E0F0300000000FF7F0E0E0E0EC4C0A4524120201C0300),
    .INIT_3F(256'hC0C0E0F0F8BF9F577514420004040000F0FA3FFF9F1B3B4E350B010000000000),
    .INIT_40(256'h1800000807010000000000000000000018000007010000000000000000000000),
    .INIT_41(256'hB8DD7F7F2F1E080000000C00141E1C0000000000000000000000000000000000),
    .INIT_42(256'h77673B1B35071F0000000000000000000C0C0507000000010201010000000000),
    .INIT_43(256'h0000000000000000000000000000000070663E1A35071F000000000000000000),
    .INIT_44(256'h393007351B3B6777673B1B3507000000D6F007351B3B6777673B1B3507000000),
    .INIT_45(256'h0000081C1E1E3F3E3E3F3F3C1C0400000000081C1E1E3EFFFFFF3F3D1C040000),
    .INIT_46(256'h00040E0F0F1F1F1F1F1F1E0E0200000000040E0F0F1FFFFFFF1F1E0E02000000),
    .INIT_47(256'h073E30000000000010387C7C380000003F1703070F0C00000200020706070300),
    .INIT_48(256'h00000C00031009010001091003000C003C091F47C0C0E060C0C0808000000000),
    .INIT_49(256'h0000000000000C1E120C030507030100001012120000060F0906010207070704),
    .INIT_4A(256'h081422C1081858526BFFD7C7DF5B000000000402091D3C5F3F1F1B0B05010000),
    .INIT_4B(256'h070301081858526AFFD7C6DE5A000000000000081858526AFED6C7DE5A000000),
    .INIT_4C(256'h0301040C2C29357F6B636F2D00000000000000040C2C29357F6B636F2C000000),
    .INIT_4D(256'h000301000000010101030307070E0C00000001011B1F0F0603050C0C18000000),
    .INIT_4E(256'h0000000001153D555515150100000000000000103031130B0018303010000000),
    .INIT_4F(256'h030602A05CF7D2FAFAD2F75C200206030002030707070742D2E3460407020703),
    .INIT_50(256'h0700050F1F1F0D070D1F1F0F040007030700040F1F1F0D070D1F1F0F04000703),
    .INIT_51(256'h000F102040000000000048B476BA79AB008000807ABB778F77BB7A8000800080),
    .INIT_52(256'hAB79BA76B44800000000000000402418AB79BA76B44800000020100806010000),
    .INIT_53(256'h002078FCFFFDFC7C7C3C380000000000000000000307070F0F0F0F0F0F0F0100),
    .INIT_54(256'h0000000000000000000000000000000000000000060F1F1F3F3F3F3F1E080006),
    .INIT_55(256'h00F0FCFFEEFFFFFFFFFEF8C00000000001010307070703010000000000000000),
    .INIT_56(256'hC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C01F3F70F0C8C4C2C1C0C0C0C0C0C0C0FF),
    .INIT_57(256'hFFFF00000000000000000000000000FFFFC0C0C0C1C0C1C4C8D1D0C9F0703F1F),
    .INIT_58(256'h080C0F0F0F0F07070703030301010000FF00000000000000000000000000FFFF),
    .INIT_59(256'h0000020000000018040000000008102000000000000000000000000000000000),
    .INIT_5A(256'h00000000000000003160C0E0F1FFFFFEF4C8608000000080808080C050605068),
    .INIT_5B(256'hFEFEFEFEFFFFFEFEFEFFFFFF7F3E1C0000000E1F7FFFFFFFFFFFFFFFFFFEFCFC),
    .INIT_5C(256'h0002010000000000000000000408100000000000000000000000000000000000),
    .INIT_5D(256'h01030111101405000003070F0F0C0000000004000200487F7F7F480002000400),
    .INIT_5E(256'h0000000000000001020100000000000002060302000002000003070F0F0C0000),
    .INIT_5F(256'h00000400004103021F0203011000040000000000000001020100000000000000),
    .INIT_60(256'h0803040811232627272623110844030000000000000009020302010000000000),
    .INIT_61(256'h00000000000000FFFF0000000000000000001000010306070706030100001000),
    .INIT_62(256'h000000000000005F4000000000000000070F0F0E0F0F0F0E0F0F0F0F0E0F0F07),
    .INIT_63(256'h0000000000000000000000000000000000000000000000FF0000000000000000),
    .INIT_64(256'h80F7FFF7F4F5F4F7F4F4F7F4F4F7F78000000001030300000000000000000000),
    .INIT_65(256'h0001000205050005080A020102000000000000070F0F1C1B1B1C0F0F07000000),
    .INIT_66(256'h030202020300060105000000000000000000000000183933333B1F0E00000000),
    .INIT_67(256'h070F183020471EFEFE1E472030180F0700010101010006010500000000000000),
    .INIT_68(256'h00000000010103020203010100000000000001030F1C302626301C0F03010000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h00004040404041434FDFFF4F4F4F4F4F4F4F0706024240400000000000000000),
    .INIT_6B(256'h37373637373636343430303030000000000000008080808080818383C1C0C000),
    .INIT_6C(256'h00000000000000000000000000000000808080C0E0F0F8FC7F3F9ECF6F373737),
    .INIT_6D(256'h00000000000001030FFF9F0F0F0F0F0F0F0F07060202004040C0808080808000),
    .INIT_6E(256'h80880031381C0700014E18100189804000000004040E1E1F0000404040000000),
    .INIT_6F(256'h00003F4040404C53534C4040403F000000001022000000000000040000000001),
    .INIT_70(256'h0000000001020404040402010000000000000304081010101010100804030000),
    .INIT_71(256'h0010000000000060000000000010000000000000000001020201000000000000),
    .INIT_72(256'h000000000C0E0D3D5D7D7D7E6F270E1800000000000C0E0E3D5D7D7F6F270C18),
    .INIT_73(256'h00E0F0A000C000000000031F363B1958000000000607061E2C3C3F3713070C0C),
    .INIT_74(256'h000000000000000000001F07351B3B670000F0A000600000000607011B3E3C34),
    .INIT_75(256'h1C3E7E7870200000000080D0F0F07800000000000000000000001F07351A3E66),
    .INIT_76(256'h000000000000000000000000000139290000000000000000000000000007E7B5),
    .INIT_77(256'h00000060F050B0E00000070C78587C0474D8F8F87C0700000070582838300000),
    .INIT_78(256'h0003070303020000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000C0C0E040001176F756C7C7C2F000000000020F058D8B0670F1D3C2C3E),
    .INIT_7A(256'h00000000070F0F0F0F07070301000000008080808040E0C75F093C7E5636765E),
    .INIT_7B(256'h060F050B0E000000000077FCF8D9FD05057559780C0700000000000107030301),
    .INIT_7C(256'h00040F0000070808080700070808080774D8F8F87C0700000070582838300000),
    .INIT_7D(256'h0008090B0D080007080807000708080700040808090600070808070007080807),
    .INIT_7E(256'h000609090906000708080700070808070102040F000708080807000708080807),
    .INIT_7F(256'h00040F0007090904000708070007080700040F00040809060007080700070807),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized3
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h69D38E0A106C06661984F3A79D3CE0C856637FC000000000A70000000D02270D),
    .INIT_01(256'hCBF2FA3D46D2308A220A87878787A6A4253E6CC7D4A63AD485B4836C9203C4AF),
    .INIT_02(256'hFD6A704E9455A7BF4B7E2A036EF08A9331BF7F5C3CD60679E4248F1BBBB97D2F),
    .INIT_03(256'h9E5D2D69C9086E36DC1AEB555D66A4D34D22D006D2543492B555E86A5207EA84),
    .INIT_04(256'h0000000000000000000000000000000000000000000000010804012504103CBC),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h60CD6AA0321732A0970209D47C12852A20337FC2201005A0CA280D0808080A59),
    .INIT_01(256'h61A22945D012801A08E3214A41695640A37221084210843A004959A254C6271C),
    .INIT_02(256'hA811FF785C8105DC3972769019D1158E1630B8481B0E007A985E804FAEE54618),
    .INIT_03(256'h514113304050733594234234330F3E1D484A3DD68A0A4616DA95562357155D94),
    .INIT_04(256'h31E79411E7110F3C493425F30E5B4235B88D68BDC6CA0B40B7E8CE03A3424604),
    .INIT_05(256'h4553F91F822B5462F9588A91C9785DFA89A4C928408744482A419991F15911B4),
    .INIT_06(256'h111181B1CE0E70064F8A89CFE7F4CCDB219FBD6B50BE0BD10112A63B05D51456),
    .INIT_07(256'h56049247070A421B0DE41F0B51721BB09D00481A90295AF40000FC0511811146),
    .INIT_08(256'h5B27A18E90FF5C34AC212CA8193A88294EE0CD42CAF0892244110A387699A8D1),
    .INIT_09(256'h119C46C31B5924014A1001451540C64E740BD380891614A01A0C29403605D0C1),
    .INIT_0A(256'h82C1D35242AE8A1AA82804B391EB74041294B43A338C38C30D06D86368615080),
    .INIT_0B(256'h292139C6ED568921620282AE3FA4141C6117480A0AE47A0851E284069105C202),
    .INIT_0C(256'hC83F053960A975E05D67752738AEC86A58198DCE731CD5540CC493A95414BB43),
    .INIT_0D(256'h05464258C107116582F308180C05C3866901A9178790FDF0690DD75F5F2D4AB9),
    .INIT_0E(256'h2028888B65564E9455480C82AA75440C82B153A8254466C45E4522381031170A),
    .INIT_0F(256'h52871FD9030B90DF77154F1D17DA114FE1031905B8F39CC1014173DEC65C80A3),
    .INIT_10(256'hEEE672A508C49DA3D30B3959D119DB02A59C42C8594B187024ED19DB00A8AC1E),
    .INIT_11(256'h244390FF7FD88419C95A35004224AC10C420CE4AC9A814B3C769EFEE400EEE66),
    .INIT_12(256'h30ACB540C1AED35F74283058575CA8A57390EB4EBC4D0A0955027CE73D3AF4E6),
    .INIT_13(256'h24BC3CE7F02849212901890E0D638111921C61829540C2B06A92430CC5588550),
    .INIT_14(256'h888E7F5EAB4840238E928B6490EDB1C14A20F50194A4E1AE84B8492FD03415A2),
    .INIT_15(256'h8CC06B8BC19C84601181EFF141912235999051254716F6B7952B4EEA52D9E741),
    .INIT_16(256'h4AB6B43688A1C4440A30D22C4956D5C780B171602D54438FF544FD5C6A626511),
    .INIT_17(256'h0E70E74F74E79E05618902E211B84168397504069DA215290B0CB1D194964342),
    .INIT_18(256'h0B4A4354C8B4EA9014B0174F36F41228425AA03C34E191271054EF02021570D7),
    .INIT_19(256'h456F4BD520A10D02BEC936F65FB7BBE9FD8289202B90840E0191B242C8C1AD29),
    .INIT_1A(256'hA4BA51D40A54A8520F4807F504A1521780201E0C135008404228289512A0AD04),
    .INIT_1B(256'h4EF7376FA8D331EFA6048496A4B6D40C100270DA4149520A9056AA58ED5A9152),
    .INIT_1C(256'h532B529ACAA327E905895C507894E50774B7A55F68216BC5773904694CD6A963),
    .INIT_1D(256'h9912642B664042550D63508F0A40A94A123215CE959F9334F7CFBD4A0475AF54),
    .INIT_1E(256'hFE9DE7343CF9CAD4A1118618AA8E8068C7273062C900A0AEF601D31BD863CBC3),
    .INIT_1F(256'hFEDE6603FDFBC3DFFFBFE1BBAD587E5A04A8925400012A0108F56F53EB5BD478),
    .INIT_20(256'h2D1B60663FF6EABDB163F4BC357623F86E1F5F0AC5B03FFF3B3B8371ADF7FCF4),
    .INIT_21(256'hF0B40B040025BF7FD93C841400018E0D08F961AF8FFDF3C39B76DFBF4F0DF2BE),
    .INIT_22(256'hD602187002E04080ADB57AF96014C5B4147FD57F7C2152504C13E3000F0222BA),
    .INIT_23(256'hB993CF73DFF48887FBF7DB7DF2610152B2C214C204AAE2A56C79926B60F4B0C1),
    .INIT_24(256'hB1CDB408821B86792CF85CF3A173CE83B34322C58A9D19FCB052A76016EBFFBF),
    .INIT_25(256'h6FB65BEFE623ACB30BA9FDF7271288CCDCE2F1EBAFD13D69D32346C6F0FF7FDE),
    .INIT_26(256'h5D6710CE973FDDEB3FEE7D5C8E155FEAD1BD2BE5616A8F77A328391C0A3DD1A0),
    .INIT_27(256'h7B34E99D6A1C7F87EE3FF6C99192E50092E50473BCEC2901FFB903BDE532C119),
    .INIT_28(256'h32826406194132866406194132866402000D28111D0841005B7D2264215EA177),
    .INIT_29(256'h040680A926BF54313287953A75FF8190CA118D2961D390A9AE1B4C7AE538C80C),
    .INIT_2A(256'h04820014854024E9A16274D7D5042947EA15C63A42901870D7FD8C8D08543D5E),
    .INIT_2B(256'hA54B0475A612BAE1485061C358A1E8F020509704F541565827A814D915088E81),
    .INIT_2C(256'hCFC78DD3A1C0A0E5310CCB44A346E463082027C0100543B688808C4684228468),
    .INIT_2D(256'h0837E2BC6B86B8301DB6EE667A0C0C10087C61DF6A31213299BF740CA54F6FA1),
    .INIT_2E(256'h1D4EF2B5C8D9F836EDDD65408C679FD4E87DB48FEDB7FFEDFFB7BEF731AD19F0),
    .INIT_2F(256'h3BFF2510E20ABE7435603FA3B43FA03F000D2F86973AD5A3C1DEEC24A8C96778),
    .INIT_30(256'h614B23BD52D356AD0043A140865A5B4C3C3D22A538E351A1703D063C50EB4679),
    .INIT_31(256'h0A165859058823000016040B610084A1804205A14D10963190F00A03C028140E),
    .INIT_32(256'hE7F0E9C3D3D5D429423A8FE878A695D0CDDCF85685A53C52D8FB5E10D2C7C2C4),
    .INIT_33(256'hEF3F3E8FDEE7FE55FFE1E0FE7A73BCE5B9DEF3D516BDE461E1DDD3C43B879B98),
    .INIT_34(256'hDE244EFFFBBB8568159C37CE3EDE41445B19FFDFEDCDBE6ED445B777BFF79EEE),
    .INIT_35(256'h0041F040005074100014258400010DE90001C26000000000924001AFD69F77EF),
    .INIT_36(256'h5F8907A3B211B859E84A09704BB9BD35E2857D79E6F715555555555555556100),
    .INIT_37(256'hFA3D024552AED985A6A1A504A034D4F802BE00AA702A81401EF6E933797F8482),
    .INIT_38(256'h3F8C30843802FC1FFFF20022000AA110080940233F6DBC42421010AD6B5850E1),
    .INIT_39(256'h190040030119ED5C0017FE2222B2AAA22222322AEE2222B2AAA1218634863086),
    .INIT_3A(256'hD234AC2000050513C1C18270FFFC27FFF704224186186180404B819100004B01),
    .INIT_3B(256'h000000010842108421000000000000000000018C6A0214A10100009000282918),
    .INIT_3C(256'h06240C6318C60000000000000000004210842108421084210842108400000000),
    .INIT_3D(256'h041511111010008E8000000004934DE793F9BF9A7F24D2692E925B25BA59A524),
    .INIT_3E(256'h244473C6E3DF3A4B29459EC844011A9F3B287779220220220998999226EA3355),
    .INIT_3F(256'h18FEC6060C36186A01647377D62C19B811BD0466433F0706FBCC6E690337EF03),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized30
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00003C5CBCFCFCF8B8F8FCFD9F8F06000000000039FFFFBFE8E5E7FFFF000000),
    .INIT_01(256'h000060F8F8F8FBF7FFFFFFFEF000000000000000181DFFFFFBF8FCFC1C1C1C1E),
    .INIT_02(256'h00008080C0C0C044DEFEFEFCF8F0808000000080E0F0F3FFBFFFFFFEF0C08000),
    .INIT_03(256'h0000000000000000000000000000000000C0C0FDFFFFFFFBFBFFFFFFFDC0C000),
    .INIT_04(256'h000000C0F9FFFFFFF8FDFFFFFF0000000000000039FFFFBFF8FDFFFF1F000000),
    .INIT_05(256'h00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600),
    .INIT_06(256'h0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E),
    .INIT_07(256'h000C060F9FFEFFFFBFFEFEFCF80080801C4CCC4C7CFCFCDCFEFFFFCE9C180C04),
    .INIT_08(256'h000000008080C0C0E0E0E0E0E00000000025361F0E0E6FFFD3E18183A0808000),
    .INIT_09(256'h0040C0E0E0E0E0E0E0E0E0E0E0C04000000040C0C0C0C0C0C0C0C08080800000),
    .INIT_0A(256'h0000C0E0F0F0F8B878F8F0F0E0C000008080000000C0E0E0C0C0E0F0E0E0E060),
    .INIT_0B(256'hE000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0),
    .INIT_0C(256'h0000C0E0F07038B8B858B070E0C00000000000F8FCFDFDFDFDFDFDFCF8000000),
    .INIT_0D(256'hE000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h02140A4202780000000000424448424000000000008080808F80008000000000),
    .INIT_10(256'hFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CCFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC),
    .INIT_11(256'hE0E0D8B8BCBCBCBCBCBCBCBCBCB8D8E0FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC),
    .INIT_12(256'h0000408080C080C08000C08080400000F0D8F8D88CDCFCDC8CDCFCDC8CD8F8D0),
    .INIT_13(256'h000000060305070303030507E30703010C1C1C140C0C08040404040000000000),
    .INIT_14(256'h000000000080406030301000181D1A0EE0000000000000000000804000000000),
    .INIT_15(256'h0018F8B070E040000000000000000000E003010000000080C0603C0300000000),
    .INIT_16(256'hC6CFFFFF5E0E0C000307070503030703000001030383810733FE780000000000),
    .INIT_17(256'h0000000107FC0000000000C03C07010003078783C1C0E0E0E0E0600000000000),
    .INIT_18(256'h0000000007070707073342000000804060D0D8DCDCDCEEF67E3E1C3060C00000),
    .INIT_19(256'h0000008000000000000000000000000000000000000000000000000080000000),
    .INIT_1A(256'h0000000000000020202060400000000000000000000000006000000000000000),
    .INIT_1B(256'h0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h00008040E0301854541830E040800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'h00003CFE86333B7B730386FE7800000020507050D8888804048888D850705020),
    .INIT_1F(256'h000000000000000000000000000000000038FC86327B79F9F9710386FC788000),
    .INIT_20(256'h0008387C8F01075B84CF3D0F38F6800000020C302A05356FA79403EB64140000),
    .INIT_21(256'h44019D7B878F9C78BCBC0E83FE040D00CC259EEC04239E70181C07C9F43D130C),
    .INIT_22(256'h0054007C7C746C54644C5C7C7C00540010101010101010101010101010101010),
    .INIT_23(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_24(256'h01FE01FFF7F7FFF7F7FFF7F7FFF7FF0100000000000000000000000000000000),
    .INIT_25(256'h60F0F070F0F070F0F0F070F0F0F0F0E000000000000000000000000000000000),
    .INIT_26(256'h00BC7C0EC6E6E3C1810121D336ECDA70000008042D0B578FDEF8C0A008583000),
    .INIT_27(256'h000000000000000000000000000000001CBE6683E1F1F1F1E10302F63468F020),
    .INIT_28(256'h0000000080C0E0E0E0E0C080000000000000000080C0E0E0E0E0C08000000000),
    .INIT_29(256'h000000000000000000000000000000000000000080C0E0E0E0E0C08000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h00000080C0603030303060C08000000000C0E030180C0C0C0C0C0C1830E0C000),
    .INIT_31(256'h008488902000001C0000002090888400000000000080C06060C0800000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h00040E0E0E6CECECEEEEEEEECC8C0E0400FE020202020202020202020202FE00),
    .INIT_3A(256'h80000000800000FC0204008000000080000000DE3E7E7E7E7E7E3EDE00000000),
    .INIT_3B(256'h00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000),
    .INIT_3C(256'h0C3EFFFFFBD0F8FEFEA0CC6C0850F0E0008C8CDEFEBEFCF8F8F8BCFCDC9CBC38),
    .INIT_3D(256'h0020E02000C0202020C000C0202020C070F8F0FFFFBF7F7F3D017B0905073F5E),
    .INIT_3E(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_3F(256'h00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0),
    .INIT_40(256'h00003C5CBCFCFCF8B8F8FCFD9F8F06000000000039FFFFBFE8E5E7FFFF000000),
    .INIT_41(256'h000060F8F8F8FBF7FFFFFFFEF000000000000000181DFFFFFBF8FCFC1C1C1C1E),
    .INIT_42(256'h00008080C0C0C044DEFEFEFCF8F0808000000080E0F0F3FFBFFFFFFEF0C08000),
    .INIT_43(256'h0000000000000000000000000000000000C0C0FDFFFFFFFBFBFFFFFFFDC0C000),
    .INIT_44(256'h000000C0F9FFFFFFF8FDFFFFFF0000000000000039FFFFBFF8FDFFFF1F000000),
    .INIT_45(256'h00001C1CDCFCFCF8F8F8FCFD1F0F060000003C1C1C7CFCB8F8F8FCFD1F0F0600),
    .INIT_46(256'h0000000078FDFFFFFBF8FCFC1C1C1C1E0000000038FDDFFFFBF8FCFC1C1C1C1E),
    .INIT_47(256'h000C060F9FFEFFFFBFFEFEFCF80080801C4CCC4C7CFCFCDCFEFFFFCE9C180C04),
    .INIT_48(256'h000000008080C0C0E0E0E0E0E00000000025361F0E0E6FFFD3E18183A0808000),
    .INIT_49(256'h0040C0E0E0E0E0E0E0E0E0E0E0C04000000040C0C0C0C0C0C0C0C08080800000),
    .INIT_4A(256'h0000C0E0F0F0F8B878F8F0F0E0C000008080000000C0E0E0C0C0E0F0E0E0E060),
    .INIT_4B(256'hE000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0),
    .INIT_4C(256'h0000C0E0F07038B8B858B070E0C00000000000F8FCFDFDFDFDFDFDFCF8000000),
    .INIT_4D(256'hE000F0F8F8F8F8F8F8F8F8F8F8F000E0E000F0F8F8F8F8F8F8F8F8F8F8F000E0),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h02140A4202780000000000424448424000000000008080808F80008000000000),
    .INIT_50(256'hFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CCFCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC),
    .INIT_51(256'hE0E0D8B8BCBCBCBCBCBCBCBCBCB8D8E0FCE6F6E7C3E7F7F7C3E7E7E7C3EFE6CC),
    .INIT_52(256'h0000408080C080C08000C08080400000F0D8F8D88CDCFCDC8CDCFCDC8CD8F8D0),
    .INIT_53(256'h000000060305070303030507E30703010C1C1C140C0C08040404040000000000),
    .INIT_54(256'h000000000080406030301000181D1A0EE0000000000000000000804000000000),
    .INIT_55(256'h0018F8B070E040000000000000000000E003010000000080C0603C0300000000),
    .INIT_56(256'hC6CFFFFF5E0E0C000307070503030703000001030383810733FE780000000000),
    .INIT_57(256'h0000000107FC0000000000C03C07010003078783C1C0E0E0E0E0600000000000),
    .INIT_58(256'h0000000007070707073342000000804060D0D8DCDCDCEEF67E3E1C3060C00000),
    .INIT_59(256'h0000008000000000000000000000000000000000000000000000000080000000),
    .INIT_5A(256'h0000000000000020202060400000000000000000000000006000000000000000),
    .INIT_5B(256'h0000000000C0E0F0F0F0F070701000000000000001030307070F0F0F0E0C0000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h00008040E0301854541830E040800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'h00003CFE86333B7B730386FE7800000020507050D8888804048888D850705020),
    .INIT_5F(256'h000000000000000000000000000000000038FC86327B79F9F9710386FC788000),
    .INIT_60(256'h0008387C8F01075B84CF3D0F38F6800000020C302A05356FA79403EB64140000),
    .INIT_61(256'h44019D7B878F9C78BCBC0E83FE040D00CC259EEC04239E70181C07C9F43D130C),
    .INIT_62(256'h0054007C7C746C54644C5C7C7C00540010101010101010101010101010101010),
    .INIT_63(256'h00000000000000000000000000000000000000FF4444444444444444FF000000),
    .INIT_64(256'h01FE01FFF7F7FFF7F7FFF7F7FFF7FF0100000000000000000000000000000000),
    .INIT_65(256'h60F0F070F0F070F0F0F070F0F0F0F0E000000000000000000000000000000000),
    .INIT_66(256'h00BC7C0EC6E6E3C1810121D336ECDA70000008042D0B578FDEF8C0A008583000),
    .INIT_67(256'h000000000000000000000000000000001CBE6683E1F1F1F1E10302F63468F020),
    .INIT_68(256'h0000000080C0E0E0E0E0C080000000000000000080C0E0E0E0E0C08000000000),
    .INIT_69(256'h000000000000000000000000000000000000000080C0E0E0E0E0C08000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h00000080C0603030303060C08000000000C0E030180C0C0C0C0C0C1830E0C000),
    .INIT_71(256'h008488902000001C0000002090888400000000000080C06060C0800000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h00040E0E0E6CECECEEEEEEEECC8C0E0400FE020202020202020202020202FE00),
    .INIT_7A(256'h80000000800000FC0204008000000080000000DE3E7E7E7E7E7E3EDE00000000),
    .INIT_7B(256'h00C0E0F0F0B81C4AE0F4F8F0F0E0C0000000C0E0F0F0F8FCFEFCF8F0F0E0C000),
    .INIT_7C(256'h0C3EFFFFFBD0F8FEFEA0CC6C0850F0E0008C8CDEFEBEFCF8F8F8BCFCDC9CBC38),
    .INIT_7D(256'h0020E02000C0202020C000C0202020C070F8F0FFFFBF7F7F3D017B0905073F5E),
    .INIT_7E(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_7F(256'h00C0202020C000C02020C000C02020C00040202020C000C02020C000C02020C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized31
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000000000080C080C0E0C080000000000000000080C080E080C0800000000000),
    .INIT_01(256'h00000000000080C0A0E0E0300000000000000000008080C080E0E02000000000),
    .INIT_02(256'h0000000080C0C0C0A0E0E020000000000000000080C0C0C0A0E0E02000000000),
    .INIT_03(256'h00000080C0C080E0E080C0C0800000000000000080C0C0C0A0E0E02000000000),
    .INIT_04(256'h0000000080C0C0E0F0F0C0E0800000000000000080C0C0E0F0F0C0C000000000),
    .INIT_05(256'h0000000080C0E0E0C0F0F070500000000000000080C0C0E0F0F0F06040000000),
    .INIT_06(256'h000080C0C0C0E0E0E060E0E0C0C0000000000080C0C0E0E0D0F070F090000000),
    .INIT_07(256'h000080C0E0C0F0F0F8F8C0F0E0C080000080C0E0C0C0F0F8F8F0C0C0E0C08000),
    .INIT_08(256'h00000080C0C0E0D0F0F8F8786040000000000080C0E0C0F0F0F8F8C070604000),
    .INIT_09(256'h0080C0E0E0F0F0F0F0E8F8787858180000008080C0C0E0E0E0D0F0F8F8F8D080),
    .INIT_0A(256'h000000000000000000000000000000000080C0E0E0E0F0F0F0B0F0F0F0606020),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h00000000000080A0C0C080000000000000000000000000008080C00000000000),
    .INIT_0D(256'h00000000000080808080808080000000000000000080E0C08080000000000000),
    .INIT_0E(256'h0080C0C080808080C0C0C0E0C0800000000080C08080000000008080C0800000),
    .INIT_0F(256'h0080C0C0C080800000000000000000000080C0C0C0808080808080C080000000),
    .INIT_10(256'h00406060C0808000000000000000000000406040C08080000000000000000000),
    .INIT_11(256'h4060E040C0808080808080C040E0604000406060C08080000000000000000000),
    .INIT_12(256'h2030383060C0C0C080808080808080004060F060E0C0C0C0C0C0C0C0C0E0C080),
    .INIT_13(256'h040CBCC08080000000000000000000000818B0F0C0C0C0808080808080800000),
    .INIT_14(256'h00400000C0F4DCFCF8F8F0F0C0C08000000020F0190E021CF8B0F08000000000),
    .INIT_15(256'h000000000080C0C0C08000000000000000000000000000800000000000000000),
    .INIT_16(256'h00000000008040C0408000000000000000000000000080C0C080000000000000),
    .INIT_17(256'h0000000000804080804080000000000000000000008040C0C040800000000000),
    .INIT_18(256'h00000000C060A06060A060C00000000000000000008040000040800000000000),
    .INIT_19(256'h00000000C060A00000A060C000000000000000004060A0C0C0A0604000000000),
    .INIT_1A(256'h0000004060B0A0C0C0A0B06040000000000000C060B0E06060E0B060C0000000),
    .INIT_1B(256'h00000000000000808000000000000000000000C060B0A00000A0B060C0000000),
    .INIT_1C(256'h00000000000000C0000000000000000000000000000000C00000000000000000),
    .INIT_1D(256'h0000000000000080400000000000000000000000000000800000000000000000),
    .INIT_1E(256'h0000000000000080000000000000000000000000000000806000000000000000),
    .INIT_1F(256'h0000000000000080400000000000000000000000000000804000000000000000),
    .INIT_20(256'h0000000000000080800000000000000000000000000000800000000000000000),
    .INIT_21(256'h81C1C3E7FF7F7F7FB8383C180800000000000000000000808000000000000000),
    .INIT_22(256'h0020707071777F7F7F7771707020000040E0E173777F7F7F7770383810000000),
    .INIT_23(256'h000008183C38B87F7F7FFFE7C3C18100000010383870777F7F7F7773E1E04000),
    .INIT_24(256'h0000000000408080400000000000000000000000008040204080000000000000),
    .INIT_25(256'h0000000000008040800000000000000000000000008040408000000000000000),
    .INIT_26(256'h0000000000008000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000800000000000000000000000000000800000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000060006060000000000000000000000000000000000000000000),
    .INIT_2C(256'h00000000006080E0F0F04080000000000000000060F060F03870E0A080000000),
    .INIT_2D(256'h000000000080C0006040400000000000000000000810A0C0C040106000000000),
    .INIT_2E(256'h0000000000E0E0C0E0D0504000000000000000C0E0C0F078B06070F060000000),
    .INIT_2F(256'h001078787070787800F8F870F0B8080000000808100080C0C0C0000008040000),
    .INIT_30(256'h0000102040F010C0F090900020000000000000000080A0A0C080200000000000),
    .INIT_31(256'h0000000000000080C0800000000000000000A00430E0E0E0D88000C044000000),
    .INIT_32(256'h00000000000000C0808000000000000000000000000080C0C080000000000000),
    .INIT_33(256'h00000000000890086090280000000000000000000080C0E0E0C0800000000000),
    .INIT_34(256'h0000040004102CB0F8FCF0D8301800000000000004502078FCB8500008000000),
    .INIT_35(256'h0000000028000018FC38108004000000000000000008420C3C1C081000000000),
    .INIT_36(256'h0000000000000000000000000000000000000004402830787CF01C0804000C00),
    .INIT_37(256'h00000000000000000000000000000000FF0101010101010101010101010101FF),
    .INIT_38(256'h00008000000000000000010113070200000000000000010202020303060C1020),
    .INIT_39(256'h000000000080420302060B3F1B13173F00000000000001010000010207000001),
    .INIT_3A(256'h000000F1BF1F1E138788B891E0D6FBF4F00C0731E80864F2F0F2F397F7FFFFFF),
    .INIT_3B(256'h0001012533D31FDDFFFF1F0F0F03030F000000000000086BB6FCB9EFDEFFFFF7),
    .INIT_3C(256'h0303010001010000004000000000000040402010080C02010000000000000000),
    .INIT_3D(256'h6F4713CB0F1A020100000404000000001A010000010000000202000810000000),
    .INIT_3E(256'hB836444162051A391E3DFEE701000000FFFFF797F3F2F0F36400E0051F20C080),
    .INIT_3F(256'h03030F0F1EFEFD3F37B7100104080202F5EEFDDEB57296A42080000000000000),
    .INIT_40(256'h1D3C7CE4E0C3C1000101010B060000000161C1C0C0C120000000000000000000),
    .INIT_41(256'hBCFCF8B01020000206040C0C00000000200409010106101C1C0C180000000000),
    .INIT_42(256'hAAA6AEFCF8B81000040F0F060C00000050A0A0E060010302C644800000000000),
    .INIT_43(256'h00000000000000000000000000000000AAA6AEFCF8B81000040F0F060C000000),
    .INIT_44(256'h8010088880838F8F8E9E9C98300000004020009080838F8F8E9E9C9830000000),
    .INIT_45(256'hC0E0FCFCC0C0C0C0C0E0E0C10307060000003C1C0000004000C0C0C103070600),
    .INIT_46(256'hC0E0E06060E163E3E3E0C0C000001C1E000000000081A3C3E3E0C0C000001C1E),
    .INIT_47(256'hF1100810000000000000000000000000D8C89CFCFC7C38383070E07080920A06),
    .INIT_48(256'h000000000010D82CFE2CD81000000000FEFEBE1E0E0C08110103070300000000),
    .INIT_49(256'h10180828A0A008102000C0E0B0A0A08010181010000000000000E0F0F8B81808),
    .INIT_4A(256'h0000C0E0C01C3C3C383C3C1C1C183000001C1C0C80E0FCFDE7F3F0F8F8FDE703),
    .INIT_4B(256'h80800000183C1C1C1C1C1E1C1C3C3800041A0161617ABE3E6ECC000C1C3C1800),
    .INIT_4C(256'hC0C080000C3C3E3E1C1C1C3CFC3C180000000C0C0C08040E1E1E3EFCFC3C1C00),
    .INIT_4D(256'h008080E0F0F0F0F8F8F8F8B83070600000E0E0E0E0C00000F0F8F8FC78000000),
    .INIT_4E(256'h000000F0F8F8FCFCFCF4E898F000000000000000008080000000000000000000),
    .INIT_4F(256'h0000001078F8FC7878F8FC7C100000000030F0F8F8F0702021933290F0A0F0E0),
    .INIT_50(256'hE8FCECC6EEFE6E466EFEEEC6ECFCE870F0ECDCDEDEDE5E5E5EDEDEDEDCECF070),
    .INIT_51(256'h081038301830181838380818000000000000000080C080C080C0800000000000),
    .INIT_52(256'h000000003050703030507030707030100000000000060A0E06060C060CEE0402),
    .INIT_53(256'h0000000000804000000000000000000000000028F0F0F4F8F8F8F8F0E0E0E0E0),
    .INIT_54(256'h1E1F353831202060200000000000000000000000000000101060C000000000E1),
    .INIT_55(256'h00000040B060C0C000000000000000001FFFFFFFFFFFFFFFFF7F3F0300000000),
    .INIT_56(256'h00000000000000000000000000000000FFFF00400040000040004000000000FF),
    .INIT_57(256'hFCFE070B1323830383030383038303FFFF00000000000000000000000000FFFF),
    .INIT_58(256'h0000E0E0C0C0CECEECFCFEFCFCF8F060FF23032303032303230B0B130B07FEFC),
    .INIT_59(256'h00000000804000000000070F276F5F5F5FDF9F6FFFFEF9720100010000000000),
    .INIT_5A(256'h00000000000000000080808080C04050602020303810141810080C0C0A060703),
    .INIT_5B(256'h000000000040E0F0F07030900000000000000000C2E4FCF9FBF3F7F7F6301800),
    .INIT_5C(256'h0000088009020080492A087E082A498000000000000000000000000000000000),
    .INIT_5D(256'h000080C0C0606070C0008080808000000000000000307870F070783000000000),
    .INIT_5E(256'h04484428241014C44CD014000000000000000000208000608000808080800000),
    .INIT_5F(256'h0040088090C0E460FC60E0C880A008000C0408040804C844CC10140000000000),
    .INIT_60(256'h00C0241088C464E4E464C4881020C8000000002000008040C040800000800000),
    .INIT_61(256'h00000000000000FFFF000000000000001000000080C060E0E060C08200000000),
    .INIT_62(256'h00000000000000FF000000000000000080F0800000E0000000C0E0800000F000),
    .INIT_63(256'h0E0E000000060E0E1C1A1A1C0E0E060000000000000004F00001020000000000),
    .INIT_64(256'h01DFFFDF5F5F5FDF5F5FDF5F5F5FDF010000008080860E0E1C1A1A1C0E0E0600),
    .INIT_65(256'hE07070F07070F0707070F0707070706000010181C0006064646000C081010100),
    .INIT_66(256'h008080808C1060008060100C0000000000000060208000000000000000000000),
    .INIT_67(256'h800000000000001C020400000000000080404040C00000AA5600000000000000),
    .INIT_68(256'h0060F0F098080C94940C0898F0F06000000080C0F0380C74740C38F0C0800000),
    .INIT_69(256'h04040404040404000004040404040404181818183C2424242424243C18181818),
    .INIT_6A(256'hFFEFFFEBFBEBABAFAFBDF9F0E0C0C08080000000804020381B03000000000000),
    .INIT_6B(256'h202020E0E02022353835222040800000C0E0F0F0E080F0F078F8FCFCFEEEFFEF),
    .INIT_6C(256'h000000000000000000000000000000002020223538352220E0E0202020202020),
    .INIT_6D(256'hFFEFFFEBFBEBABAFAFBDF9F0E0C0C08080000000804020381B03000000000000),
    .INIT_6E(256'h0C1281C9E5350505C50525C98101120C000000000000FEDEDCE8E8E4FEEEFFEF),
    .INIT_6F(256'h0000E010080804F4F454080810E000000020040A02400200020202CA44000800),
    .INIT_70(256'h000000008040202020204080000000000000C020100808080808081020C00000),
    .INIT_71(256'h8004000000000003000000000004800000000000000080404080000000000000),
    .INIT_72(256'h00000000000006030504418181080819000000000000000000C02076C103010C),
    .INIT_73(256'h0000000000000E130101C0F0F85CA4AC0000060307058080E0B1B9B1E0606120),
    .INIT_74(256'h000000000C060F0F040010B8F8FCBEAA0000000000000000000C86C6FF7F5F59),
    .INIT_75(256'h00000000000000000000000000000000000000000C060F0F040010B8F8FCBEAA),
    .INIT_76(256'h00000000000000000000000E01C0C04000000000000000000000000000020101),
    .INIT_77(256'h0000000000180C060200804058BCAAAAA6AEBC58408602060404000000000000),
    .INIT_78(256'h73FFFFF8F8F87021123E04F67A183F5E00000000000000000000000000000000),
    .INIT_79(256'h0000000002020000E270BCB1A1A1E0E0000000000000000000000C9C8E467250),
    .INIT_7A(256'h0000000080C0E0F0F0F0F0E0C00000000000000000000001C1F1F8DDDCCDCCCE),
    .INIT_7B(256'h000000000000000001010183BABCAAAAA6AEBCB8810101010000000080000080),
    .INIT_7C(256'h0020E02000C0202020C000C0202020C0A6AEBC58408602060404000000000000),
    .INIT_7D(256'h0020202020C000C02020C000C02020C0002060A0202000C02020C000C02020C0),
    .INIT_7E(256'h00C0202020C000C02020C000C02020C0C04040E000C0202020C000C0202020C0),
    .INIT_7F(256'h0000E000C02020C000C020C000C020C00000E00060A0202000C020C000C020C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized32
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ;
  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0003030303000303030103030202030300000303020303030303000003000303),
    .INIT_01(256'h0000020203030303000003000303030300030301000003030303020300030303),
    .INIT_02(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_03(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_04(256'h0000020200030303030103030202030300000303020303030303000003000303),
    .INIT_05(256'h0000020203030303000002020003030300000202000303030000020200030303),
    .INIT_06(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_07(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_08(256'h0000030302020303030103030202030300000303020303030303000003000303),
    .INIT_09(256'h0000020203030303000003030202030300000303020203030000030302020303),
    .INIT_0A(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_0B(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_0C(256'h0203000003000303030103030202030300000303020303030303000003000303),
    .INIT_0D(256'h0000020203030303020300000300030302030000030003030203000003000303),
    .INIT_0E(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_0F(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_10(256'h0003030303000303030103030202030300000303020303030303000003000303),
    .INIT_11(256'h0000020203030303000003000303030300030301000003030303020300030303),
    .INIT_12(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_13(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_14(256'h0000020200030303030103030202030300000303020303030303000003000303),
    .INIT_15(256'h0000020203030303000002020003030300000202000303030000020200030303),
    .INIT_16(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_17(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_18(256'h0000030302020303030103030202030300000303020303030303000003000303),
    .INIT_19(256'h0000020203030303000003030202030300000303020203030000030302020303),
    .INIT_1A(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_1B(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_1C(256'h0203000003000303030103030202030300000303020303030303000003000303),
    .INIT_1D(256'h0000020203030303020300000300030302030000030003030203000003000303),
    .INIT_1E(256'h0202000303000303010100000301030301010003000003030003020203030303),
    .INIT_1F(256'h0303030302030303030002020302030300030203030303030300000000000303),
    .INIT_20(256'h0003030303000303000303010300030301010301000003030101030300000303),
    .INIT_21(256'h0203000000000303030300030203030300030001030303030003010103030303),
    .INIT_22(256'h0003030300000303000302030303030300030303010103030101000003030303),
    .INIT_23(256'h0303020300000303030300000203030300000303000003030000030300030303),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0103000003000303000000000300030300000203000003030303020203000303),
    .INIT_31(256'h0202000001030303000301000300030300000100030003030003000003000303),
    .INIT_32(256'h0103020300030303000002030302030302020003010303030201030003030303),
    .INIT_33(256'h0000010303000303000001030303030300000103030003030000020303030303),
    .INIT_34(256'h0101000303030303010100030303030300000203000003030303020203000303),
    .INIT_35(256'h0202000001030303010100000303030301010003030303030101000303030303),
    .INIT_36(256'h0103020300030303000002030302030302020003010303030201030003030303),
    .INIT_37(256'h0000010303000303000001030303030300000103030003030000020303030303),
    .INIT_38(256'h0203010003000303020301000300030300000203030003030303020203000303),
    .INIT_39(256'h0202000001030303020301000300030302030100030003030203010003000303),
    .INIT_3A(256'h0103020300030303000002030302030302020003010303030201030003030303),
    .INIT_3B(256'h0000010301000303000001030303030300000103030003030000020303030303),
    .INIT_3C(256'h0000000001000303000000000100030300000203000003030303020203000303),
    .INIT_3D(256'h0202000001030303000000000100030300000000010003030000000001000303),
    .INIT_3E(256'h0103020300030303000002030302030302020003010303030201030003030303),
    .INIT_3F(256'h0000010303000303000001030303030300000000030003030000020303030303),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5 ,douta[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13 ,douta[1:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized33
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ;
  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0302000103030303030300010000030300000001000003030001030201020303),
    .INIT_01(256'h0000000001010303030203030001030300000001000003030001000000010303),
    .INIT_02(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_03(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_04(256'h0000000000010303030300010000030300000001000003030001030201020303),
    .INIT_05(256'h0000000001010303000000000001030300000000000103030000000000010303),
    .INIT_06(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_07(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_08(256'h0302010300010303030300010000030300000001000003030001030201020303),
    .INIT_09(256'h0000000001010303030201030001030303020103000103030302010300010303),
    .INIT_0A(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_0B(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_0C(256'h0000030203030303030300010000030300000001000003030001030201020303),
    .INIT_0D(256'h0000000001010303000003020303030300000302030303030000030203030303),
    .INIT_0E(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_0F(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_10(256'h0302000103030303030300010000030300000001000003030001030201020303),
    .INIT_11(256'h0000000001010303030203030001030300000001000003030001000000010303),
    .INIT_12(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_13(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_14(256'h0000000000010303030300010000030300000001000003030001030201020303),
    .INIT_15(256'h0000000001010303000000000001030300000000000103030000000000010303),
    .INIT_16(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_17(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_18(256'h0302010300010303030300010000030300000001000003030001030201020303),
    .INIT_19(256'h0000000001010303030201030001030303020103000103030302010300010303),
    .INIT_1A(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_1B(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_1C(256'h0000030203030303030300010000030300000001000003030001030201020303),
    .INIT_1D(256'h0000000001010303000003020303030300000302030303030000030203030303),
    .INIT_1E(256'h0000000103030303000100000303030300010001000003030001000001010303),
    .INIT_1F(256'h0303000100000303030300000002030300010000000103030303030200000303),
    .INIT_20(256'h0302000103030303000000010303030302030001030203030203000103020303),
    .INIT_21(256'h0000000003020303000100000000030300010000000103030000020300010303),
    .INIT_22(256'h0000000100000303000000000001030303020001020303030203000000010303),
    .INIT_23(256'h0001000003020303000100000000030303020001000003030302000100000303),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0001000003030303020100000303030300000000020103030001000003030303),
    .INIT_31(256'h0000000001010303030203000303030300000300030303030000000003030303),
    .INIT_32(256'h0000030200010303000000000303030300000001010103030000020100010303),
    .INIT_33(256'h0000000000010303000000000001030300000000030303030000030200010303),
    .INIT_34(256'h0000030200000303000003020000030300000000020103030001000003030303),
    .INIT_35(256'h0000000001010303000003020000030300000302000003030000030200000303),
    .INIT_36(256'h0000030200010303000000000303030300000001010103030000020100010303),
    .INIT_37(256'h0000000000010303000000000001030300000000030303030000030200010303),
    .INIT_38(256'h0000030003030303000003000303030300000000030303030001000003030303),
    .INIT_39(256'h0000000001010303000003000303030300000300030303030000030003030303),
    .INIT_3A(256'h0000030200010303000000000303030300000001010103030000020100010303),
    .INIT_3B(256'h0000000001030303000000000001030300000000030303030000030200010303),
    .INIT_3C(256'h0201000000010303020100000001030300000000020103030001000003030303),
    .INIT_3D(256'h0000000001010303020100000001030302010000000103030201000000010303),
    .INIT_3E(256'h0000030200010303000000000303030300000001010103030000020100010303),
    .INIT_3F(256'h0000000000010303000000000001030300000302030303030000030200010303),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_5 ,douta[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_13 ,douta[1:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized34
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455),
    .INIT_01(256'h342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9),
    .INIT_02(256'h808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481),
    .INIT_03(256'h69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314),
    .INIT_04(256'h86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8),
    .INIT_05(256'hAB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A),
    .INIT_06(256'h3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31),
    .INIT_08(256'hE053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8),
    .INIT_09(256'hFE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE),
    .INIT_0A(256'h03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F),
    .INIT_0B(256'h247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A),
    .INIT_0C(256'hBE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_11(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_12(256'hC540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'h9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500),
    .INIT_17(256'h050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F),
    .INIT_18(256'h9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00),
    .INIT_19(256'h1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290),
    .INIT_1A(256'h89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8),
    .INIT_1B(256'h12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA),
    .INIT_1C(256'h88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8),
    .INIT_1D(256'h0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8),
    .INIT_1E(256'hAA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2),
    .INIT_1F(256'h8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720),
    .INIT_20(256'h8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88),
    .INIT_21(256'hE6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4),
    .INIT_22(256'h80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2),
    .INIT_23(256'h2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000),
    .INIT_24(256'h0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2),
    .INIT_25(256'h881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884),
    .INIT_27(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'h001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000),
    .INIT_29(256'h601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A),
    .INIT_2A(256'h277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496),
    .INIT_2B(256'h044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE),
    .INIT_2C(256'h4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452),
    .INIT_2D(256'hE7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204),
    .INIT_2E(256'hE747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053),
    .INIT_30(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_31(256'hD4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4),
    .INIT_32(256'h0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227),
    .INIT_33(256'h7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7),
    .INIT_34(256'h81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5),
    .INIT_36(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_37(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_38(256'hF4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402),
    .INIT_39(256'h7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24),
    .INIT_3A(256'h62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B),
    .INIT_3B(256'hE481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4),
    .INIT_3C(256'h6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783),
    .INIT_3D(256'hFFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'h0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'h0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455),
    .INIT_41(256'h342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9),
    .INIT_42(256'h808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481),
    .INIT_43(256'h69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314),
    .INIT_44(256'h86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8),
    .INIT_45(256'hAB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A),
    .INIT_46(256'h3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31),
    .INIT_48(256'hE053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8),
    .INIT_49(256'hFE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE),
    .INIT_4A(256'h03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F),
    .INIT_4B(256'h247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A),
    .INIT_4C(256'hBE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_51(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_52(256'hC540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'h9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500),
    .INIT_57(256'h050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F),
    .INIT_58(256'h9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00),
    .INIT_59(256'h1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290),
    .INIT_5A(256'h89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8),
    .INIT_5B(256'h12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA),
    .INIT_5C(256'h88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8),
    .INIT_5D(256'h0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8),
    .INIT_5E(256'hAA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2),
    .INIT_5F(256'h8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720),
    .INIT_60(256'h8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88),
    .INIT_61(256'hE6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4),
    .INIT_62(256'h80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2),
    .INIT_63(256'h2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000),
    .INIT_64(256'h0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2),
    .INIT_65(256'h881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884),
    .INIT_67(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'h001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000),
    .INIT_69(256'h601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A),
    .INIT_6A(256'h277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496),
    .INIT_6B(256'h044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE),
    .INIT_6C(256'h4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452),
    .INIT_6D(256'hE7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204),
    .INIT_6E(256'hE747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053),
    .INIT_70(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_71(256'hD4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4),
    .INIT_72(256'h0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227),
    .INIT_73(256'h7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7),
    .INIT_74(256'h81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5),
    .INIT_76(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_77(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_78(256'hF4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402),
    .INIT_79(256'h7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24),
    .INIT_7A(256'h62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B),
    .INIT_7B(256'hE481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4),
    .INIT_7C(256'h6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783),
    .INIT_7D(256'hFFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'h0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized35
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455),
    .INIT_01(256'h342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9),
    .INIT_02(256'h808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481),
    .INIT_03(256'h69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314),
    .INIT_04(256'h86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8),
    .INIT_05(256'hAB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A),
    .INIT_06(256'h3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31),
    .INIT_08(256'hE053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8),
    .INIT_09(256'hFE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE),
    .INIT_0A(256'h03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F),
    .INIT_0B(256'h247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A),
    .INIT_0C(256'hBE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_11(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_12(256'hC540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'h9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500),
    .INIT_17(256'h050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F),
    .INIT_18(256'h9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00),
    .INIT_19(256'h1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290),
    .INIT_1A(256'h89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8),
    .INIT_1B(256'h12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA),
    .INIT_1C(256'h88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8),
    .INIT_1D(256'h0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8),
    .INIT_1E(256'hAA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2),
    .INIT_1F(256'h8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720),
    .INIT_20(256'h8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88),
    .INIT_21(256'hE6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4),
    .INIT_22(256'h80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2),
    .INIT_23(256'h2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000),
    .INIT_24(256'h0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2),
    .INIT_25(256'h881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884),
    .INIT_27(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'h001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000),
    .INIT_29(256'h601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A),
    .INIT_2A(256'h277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496),
    .INIT_2B(256'h044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE),
    .INIT_2C(256'h4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452),
    .INIT_2D(256'hE7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204),
    .INIT_2E(256'hE747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053),
    .INIT_30(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_31(256'hD4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4),
    .INIT_32(256'h0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227),
    .INIT_33(256'h7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7),
    .INIT_34(256'h81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5),
    .INIT_36(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_37(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_38(256'hF4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402),
    .INIT_39(256'h7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24),
    .INIT_3A(256'h62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B),
    .INIT_3B(256'hE481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4),
    .INIT_3C(256'h6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783),
    .INIT_3D(256'hFFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'h0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'h0034AB6B6797FB0034ABAA6A3F537777FA40BB40BA02B9808A408AA5C5520455),
    .INIT_41(256'h342B23D522040034AB6B6797FB00343CE6D803ABAA076A17370F530047FA0FE9),
    .INIT_42(256'h808AC5AFAE27D500B020B8A585058345045196F05351C633B437805204451481),
    .INIT_43(256'h69C60903F069C60503F020B8936204731435B4A9AFAE27A8B2370AA574267314),
    .INIT_44(256'h86C6A9F903FA96E935B404B98EE935B43F3403B962C6808A38D41AD4B5A508B8),
    .INIT_45(256'hAB6B3F537777FB1534AAE67426AB6B3F537777FB153420BB8604A2E935B47F9A),
    .INIT_46(256'h3431343134AB62F66A6797FA31343134ABFAB5A5808AFFB908BA6204B7E67426),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04AA6A67976797FA31343134ABFA31),
    .INIT_48(256'hE053E747FBAF1F53E747FB7BC4AFAED5AFAE278308E80D3403B802E8233403B8),
    .INIT_49(256'hFE35A4D5AEC053FEAF3F53AE7777FB7BC4D5AEC053FEAF3F53AE7777FB35A4AE),
    .INIT_4A(256'h03B94BC64BD438D41AD4A89FF29EC633B4C51BFBD5AB83AE1F48E66F1F44E66F),
    .INIT_4B(256'h247AE97BD4D57F9A58C6A9F903FA6DE97BD4D504B962E97BD43F34D53F34808A),
    .INIT_4C(256'hBE838F2497E97BD4D5A9FA82C64BD438D41AD4A89FF29EC633B4C51BFBD5AB58),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2A480),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_51(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_52(256'hC540445F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'h9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500),
    .INIT_57(256'h050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F),
    .INIT_58(256'h9009901200B0B4B8100080800C8418000084840B841600888A880E841C802A00),
    .INIT_59(256'h1CA40E00B6BA12B4B2B009000094989498949412949409949094909490901290),
    .INIT_5A(256'h89D989DA89D989DA89D989DA0882CA86D04084CC2082CA600080E03888D890E8),
    .INIT_5B(256'h12828882882400008ADA7F89D989DA89D989DA89D989DA89D989DA0889D989DA),
    .INIT_5C(256'h88D788D888D788D80983D787DA83D987DA248282D68888D682D682D888D688D8),
    .INIT_5D(256'h0887E018848288DC20A4821088E28288E82000000088D84882D782D882D782D8),
    .INIT_5E(256'hAA8CE8AA84108288EC8890F08288EC828882EC88EA2082EA88E882E788E420A2),
    .INIT_5F(256'h8683820980E012A482E2A48812A88212A40988E21B00A48CE2A484108A92E720),
    .INIT_60(256'h8AE81084EA8ADA8820A490E31088E490209CE29AE098DC80200088D0248C8A88),
    .INIT_61(256'hE6A4E8A4E8100080CB4083CA2B80C815A082E410A30A88E81687E282E28420A4),
    .INIT_62(256'h80F04090E896EA20A888E4A080E4A088E4A090E0109CE29CE2A0E4A0E4A2E6A2),
    .INIT_63(256'h2088E090E420A2A008881090E0209CE29CE2A0E4A0E4A2E6A2E6A4E8A4E81000),
    .INIT_64(256'h0A008040832B80E8A482E6A888EAA8821088E8208AE292E620A4A2088A1092E2),
    .INIT_65(256'h881298E03C98E098E00A00A4E828A8EC14A6EAA4E80AA4E828A8EC14A6EAA4E8),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008488848884888488848884),
    .INIT_67(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'h001500FE85FE85FE83140011001300102D1EFA14040002011640120605102000),
    .INIT_69(256'h601737200F53378020B8D583A300FE83FE84FE0009000000FE85FE85FE95000A),
    .INIT_6A(256'h277BC4AFAE27A9F803FA75C6FE5696FF5DE93F345FF25DC6A3F0BA46BDB66496),
    .INIT_6B(256'h044A347BC408B964C638D41AD4A8808AE5D281B27D928CF25FC6A3F07BC4AFAE),
    .INIT_6C(256'h4514A2969EC6A3C51BFBD546A408B07404C59176520406F480BEC55204813452),
    .INIT_6D(256'hE7E7FBF0BB9595A406F495A4A9E9AEA4B216AE16628023A9F797F797B6D25204),
    .INIT_6E(256'hE747FBAF1F53E747FB7BC4A020B8AFAE2785D7F6E003AB6B173717C696035347),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46A4D5C604EDF2F9C504B07BC4AEE053),
    .INIT_70(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_71(256'hD4AA46F25CC627D4F8841BFB83E31BFB3496F1112D96FB30B98320E8209627D4),
    .INIT_72(256'h0F53F883F8C55DD4A8D527D483C500BF00BED554D283F85DD4A827D4A946F227),
    .INIT_73(256'h7662800342836D96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE7),
    .INIT_74(256'h81C4A0163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFCA2),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83A3404483C5),
    .INIT_76(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_77(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_78(256'hF4FFB900B87F9A24F4FFB900B87F9A24F4C92412A9A31728A3A8FF140C060402),
    .INIT_79(256'h7678F2AB77FB3AB043BAF2F8C8AB3BE98108BA3A48B023A5BF9A00BF83808A24),
    .INIT_7A(256'h62F2FFCFA554E42DE4ACEA39AE2759F6AE6EEC2300CF4EE417374AF2A3FF1F5B),
    .INIT_7B(256'hE481F2FFCFB593762DE4ACEA39AE002DE4ACEA39AE2771F66E1737A3AF2764E4),
    .INIT_7C(256'h6EA3FFCF9FE400009CF2A3FF1F8BE4002DE4ACEA39AEFF2390E6AE6EA3AF2783),
    .INIT_7D(256'hFFFF83A5408A3BE4FBBAC6813BE4000000B4C6FBA4E42DE4ACEA39AEFF23AAE6),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'h0002FF05FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized36
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6A14003408B908C638541A54808A33F2A801C6A3F043378000348B86AFAE2755),
    .INIT_01(256'h5418A808C6A3C51BFBD5ABD5F8160475142BE90034AFAE2716C6A9F803FA1CE9),
    .INIT_02(256'h9A41C6A9F903FA54E97A54D504B949E97A546A14D56A14808A03B936C638541A),
    .INIT_03(256'hD48301C6A3F0433780808A83AE1F73E66F1F6FE66FFE4104751461E97A54D57F),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFF0104918675B4930479B430B9080481F2370980B408B800),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'h04030201040302010403020100000000FFFF000C0A0B0A000900080807050605),
    .INIT_08(256'h262695241E569EB6D5080400D443B417C641B4F017C6601737200F53378020B8),
    .INIT_09(256'hFA58F2F9A520BB02BA06B93C96FBC9F60403C7F60403F04337807A44ABAEAF27),
    .INIT_0A(256'h96F919AB6B1737FA8724B587E64003FB1B8776FBB9AB6B17376797FA87E9AB6B),
    .INIT_0B(256'h6B67976797FA84E69003FB05B983E6D803FB87246E7606B9AA1F53777777FB87),
    .INIT_0C(256'h97FBB9249540BB40BA04B97A44AEE053E747FBAF1F53E747FBCB8712A58724AB),
    .INIT_0D(256'hFBAF3F537777FB04B9ABAA6A173767976797FA202485AD96F853FAB9E9AB6B67),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76C432C47A44AEC0537777),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_11(256'h54AA46F25BC62754F8841BFB83E31BFB3496F1112D96FB30B98320E820962754),
    .INIT_12(256'hE70F53F883F8C55C54A8D5275483C500BF00BED553D2F85C54A82754A946F227),
    .INIT_13(256'h6EFC62800342836C96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3AC),
    .INIT_14(256'hFF83C57E449D163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'h7C7874706C6864605C5854504C4844403C3834302C2824201C1814100C080400),
    .INIT_17(256'h03070B0F13171B1F23272B2F33373B3F43474B4F53575B5F63676B6F73777B7F),
    .INIT_18(256'h868A8886140086868686860C8624860C86240082828282820E822A820E822A00),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0082888288100080),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'h20051C04C4036C0320038B017A00000005040302050403020504030206000100),
    .INIT_29(256'h002000121200101010001E1E001C001A14001814001614000000000000003E06),
    .INIT_2A(256'hB900D480B407B800D480B45FA44B8679B401B906B880E800D4AFAE27A883A317),
    .INIT_2B(256'h8379E979A47D1608B912D4080465E879B4108A03B979B4EF9A02B903B879B418),
    .INIT_2C(256'hB4F8BFB4C7B42789A492D209173499B483A842C6A31BFB82E88296A31BFB28BB),
    .INIT_2D(256'h2383C7B40A23B8E818B8C7B40823C7B441B4F8BFB4C7B44740B4F8BFB4C7B440),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFF830909090909EF99090939F0438339EF533939F2),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hADAC60BF00BED5ADAC2760BF00BE83AFAE271734173417341734061638BF00BE),
    .INIT_31(256'h6797FAB5A504BB04BA06B93D96FB83C5AFAED5AFAE277E547E547E547E542216),
    .INIT_32(256'h6BF6F803FACA5BF6C00306B9ABAA6A173763760F5347FA74E9AB47C4A546E66B),
    .INIT_33(256'hA510BB10BA04B98196FB87247A44AE6727AF6797FB06B9ABAA6A1766126BC4B5),
    .INIT_34(256'hC4ABAAA1F66AA2C4B5A2F6F003ABAA6A179012379A76178A960F5347FAA6E9B5),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8724B924AC1267F9B92404B9A5A2),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'h6A14003408B908C638541A54808A33F2A801C6A3F043378000348B86AFAE2755),
    .INIT_41(256'h5418A808C6A3C51BFBD5ABD5F8160475142BE90034AFAE2716C6A9F803FA1CE9),
    .INIT_42(256'h9A41C6A9F903FA54E97A54D504B949E97A546A14D56A14808A03B936C638541A),
    .INIT_43(256'hD48301C6A3F0433780808A83AE1F73E66F1F6FE66FFE4104751461E97A54D57F),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFF0104918675B4930479B430B9080481F2370980B408B800),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'h04030201040302010403020100000000FFFF000C0A0B0A000900080807050605),
    .INIT_48(256'h262695241E569EB6D5080400D443B417C641B4F017C6601737200F53378020B8),
    .INIT_49(256'hFA58F2F9A520BB02BA06B93C96FBC9F60403C7F60403F04337807A44ABAEAF27),
    .INIT_4A(256'h96F919AB6B1737FA8724B587E64003FB1B8776FBB9AB6B17376797FA87E9AB6B),
    .INIT_4B(256'h6B67976797FA84E69003FB05B983E6D803FB87246E7606B9AA1F53777777FB87),
    .INIT_4C(256'h97FBB9249540BB40BA04B97A44AEE053E747FBAF1F53E747FBCB8712A58724AB),
    .INIT_4D(256'hFBAF3F537777FB04B9ABAA6A173767976797FA202485AD96F853FAB9E9AB6B67),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76C432C47A44AEC0537777),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_51(256'h54AA46F25BC62754F8841BFB83E31BFB3496F1112D96FB30B98320E820962754),
    .INIT_52(256'hE70F53F883F8C55C54A8D5275483C500BF00BED553D2F85C54A82754A946F227),
    .INIT_53(256'h6EFC62800342836C96FC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3AC),
    .INIT_54(256'hFF83C57E449D163968D5A3C0437777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'h7C7874706C6864605C5854504C4844403C3834302C2824201C1814100C080400),
    .INIT_57(256'h03070B0F13171B1F23272B2F33373B3F43474B4F53575B5F63676B6F73777B7F),
    .INIT_58(256'h868A8886140086868686860C8624860C86240082828282820E822A820E822A00),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0082888288100080),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFF83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'h20051C04C4036C0320038B017A00000005040302050403020504030206000100),
    .INIT_69(256'h002000121200101010001E1E001C001A14001814001614000000000000003E06),
    .INIT_6A(256'hB900D480B407B800D480B45FA44B8679B401B906B880E800D4AFAE27A883A317),
    .INIT_6B(256'h8379E979A47D1608B912D4080465E879B4108A03B979B4EF9A02B903B879B418),
    .INIT_6C(256'hB4F8BFB4C7B42789A492D209173499B483A842C6A31BFB82E88296A31BFB28BB),
    .INIT_6D(256'h2383C7B40A23B8E818B8C7B40823C7B441B4F8BFB4C7B44740B4F8BFB4C7B440),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFF830909090909EF99090939F0438339EF533939F2),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hADAC60BF00BED5ADAC2760BF00BE83AFAE271734173417341734061638BF00BE),
    .INIT_71(256'h6797FAB5A504BB04BA06B93D96FB83C5AFAED5AFAE277E547E547E547E542216),
    .INIT_72(256'h6BF6F803FACA5BF6C00306B9ABAA6A173763760F5347FA74E9AB47C4A546E66B),
    .INIT_73(256'hA510BB10BA04B98196FB87247A44AE6727AF6797FB06B9ABAA6A1766126BC4B5),
    .INIT_74(256'hC4ABAAA1F66AA2C4B5A2F6F003ABAA6A179012379A76178A960F5347FAA6E9B5),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8724B924AC1267F9B92404B9A5A2),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized37
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hBA14EAAB6B1F53E747FB625406BA40BB10B9808A85B5A56A140386E5C5370455),
    .INIT_01(256'h27D500B020B8A5850512E97F9A35F6FB03F921EAAB6B17371F53E747FB625406),
    .INIT_02(256'h246196FD0364245B96FD030F53807BD277B27992370AC946A326A5808AC5AFAE),
    .INIT_03(256'hD4B5A507B8004400248379927BD2370AC946A326839343046A1424B4AFAE278F),
    .INIT_04(256'h0499E9A12624B47F9A81C6A9FC03FA8BE9A32624B404B943048996808A3AD41A),
    .INIT_05(256'h371F53E747FAC9464854ABFA4854AB6A17373F537777FA4854ABFAE0BA808A81),
    .INIT_06(256'h55545554ABFA55545554AB6A6797FA55545554ABFA06BA4304A5F6C003AA6A17),
    .INIT_07(256'hFF5904DDE6C003AA6A3F537777FA3C543C54AB4304CBE6C003AA6A3F537777FA),
    .INIT_08(256'hD5F9C5AF1F53D5AEFAAF3F53F9DA34B5A597C5ADACD5ADACA82788BA88B902BB),
    .INIT_09(256'hAF7F53F9DA34C5ADD5FDC5ACD5FC808A08BB11EB7F9A11E85B34B7D462FF23AE),
    .INIT_0A(256'h637662B20A4304C5AFAE27D53AEB7F9A3AE85B34B7D462FF23AED5AEFAC5AFD5),
    .INIT_0B(256'hDA3422541954ABFA22541954AB5B37FAAB37DA34196C96AAFC6C96F983A50024),
    .INIT_0C(256'h04A196ACF27C54C530BB04BA01B9D590BB43046CC6FD030F538022541954ABF9),
    .INIT_0D(256'h03B9BAE9C934A9FA03FAB0E9C93483D403B965D437C024A9FAAB96377C54AA37),
    .INIT_0E(256'hAAF7FAA9F7F940C4F57054AB6AFBAA1737FA08B9D2E9D59924C3E9C934AFAE27),
    .INIT_0F(256'h6B1441546B14415483A90143F9EC3283A90143F9E53283A9FE53F9EC32EAF6F9),
    .INIT_10(256'h1448546C144854430404E6AA6A1F53E747FA6254AB6797FA6254ABFA40BA20B9),
    .INIT_11(256'h53AEE747FB24A4AFAED5AFAE27836C1433546C1433546C1433546C143354836C),
    .INIT_12(256'hD5AE8053FEAF7F53AE77FB24A4AEC053FEAF3F53AE7777FB24A4AEE053FEAF1F),
    .INIT_13(256'hA8A31BFB83AEC053FEAF3F53AE7777FB6EA4D5AEC053FEAF3F53AE7777FB24A4),
    .INIT_14(256'hAAB2B00CB0B018A8AAABA80CA630A018A4AAA80CA8A818A2A4A6A20CA0309883),
    .INIT_15(256'hABAAB2B00CB0B018A8AAABA80CA630A8AAABB0B2B4B6A6A8AAABA80CA8A818AB),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF18A618AAA8B0A6A8AAABA80CA8A818),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'h20861000848218840C888818840C82848818828018820C868618820C80828618),
    .INIT_19(256'h8210882088821088208882108820888786848680108620868010862086801086),
    .INIT_1A(256'hB404B010AC04A610A404009294969696969492909090900C0000000089888788),
    .INIT_1B(256'hD88ADA09FF2482E24881E12482E284E486E688E8098AEA6C88E88AEA0900B610),
    .INIT_1C(256'h99DC96D992D68CD289CC86C982C68212FF2482D26C81D186D684D40C8ADA6C88),
    .INIT_1D(256'hE898F01EA894B090E80F009CE2249CE19CE29CE19CE2099CE19CE29CE19CE209),
    .INIT_1E(256'h1E00883C98189706B8A0F49AF01EA696B092E60F93E797F01EA793B090E70F94),
    .INIT_1F(256'hE20F98E01E94D81E96DA0F98DC1E9AE00FA0E21EA0E4A0E61E9CE49AE20F98E0),
    .INIT_20(256'h09B383F0AA87E7B28CECA994E4120098DC389AE00FA0E21EA0E4A0E61E9CE49A),
    .INIT_21(256'h4892908A128824848280E012A2A6A484E8A6AAA888ECAAB0AC8CF2B0B4B292F6),
    .INIT_22(256'h80A886E60F80E086DA8C1E9C94E40F8CE894DC881EA080E40F88E890E01E0090),
    .INIT_23(256'h80E086DA8C1E9C94E40F8CE894DC881EA080E40F88E890E09298E28890E41EA6),
    .INIT_24(256'h86EA10A4E8A4E8A2E6A2E6A0E4A0E41080200090E03C8288E21EA48CA894E40F),
    .INIT_25(256'hE68AE692E68A92E6949698E890E688E890E888E8908482E680E686E88086EA80),
    .INIT_26(256'h10862086E688E48A8B9092949698E89290EA8B86E6908B8A86E08AE2928AE492),
    .INIT_27(256'h83A3FFFFFFFFFFFFFFFFFFFFFFFFFFFF008640888A8B9086008640888A8B9086),
    .INIT_28(256'h000E00FF000D000C000B000A00090008001C1A18161412204000060200800100),
    .INIT_29(256'hFE4296FF4BE983D473F24BC6A3F04D96601737200F538020B890B6D583A30008),
    .INIT_2A(256'h3AD41AD4A8808A75F289D26AB266926EC6A3F090C4AFAE27A95EC6F803FA5EC6),
    .INIT_2B(256'hAB6B1F53E747FB73BB10B979E990C4AFAE2737043BF4370404F490C408B94DC6),
    .INIT_2C(256'hFB06BAACEA24A485AFAEA02720B89BE9C0BB06BA9548B940C4F5AF3F53AE7777),
    .INIT_2D(256'hFFFFFFFF40C4F598C6F6030F5380AF3F537777FBAB6B1737686797A81F53E747),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFB130B900BB834B46474643753FEF3B92386535FFFF6632912FE62C612A0028),
    .INIT_31(256'h43F264C629D4FE841BFB83E31BFB3696F1112F96FB30B98322E8229629D426C4),
    .INIT_32(256'hA8D529D483C500BF00BED55CD283F865D48317C5AFAED5AFAE4F9637A829D4AA),
    .INIT_33(256'hFC03FC1CAE67FEAF6797FFAC473053F8AEA317FCAFA3ACE70F53F883F8C565D4),
    .INIT_34(256'hC0437777AD7FFDAC6EFCB77662780342FFFF83AE1F8CE66F1F88E66FFE837596),
    .INIT_35(256'hFFFFFFFFFFFF40E4F583C596C4B5163968D5A3C0437777AD7FFDAC6EFCC5A8A3),
    .INIT_36(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_37(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_38(256'hD4D583D4808A03B905C653D43AD41AD45A92A85EC622B4C51BFBD5AB1E04FCE2),
    .INIT_39(256'hC51BFBD5AB12E434E990D4D57F9A12C6A9FA03FA27E990D4D503B91CE990D483),
    .INIT_3A(256'hBF8305E45FF447E453E990D4D583D483D4A9FA3CC653D43AD41AD4A85EC622B4),
    .INIT_3B(256'hAB7777FB7AEE08BEB3F98363960D03F9196596F81882F400E576F402B8F0B980),
    .INIT_3C(256'h0353AB04BA9E8FE4278FF66F8378EA39AFFF238FE66F94F2A30353AB04BA85E4),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFA8E427A8F66F8391EA39AFFF23A8E66FADF2A3),
    .INIT_3E(256'h0064F5F80044F5F80024F5F80004F5F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFECE8E4E0DCD8D4D000E4F5F800C4F5F800A4F5F80084F5F8),
    .INIT_40(256'hFE903F0BC3F808BD0F4BC03CFC03FF047F028FC0F0FC0F5F80E3E00F7C7083A3),
    .INIT_41(256'h0FF07C2FC14FC0E0FC0F8F40FE907F481BF00BF0B03F81EF0E0BF811F80F4B41),
    .INIT_42(256'hD06EA907F03C3F02F740FF242FC057F0C1FC0F3F098BC01FD0D0FF093F0783F0),
    .INIT_43(256'hF01EB80BFC07FC02FF00FE01BF802FD07FC083F03CF80BBC1C7E039F291FC067),
    .INIT_44(256'hCFC0FF003FC02FF01FF00BF406F807FC03BE01FF00FE00FF80BFC01FD03BD01F),
    .INIT_45(256'h02FF00FF407F80F1E07FC03FC02DF03DBC0FB02BF00FF406FD00FC03FF00FF00),
    .INIT_46(256'h0EF434F835B82F203FA00FF80FE40F3C07DE07E81F8E07F403FC07D303FE00FC),
    .INIT_47(256'hBF40BF00FF40FF80BF803EC0AFC0BF410FC07BC0BFD03FC053F02FF047F052F8),
    .INIT_48(256'hBC1C7C0F6E0A7D067C0F5F03E80E740FFC03FC02FC03EF01AF03FF017F0083A3),
    .INIT_49(256'hFC01FC0FCF01FF00FF01FC03AF01FE01BF00FF00FF80F8745F50F864FC09FD08),
    .INIT_4A(256'hFE01FE052F40FF00FF841F91D2E15F0BAE00FC03FF82FC00FD03D781EB81FC03),
    .INIT_4B(256'hBE01FC303ED07D50BF079E0F81F81F46D2E15F40F7C03F40FF40FF007F40FF01),
    .INIT_4C(256'hF00FF40FF00BF00FF00FF01FF01FF01FC092F03F5E43F141FE03F483C7C1F078),
    .INIT_4D(256'hD1F90BC3E0BF01FD00FF42FE003F00FF403FC02FF03F80FD280BF80FF00FF403),
    .INIT_4E(256'hC01FE01FE607F02F0D0FC07DF41FC00FD03FE01FF00FD00FF03D3F038F06E574),
    .INIT_4F(256'hF40FBC06CF82E3C1E1F0B47780FAC0FF403F00FF00BFC0AF807FC02FF03F806F),
    .INIT_50(256'h03FC02FB03FD00FF00FF00FF00FF403F80BFC01FF00FF00FE03AF00FBC0383A3),
    .INIT_51(256'h6E707F0F42CB6A0FD04BF80BF00FF00FF00BF00FF00FBC0BA4A743B903FC0BE9),
    .INIT_52(256'h7F407FC02FE00BF00BFC03FD0BE50AE15D90BF01FF00FF00BF007F80EEB02F70),
    .INIT_53(256'h0FF00BF803FD00FF81C3F03D7F407F007F40B7E43C3D1D0FCB07F407FD03FC04),
    .INIT_54(256'hFC10FF406FB00FE830FD0B43F842FC03D7D0F0F8383FC01FC03EF806FF082FD0),
    .INIT_55(256'hFC03F515B51FD01FF016FC01FD61C2FD019EE05FE02F92A952FC02FF002FC0BA),
    .INIT_56(256'hF46AA5557E097E416F9462FD038FD017F80ABE903E5596A5B24F856B906BE807),
    .INIT_57(256'h42D3D1AA1B90B6F815F907D07EA03DB41F893A81FE00FF01FD03E991AF8157C1),
    .INIT_58(256'h7F942F41F9287E0A9B51E5574B817ED06AE07DA42F902FE902FD0B8E157E83A3),
    .INIT_59(256'h47956955B929B838BA82B5A47D1695B946F80AF903E701FE546E59A15FA06F80),
    .INIT_5A(256'hE457A951BD259B81F46D2E169B82E6596995A69655B91A6D17B42AB82BA52E1E),
    .INIT_5B(256'h1EA55AAA1A596D556E515FA42AB807F903FD10AF80FAA07E516BC17A915FA0A9),
    .INIT_5C(256'h45AE5476A566962E564EA5647E4A5A6A929E46E15E6559E50FA546B952B565B8),
    .INIT_5D(256'h6955BA42EA54FD05BE05B953A5696D0BD457A94B91E5A59A55B907E1D1F825EA),
    .INIT_5E(256'hB51E555B96479691F45BA46AA91B955AA556AA55695E55A5E15BA1AA5A56AA1A),
    .INIT_5F(256'h9196D4B2D479A91E955AAA0BA952E569A52F456AE06BD0AAA92AA92A6A569695),
    .INIT_60(256'hFE903F0BC3F808BD0F4BC03CFC03FF047F028FC0F0FC0F5F80E3E00F7C7083A3),
    .INIT_61(256'h0FF07C2FC14FC0E0FC0F8F40FE907F481BF00BF0B03F81EF0E0BF811F80F4B41),
    .INIT_62(256'hD06EA907F03C3F02F740FF242FC057F0C1FC0F3F098BC01FD0D0FF093F0783F0),
    .INIT_63(256'hF01EB80BFC07FC02FF00FE01BF802FD07FC083F03CF80BBC1C7E039F291FC067),
    .INIT_64(256'hCFC0FF003FC02FF01FF00BF406F807FC03BE01FF00FE00FF80BFC01FD03BD01F),
    .INIT_65(256'h02FF00FF407F80F1E07FC03FC02DF03DBC0FB02BF00FF406FD00FC03FF00FF00),
    .INIT_66(256'h0EF434F835B82F203FA00FF80FE40F3C07DE07E81F8E07F403FC07D303FE00FC),
    .INIT_67(256'hBF40BF00FF40FF80BF803EC0AFC0BF410FC07BC0BFD03FC053F02FF047F052F8),
    .INIT_68(256'hBC1C7C0F6E0A7D067C0F5F03E80E740FFC03FC02FC03EF01AF03FF017F0083A3),
    .INIT_69(256'hFC01FC0FCF01FF00FF01FC03AF01FE01BF00FF00FF80F8745F50F864FC09FD08),
    .INIT_6A(256'hFE01FE052F40FF00FF841F91D2E15F0BAE00FC03FF82FC00FD03D781EB81FC03),
    .INIT_6B(256'hBE01FC303ED07D50BF079E0F81F81F46D2E15F40F7C03F40FF40FF007F40FF01),
    .INIT_6C(256'hF00FF40FF00BF00FF00FF01FF01FF01FC092F03F5E43F141FE03F483C7C1F078),
    .INIT_6D(256'hD1F90BC3E0BF01FD00FF42FE003F00FF403FC02FF03F80FD280BF80FF00FF403),
    .INIT_6E(256'hC01FE01FE607F02F0D0FC07DF41FC00FD03FE01FF00FD00FF03D3F038F06E574),
    .INIT_6F(256'hF40FBC06CF82E3C1E1F0B47780FAC0FF403F00FF00BFC0AF807FC02FF03F806F),
    .INIT_70(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_71(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_72(256'h163968D5A33F537777AD7FFDAC6EFCC5A8A3C0437777AD7FFDAC6EFC62780342),
    .INIT_73(256'h0FF00BF803FD00FF81C3F03D7F407F007F40B7E43C3D1D0FCB0783E5C544C463),
    .INIT_74(256'hFC10FF406FB00FE830FD0B43F842FC03D7D0F0F8383FC01FC03EF806FF082FD0),
    .INIT_75(256'hFC03F515B51FD01FF016FC01FD61C2FD019EE05FE02F92A952FC02FF002FC0BA),
    .INIT_76(256'h3E3C3A38363432302E2C2A28262422201E1C1A18161412100E0C0A0806040200),
    .INIT_77(256'h020406080A0C0E10121416181A1C1E20222426282A2C2E30323436383A3C3E40),
    .INIT_78(256'h5D5A5754514E4B4845423F3C393633302D2A2724211E1B1815120F0C09060300),
    .INIT_79(256'h0306090C0F1215181B1E2124272A2D303336393C3F4245484B4E5154575A5D60),
    .INIT_7A(256'hC540E45F163968D5A3C0437777AD7FFDAC6EFCC5A8A33F537777AD7FFDAC6EFC),
    .INIT_7B(256'h1EA55AAA1A596D556E515FA42AB807F903FD10AF80FAA07E516BC17A915F83E5),
    .INIT_7C(256'h45AE5476A566962E564EA5647E4A5A6A929E46E15E6559E50FA546B952B565B8),
    .INIT_7D(256'h6955BA42EA54FD05BE05B953A5696D0BD457A94B91E5A59A55B907E1D1F825EA),
    .INIT_7E(256'h9B96918C87827D78736E69645F5A55504B46413C37322D28231E19140F0A0500),
    .INIT_7F(256'h050A0F14191E23282D32373C41464B50555A5F64696E73787D82878C91969B9F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .I2(ena),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized38
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_01(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_02(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_03(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_04(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_05(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_06(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_07(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_08(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_09(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0A(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0B(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0C(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0D(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0E(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0F(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_10(256'h6655559599999959666666565565556666666666665655555500000000000000),
    .INIT_11(256'h9995999999595695555566666666566659595696595959595959596666666665),
    .INIT_12(256'h66934D9595965966969966666656595696A69999555666969959599999999999),
    .INIT_13(256'h594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965),
    .INIT_14(256'h26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59),
    .INIT_15(256'h595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36),
    .INIT_16(256'h5999995599D99499659A55536696995966565666666696599699995966999999),
    .INIT_17(256'hD364564D9A55656659666695595996655699998D995999999565665599995599),
    .INIT_18(256'hE42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600),
    .INIT_19(256'hDCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46),
    .INIT_1A(256'h83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1),
    .INIT_1B(256'hE08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0),
    .INIT_1C(256'h07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78),
    .INIT_1D(256'h1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087),
    .INIT_1E(256'hF8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F),
    .INIT_1F(256'h8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C),
    .INIT_20(256'h83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200),
    .INIT_21(256'h033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0),
    .INIT_22(256'hE0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3),
    .INIT_23(256'h980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78),
    .INIT_24(256'h0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971),
    .INIT_25(256'h1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E),
    .INIT_26(256'h38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771),
    .INIT_27(256'hF8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF),
    .INIT_28(256'h133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F),
    .INIT_29(256'hCCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286),
    .INIT_2A(256'h1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927),
    .INIT_2B(256'hE61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88),
    .INIT_2C(256'hC6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907),
    .INIT_2D(256'h7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B),
    .INIT_2E(256'h64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E),
    .INIT_2F(256'hE02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359),
    .INIT_30(256'hA4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000),
    .INIT_31(256'h98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799),
    .INIT_32(256'h32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4),
    .INIT_33(256'h66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373),
    .INIT_34(256'hF9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662),
    .INIT_35(256'h89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C),
    .INIT_36(256'hF8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E),
    .INIT_37(256'h1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F),
    .INIT_38(256'h2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F),
    .INIT_39(256'hCC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333),
    .INIT_3A(256'hE3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67),
    .INIT_3B(256'h1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878),
    .INIT_3C(256'hE10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27),
    .INIT_3D(256'h94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98),
    .INIT_3E(256'h5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5),
    .INIT_3F(256'h30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A),
    .INIT_40(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_41(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_42(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_43(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_44(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_45(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_46(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_47(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_48(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_49(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_4A(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_4B(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_4C(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_4D(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_4E(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_4F(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_50(256'h6655559599999959666666565565556666666666665655555500000000000000),
    .INIT_51(256'h9995999999595695555566666666566659595696595959595959596666666665),
    .INIT_52(256'h66934D9595965966969966666656595696A69999555666969959599999999999),
    .INIT_53(256'h594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965),
    .INIT_54(256'h26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59),
    .INIT_55(256'h595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36),
    .INIT_56(256'h5999995599D99499659A55536696995966565666666696599699995966999999),
    .INIT_57(256'hD364564D9A55656659666695595996655699998D995999999565665599995599),
    .INIT_58(256'hE42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600),
    .INIT_59(256'hDCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46),
    .INIT_5A(256'h83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1),
    .INIT_5B(256'hE08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0),
    .INIT_5C(256'h07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78),
    .INIT_5D(256'h1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087),
    .INIT_5E(256'hF8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F),
    .INIT_5F(256'h8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C),
    .INIT_60(256'h83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200),
    .INIT_61(256'h033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0),
    .INIT_62(256'hE0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3),
    .INIT_63(256'h980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78),
    .INIT_64(256'h0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971),
    .INIT_65(256'h1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E),
    .INIT_66(256'h38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771),
    .INIT_67(256'hF8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF),
    .INIT_68(256'h133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F),
    .INIT_69(256'hCCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286),
    .INIT_6A(256'h1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927),
    .INIT_6B(256'hE61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88),
    .INIT_6C(256'hC6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907),
    .INIT_6D(256'h7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B),
    .INIT_6E(256'h64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E),
    .INIT_6F(256'hE02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359),
    .INIT_70(256'hA4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000),
    .INIT_71(256'h98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799),
    .INIT_72(256'h32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4),
    .INIT_73(256'h66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373),
    .INIT_74(256'hF9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662),
    .INIT_75(256'h89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C),
    .INIT_76(256'hF8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E),
    .INIT_77(256'h1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F),
    .INIT_78(256'h2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F),
    .INIT_79(256'hCC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333),
    .INIT_7A(256'hE3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67),
    .INIT_7B(256'h1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878),
    .INIT_7C(256'hE10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27),
    .INIT_7D(256'h94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98),
    .INIT_7E(256'h5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5),
    .INIT_7F(256'h30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized39
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_01(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_02(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_03(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_04(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_05(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_06(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_07(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_08(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_09(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0A(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0B(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_0C(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0D(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0E(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_0F(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_10(256'h6655559599999959666666565565556666666666665655555500000000000000),
    .INIT_11(256'h9995999999595695555566666666566659595696595959595959596666666665),
    .INIT_12(256'h66934D9595965966969966666656595696A69999555666969959599999999999),
    .INIT_13(256'h594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965),
    .INIT_14(256'h26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59),
    .INIT_15(256'h595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36),
    .INIT_16(256'h5999995599D99499659A55536696995966565666666696599699995966999999),
    .INIT_17(256'hD364564D9A55656659666695595996655699998D995999999565665599995599),
    .INIT_18(256'hE42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600),
    .INIT_19(256'hDCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46),
    .INIT_1A(256'h83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1),
    .INIT_1B(256'hE08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0),
    .INIT_1C(256'h07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78),
    .INIT_1D(256'h1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087),
    .INIT_1E(256'hF8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F),
    .INIT_1F(256'h8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C),
    .INIT_20(256'h83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200),
    .INIT_21(256'h033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0),
    .INIT_22(256'hE0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3),
    .INIT_23(256'h980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78),
    .INIT_24(256'h0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971),
    .INIT_25(256'h1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E),
    .INIT_26(256'h38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771),
    .INIT_27(256'hF8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF),
    .INIT_28(256'h133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F),
    .INIT_29(256'hCCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286),
    .INIT_2A(256'h1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927),
    .INIT_2B(256'hE61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88),
    .INIT_2C(256'hC6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907),
    .INIT_2D(256'h7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B),
    .INIT_2E(256'h64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E),
    .INIT_2F(256'hE02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359),
    .INIT_30(256'hA4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000),
    .INIT_31(256'h98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799),
    .INIT_32(256'h32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4),
    .INIT_33(256'h66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373),
    .INIT_34(256'hF9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662),
    .INIT_35(256'h89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C),
    .INIT_36(256'hF8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E),
    .INIT_37(256'h1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F),
    .INIT_38(256'h2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F),
    .INIT_39(256'hCC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333),
    .INIT_3A(256'hE3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67),
    .INIT_3B(256'h1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878),
    .INIT_3C(256'hE10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27),
    .INIT_3D(256'h94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98),
    .INIT_3E(256'h5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5),
    .INIT_3F(256'h30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A),
    .INIT_40(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_41(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_42(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_43(256'hE1E1581A1E1E0E1E1E0F0F9E4EDCD1F1F0E2E0E1E1E1D1387A3C7C38F8F0F0C0),
    .INIT_44(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_45(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_46(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_47(256'h63E6E0E1E4B86678787878F8707878CC70787C6CEC38787C38DC0C278F3E0E1E),
    .INIT_48(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_49(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_4A(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_4B(256'h334E1C73EC38E3F0918B630E1E393ECC78E2E0191F671C3C7370E5C69313471E),
    .INIT_4C(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_4D(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_4E(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_4F(256'h3333CD944D55D534334D35334D554D8D35554DD5343333538D5553D3E4E4E2E4),
    .INIT_50(256'h6655559599999959666666565565556666666666665655555500000000000000),
    .INIT_51(256'h9995999999595695555566666666566659595696595959595959596666666665),
    .INIT_52(256'h66934D9595965966969966666656595696A69999555666969959599999999999),
    .INIT_53(256'h594D4B4D63A6666A6966E6E44CCDE464595A695A5A565A595639395959669965),
    .INIT_54(256'h26269B6A4A4DCE563635D56466A6A665D64C4DCD8A8D8E252797363636569A59),
    .INIT_55(256'h595535566666666656594DD34C959565966595654692CADDDDCB228988CCDD36),
    .INIT_56(256'h5999995599D99499659A55536696995966565666666696599699995966999999),
    .INIT_57(256'hD364564D9A55656659666695595996655699998D995999999565665599995599),
    .INIT_58(256'hE42531BB44DD89E495485E92E425493D93C91D33DD54A94D4E9A5399564E6600),
    .INIT_59(256'hDCE8988D9E6C61271B7AA921CF4CE16A127616616745D855845D45E465445E46),
    .INIT_5A(256'h83237F70F007077F70F00707FFA0C01F0CFEC1E01F02FF01E21F81FD09EC47C1),
    .INIT_5B(256'hE08707FEF0801F1EF8C3033F3CF083077FF0C00F8EFCE0213F1CF2C3833F38F0),
    .INIT_5C(256'h07FCF0803F1EE0C3277CF8C00F1EF8C3033F3CE08F07FCF0C00F1EF8E1033F78),
    .INIT_5D(256'h1EF0C313FC78801F1FF0C3137CF8801F0FF0E10B3E7CC00F0FFCE1013F3CF087),
    .INIT_5E(256'hF8C00F1FF8E1013F3CE0870FFCF0013F1EE0C3277CF0841F1EF0C307FCF8C00F),
    .INIT_5F(256'h8707FCF0881F1EF0E1033F78E08F07F8F0091F1EF08707FCF0811F1EF0C3137C),
    .INIT_60(256'h83073F78F0870DFCF0C00F1EF8E1831F38E18707FEF0801F1EF8E1033F38E200),
    .INIT_61(256'h033F3CE087077E78E207077EF8C0070FFCF0C40F1EFCE0811F9CF8C1033F3CF0),
    .INIT_62(256'hE0C7053E78E4C3213F3CE2C3063F2CE2C3223F2CF0C3033F3CF0C3033F3CF0C3),
    .INIT_63(256'h980F877C38E487233E3CF2C1831F0EF961811F87FC70C80F0B7E38E487057E78),
    .INIT_64(256'h0EF1E1980F877C1CE6C3111F0EF971880F477C38E687213E5CF0C3811F0EF971),
    .INIT_65(256'h1CC6E3711C8FE1781CC7C3311EC7F0718C87233E1EE2E3808F47FC38C887233E),
    .INIT_66(256'h38788D83271E1EE3F01A87C7383CC7C1751E8E79709CC7631C1EC7F11887C771),
    .INIT_67(256'hF8C3C10F0EFE70F08B811F1CFC71E007871F3CFCE0E007077F387CE2E0330EAF),
    .INIT_68(256'h133B5CFC61E087033F0EFC61E287831F1CBC71E00F073F1CFCC1C10F073F380F),
    .INIT_69(256'hCCB871C78C3B66CC3871C68D1B07EEB871E3C03927FC38708E191F4E9C71E286),
    .INIT_6A(256'h1D276E9CB87362CC1973C69C3972C6883B67CC1971E7883963CCB871E7C03927),
    .INIT_6B(256'hE61DD83B62EE88FC01FB83C48E993B62E7889D13734EC41B31768E9C3963CE88),
    .INIT_6C(256'hC6CE817707EE0D786FC07B03FE04DC3760DF807B03E70D9C37B0EFC0BC837907),
    .INIT_6D(256'h7216399999ED24BB6126FB6432D36467CE38E624CBD8652637865D03BB133C3B),
    .INIT_6E(256'h64E6CC31CBCC383333E34CB1999991DD9C9871A639663666336666967332334E),
    .INIT_6F(256'hE02C66E698339999999399E98C33CD668C9DC9CC9CC9CC1CCB8C338B99339359),
    .INIT_70(256'hA4B96D8C325B9BC998DD4C62B2AD2965B6CD2469B6A68CD99A654C35AB000000),
    .INIT_71(256'h98D92622F69C1953EE998999EB4688D9B544D4EE99286A7725C976574464B799),
    .INIT_72(256'h32A6376764E6CC14E9CD8591B325227A76C6C4763126797685C8393393F66EC4),
    .INIT_73(256'h66EAF6C4CC99CC94BB33326766C6CCCE98999331B3EE86C99919339B9D42B373),
    .INIT_74(256'hF9A433E19C91B33133E92766B6600D393B63336613B99DB033134BB44F317662),
    .INIT_75(256'h89931333EEC4D9C88C67624E9C98EEC6D84933B819332736E5EC989D91336E4C),
    .INIT_76(256'hF8C3860F7CC60D1EE1991B7CD067ECE4C13C53264FC8336376467166CD9E619E),
    .INIT_77(256'h1B1EF871E181173E3CF0C2850BDCB8B183372EE4C08F1B1EF0C30D0FFCC2070F),
    .INIT_78(256'h2F4CF83871E0C68D0737EED830E363831F332ED8B8E1C18D1B1EDCB8E1C18D0F),
    .INIT_79(256'hCC1ECE9C39D83873B863F270E2CCC1CD39831B670E6E9C1CBC7172E28E8D8333),
    .INIT_7A(256'hE3C4E18E19871B270E67CE1CCC3971B871E670E38CC3CC19C71937861B671C67),
    .INIT_7B(256'h1EBC71E2C119171EDC78F0E1860B0F36DE38B8F1F0E08C9D833B661EDC3C7878),
    .INIT_7C(256'hE10B275C70E389439E71E3C0374E3CF0C689077E9C70E289070FFC78F0C09B27),
    .INIT_7D(256'h94843B8D32897B46B1E01D931CF18E135378C30D333E61E604DF387182379E98),
    .INIT_7E(256'h5B119134EF2CC298F66EC69864EF3642217BCF62149A6F4E2272AE674CE29CC5),
    .INIT_7F(256'h30B5AD652A2535B799AA143577562A2559CF4A3249DADD469224E7B64924D17A),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized4
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8559CAA8C006428CD5450E284029F670D4337FFFFFFFFFFF8DF94D0A08080AAD),
    .INIT_01(256'h155FFE1548A408FFBC8E6B669B843800946E431C71C70C30C3D19323B4880CE1),
    .INIT_02(256'h442A7485455180005AD96CFECD3DF7FD6F80161D3FF42FED40016DD3FF56FF54),
    .INIT_03(256'h0EA29380A4A84257C1DFF50E4E4649414205012069066641D180A0B6D4AAB11A),
    .INIT_04(256'h00492080000108C99952494904C8E62ED247D83EA86D8B422A9FC85CC1A8E588),
    .INIT_05(256'h204FF00A3B33E4E9AF913B171A001DD0B2E8CE2003CF49409504000000000900),
    .INIT_06(256'h3AA366E45ECAD9295E0314008010429E716542CE85965C004852830812A1620C),
    .INIT_07(256'hB5A80AA80053334516CD482B4A00400802AA0CC73694F594350937771DC583A8),
    .INIT_08(256'h262262B2B3241088612ACB32BA69AD75C082C610840D80581B0069512026EEE8),
    .INIT_09(256'h0F10805294008010055497762BC0652801002080F2204268CC7E84201944A242),
    .INIT_0A(256'h85434308945262891D795428222DB6DB6CCC2286108E5BB90A242B12A468B6FE),
    .INIT_0B(256'h1DE7E90CA0730D18569EA47222638E8C2B4B5239823088A8623854282AC24823),
    .INIT_0C(256'h04CEA67F73EDDB8499B98F91FA417BFFCF60C993CA31325D126675C4D01CE3E2),
    .INIT_0D(256'h908060A2A101392113A8A0CE43E67E905FFFCF665C9C4C8946AD7AF11AED1BBC),
    .INIT_0E(256'h0C2250BAA74E9D417AA14210A54360301CD5058E5C458D2670445CE18D3B0014),
    .INIT_0F(256'h23FFB3FFB3FD6D63B7B58516DB50375F3670A0014A73505A59CD416B7833492D),
    .INIT_10(256'h9BEDF6CE4C82456019368140686610DA042110421029177DE117D85951080149),
    .INIT_11(256'h8FC7ED86B7C716C3DFEA7CFECFDBF744F0F874B73578F0B9C7B410016333732A),
    .INIT_12(256'h0D955F6DF6C65C826451FFF7FB30A6D1225AF59695D055826C804D6E67FD9BF6),
    .INIT_13(256'hDB6D77EE67FFE3330E1EFBFE1EB695FA77EBFB7DBFE845EBE8F7F1A9A69780D8),
    .INIT_14(256'hFEF51F3C5F1FF2EC2BAB0BB4ABEDBEDACF905C8A2B1987378927E3ED1E54D411),
    .INIT_15(256'h727F277EF7F7999E7FEFD9FEFDBCF6FCF2DC7BE532B796F34D3733A69DF7B95F),
    .INIT_16(256'h969289E6ECC342000200D0185DA66C96950E51DB6D3BBB67BFB737BEFF7FF540),
    .INIT_17(256'hDE1C666DF6DF926D9BFBC7FFE79F3FFFF3C992DBEFC90A45C65CCCD567E7F867),
    .INIT_18(256'h3FDA9B68547F3EBEA7F1AF4BBB8A5421CC1BC3B1BA5DDDDCCFA731BFFF6DBFC7),
    .INIT_19(256'h0B6D6D8FA194B943CA582B3A3FBEF8DB1E5042858FEDBFED0A16802290554290),
    .INIT_1A(256'h55E1E347975AFE353A7FFDD63F9740D602624243312D0A68FFCD8915B46D1B0D),
    .INIT_1B(256'h69524F28FBAA9C6E67FB668DF1448CCED45F8D8EDFB66DBBAE5DB3F3100959F5),
    .INIT_1C(256'h6EEDDE6ECDB86B77FCEEC8816192F9F8219B99D0F066742CFFFD2DADFDF719CB),
    .INIT_1D(256'h53C798E39E38E3CF1E47D6CECEAECE4B63796C2F6AA5BA8DBBECDB3F6DC580C6),
    .INIT_1E(256'h92AB12B493281483210B303967842AAD049CEA4445D3B5C67B53896D40C75A81),
    .INIT_1F(256'h4B1CF3C36551B2BC224B2A2AB529DC89C1B19C122694A860DAE91F35FBD6EC35),
    .INIT_20(256'hB6D20F1B10BC707247A404458A1866B06366B66346B46346B463141B4015171C),
    .INIT_21(256'hA2A03DF0BB7D9986D97D4599A34B634F62510F0FC41752B895D4A2750DB6F105),
    .INIT_22(256'h00F7D6B84310163214A5942840DA7003D0D0F4027C772A309AA860A0ABBD7A02),
    .INIT_23(256'h128B2490EC20682B44497879CFA0509150354A0A0204626C36903C36C59711A4),
    .INIT_24(256'hFF1C1D1A325919059256714E6A715BB4CEB589CC649841888E7E5EAF4840238E),
    .INIT_25(256'h50405F58414A217D12941035D0D70906D89B3D1AA011AC1771783380A2011C16),
    .INIT_26(256'h824485C5257F6BB74A1B50242A2560102B78D8D4C591A252320CA806A0A3DD6B),
    .INIT_27(256'hB7FF97FD6A56D99FB9DD47DE60FF5CAC8F31D2AA816A27518E1C9EBC0D18640C),
    .INIT_28(256'hA6E9D3AB80A0A4208C69BC2D225CA94A528924AD0CC8530A5524CCD3991C6BD4),
    .INIT_29(256'h0518557B2A402A7D951227121FABE1FA3E0A0B4A04F210C26BAAB2C34349199D),
    .INIT_2A(256'h000F055700006A37008800290269015F00C7170A0006A3EF03BA03290003045A),
    .INIT_2B(256'h0000000000000000000000000000000000028A9200444C646064044A0412010A),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'h1100889988998899444444444444000000000000444444000000000000366662),
    .INIT_31(256'hC000FFFF000000000000000000000000BBAABBAABBAA22222222222211000011),
    .INIT_32(256'h3DF0F83C3C1E1E1E1C3C78738E38E71CC633999B36494AD2D2ACC3F01FE003FF),
    .INIT_33(256'h55555BF01F83F03F07C0F83E0F83C1E0F0E1E3C38F1C718C6666D2D2482C0562),
    .INIT_34(256'hFFF2F803FE00FF803FC01FE01FC03F80FE07F03F03F07C1F0787870E3989AA55),
    .INIT_35(256'h871C0E730FFE38C0000001FFF0001F1FFC01F866383FFFFE00000007E32D83FF),
    .INIT_36(256'h15401545B6BC50AFAFFFAFB2F3C0FF007871C70F07FC0F1C3C0FC03C79E0F01F),
    .INIT_37(256'h8785A0CC20390EB48DC2000083E08000A0E82000284B0800021BD2000384D000),
    .INIT_38(256'h87AA1CE879A5C697AA5EA978A1C2A006BF200D6D8433DB746FF0E5C69D73091B),
    .INIT_39(256'hDCC783E0F19CE731E0F83C6739CC783E0F19CE731E0F83C6739CC783E0F19CE3),
    .INIT_3A(256'h0000000000007FFFFE0007FFC00F00FFC07FFC07F81F80F03F0787C1E1F0F878),
    .INIT_3B(256'h55AAAAAAAAAAAAAAAC3C1F07E0C3E03E03F03F007E01EFF801FFC0FF00003FFC),
    .INIT_3C(256'h540000000377EEEAAA33006677777EEEEFFFEEEEEEE7777777F777777EEEEEEE),
    .INIT_3D(256'h3D09412E097737008300028482081DD50A9414C0115E666666EEEEEEEEEEEEEE),
    .INIT_3E(256'h02BE00AA702A817FFEF6E933797F84825F8907A1E1E1E1C3C3C3C3878787870B),
    .INIT_3F(256'h5555555556519BB82686B9DB0A3F41D003BD024552AED985A6BA0504A234D4F8),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h64CD7AA0321732A0970209D47C12852A20337FC2201005A0CE280D0808080A59),
    .INIT_01(256'h61A22945D012801A08E3214A49695640A37221084210843A007959A257C6271C),
    .INIT_02(256'hA811FF785C8105DC3962769019D1158E1630B8481B0E007A985E804EA6E54618),
    .INIT_03(256'h214113304050733594234234317F3E1D484A3DD68A0A4616DA95562357155D94),
    .INIT_04(256'h8872CA10235161E41EF92F87D6828280156C20851A412121A428813678D74688),
    .INIT_05(256'h4553F91F822B5462F9588A91C9785DFA89A4C928408744482A419991F150A154),
    .INIT_06(256'h001181B0420E70064F8A89CFE7F4CCDB239FBEEB50AC4BD10112A63B05DB1456),
    .INIT_07(256'h48849247070A421B0DE41F0B51721BB09D14081A90295AF402C0FC0511BD1146),
    .INIT_08(256'h5B27A18E90FF5C34AC212CA8193A88290EC0CD42CAF0D9224411000384D59D41),
    .INIT_09(256'h119C46C31B5924014A1001451540C64E740BD380891614A01A0C29403605D0C1),
    .INIT_0A(256'h094148ED6A312272D5E0B20F9E42AB0F0A84B43A338C38C30D06D86368615080),
    .INIT_0B(256'h5D1DD5A34021D9332003301A21A41C06093DA0892739CE1491A313862201645C),
    .INIT_0C(256'hD863270560A815E05C27752738AE126E91AA1420F5930E02168A20A8A50521A8),
    .INIT_0D(256'h0546C258C107116582F338188C25C2862902A9178790FDF01957150028048486),
    .INIT_0E(256'h061D9C19A02014279010B193A4679891202808058C64DC730956085CE4E69240),
    .INIT_0F(256'h2A001FD464AB914A37D54F1D17DA114FE1031905B8F3B699B3493C1C9A39230F),
    .INIT_10(256'hEEEE7210B3C1E11893B47A69D119DB000254B348594B007024ED19DB0328AC1E),
    .INIT_11(256'h284390FF7FD904C62C5A3D184224AC50C420CE5A966689424A0160A1628EEEE6),
    .INIT_12(256'h30ACB543C3A0106AD4283042852BA8A57396EBEFFC4D0F93A5027C0050330723),
    .INIT_13(256'h24BC3CE7F02849212901890E0D638111921C61829540C2B06A92430CC5588550),
    .INIT_14(256'h888E7F5EAB4860238E928B6490EDB1C14A20F50194A4E1AE84B8492FD03415A2),
    .INIT_15(256'h8CC06B8BC18C84601181EFF141912235999051254716F6B7952B4EEA52D9E741),
    .INIT_16(256'h4AB23422F8A1C4545A3196280000000953BD4209AD34438FFD40003871426511),
    .INIT_17(256'h1090A252A7FCA201629102E215B84168397504869DA215290B0CD1D1B4000B42),
    .INIT_18(256'h6AB44BD008D68ED01AB0100F0096D0E84240A02028A199215054EF0202100904),
    .INIT_19(256'h456F4BD628BD4D3EBEC936F61FB7FBE9FD8289A02B90050E049252A2C8C0B4C4),
    .INIT_1A(256'hA4BA51D42A54A8781B3CD4B31A80CECEED411B753BC9F7C14C68289512A0AD04),
    .INIT_1B(256'h4EF7376FA8D331F3A6048496A4B6D40C100170DA41494A0A5056AA58ED5A9152),
    .INIT_1C(256'h072B5000CAA027E905895C507894E5065487A507742D8BC5763A84694CD6A9C3),
    .INIT_1D(256'h0CB2A55BD0418C55ED0180000A4EA94A123215CE94999334F7CE3D4A0474077C),
    .INIT_1E(256'hFE9DE7343CFBCAD4A1118618AA8E8068095A1A874510A00EB601D300020C196B),
    .INIT_1F(256'hFE9E6603955BE089E62A0DBBA1587E5A448C925400012A0108F56F53EB5BD409),
    .INIT_20(256'h351B60663FF6EABDB063F4BC357623FA6E1F5F0AC4B03FFF3B3B837CE5F7FCF4),
    .INIT_21(256'hF0B4220410D9BF7FD874841400018E0508E9632CE5B509E1346C12D0C20DF2BE),
    .INIT_22(256'hD602187002E04080ADB57AF96014C554147FD57F7C2152504C13E3000F0222BA),
    .INIT_23(256'hB993CF6BDFB48887FBF7DB7DF2610152B2C2158204AAA2A56879926B60F4B0C1),
    .INIT_24(256'hB1CDB408801B867800F85CF3A173CE8B2744DB972A9919D890506F2016EBFFBF),
    .INIT_25(256'h4B765BEFE623ACB30BA9F8F7251288CCDCE2F1EBAF677969D32346C6C0FF7FDE),
    .INIT_26(256'h617700CE809050411402480068501B4B0E0C60B0E0F515A10024011C0A3DD1AC),
    .INIT_27(256'h7B3011320088FFFFF800E6409204280090A1A810701E0381354668ABF3BFB397),
    .INIT_28(256'h52826406194112866406194132866402000D28111D3981075B7D226C215CA177),
    .INIT_29(256'h040681A926BF54312287942475FF8190CA118D2961D004AC59F30C59F3D0C80C),
    .INIT_2A(256'h0482003485502029A16018D755052947EA15C63A42901870D7FD8BAD08543D5E),
    .INIT_2B(256'hA54B0475A612BAE1485069C358A1E8F020509704F541565827A814D945088EC1),
    .INIT_2C(256'hEC078DD3A1C0A0E1510CCB0CA346E463082027C0100543B688808C4684228468),
    .INIT_2D(256'h0837E2BC7A86B8301DB6EE26620C0C00107C600B6A31213299BF740CA54F67A1),
    .INIT_2E(256'h24D7CEAB4A79F811BDDD6541BF4480B4E87DB182E731FFE9FFB00EFD31AC59E0),
    .INIT_2F(256'h3BFF2510E209BE7435603FA3B43FA03F000D2F86973AD5A3C1DEEC24A8C941FF),
    .INIT_30(256'h614B23BD52D356AD0043A140865A5B4C3C3D22A538E351A1703D063C50EB4679),
    .INIT_31(256'h0A165859058823000016040BC10084A0204205A14110963190F00A03C028140E),
    .INIT_32(256'hE5F0E9C3D3D5D429423A8FE878A695D0CDDCF85685A53C52D8FB5E10D2C7C2C4),
    .INIT_33(256'hEF3F3E8FDEE7FE55FFE1E0FE6A53BC85A9DEE3D518BDE461E1DD53C42B879B98),
    .INIT_34(256'hDE244EFFFBBB8568359C37CE3EDE41445B19FFDFEDCDBE6CD445B777BFF79EEE),
    .INIT_35(256'h0041F040405074106014258404010DE90401C26000000000924001AFD69F77EF),
    .INIT_36(256'h5F8907A3B211B859E84A09704BB9BBB5E2857D79E6F715555555555555556102),
    .INIT_37(256'h3C3D024552AED985A6BA0504A034D4F802BE00AA702A81003EF6E933797F8482),
    .INIT_38(256'h3F8C30843802FC1FF8120AA02888B2A20AA02C88BF6DBC8019C4108000001C3C),
    .INIT_39(256'hDC18DD98ECCD480000010C82A80B222C0AA88322A40AA80B22A5218634863086),
    .INIT_3A(256'h000001B8C77BDC53C1C18001E01FE00002888800A5C40A00405CA88909DD89EC),
    .INIT_3B(256'h000000000000000220DEE3B8C77B8EFEEBBBE086318C62108421000000000000),
    .INIT_3C(256'h55618C7718C6318C6318C6318C630000084210056B5AD6B50C6018C631884200),
    .INIT_3D(256'h001731111010008D00001000040808EDE617F73239C8094D8E96F67271E901D5),
    .INIT_3E(256'h244473C6E3DF3A4B29459EC844441A9F2B280066600660060888800009E03345),
    .INIT_3F(256'h04221080000000000164737700000000000000000000000000A6190D2A5B3693),
    .INIT_40(256'h91457A25577AD6855FAD0850A024E29945409506C48A947B14EF0BDC9422DB98),
    .INIT_41(256'h5AC398120C79E830328EAC5FD90C44029867560EEA181CD58BFB2682061A8B32),
    .INIT_42(256'h564B2A36A550911CCD670A452305A0146680172E383BD4054021446075AC1347),
    .INIT_43(256'hC088D29230FA061A3E113272E12F2EA50D8A247052305129252C24402090D487),
    .INIT_44(256'h2410888A5CA8285A4789128655555E0A2F9B180220483AB35608CA22535ABBC0),
    .INIT_45(256'hA7550C650DAB55572412CD6DF97B76C8C5E241544A001702644AEB40A4833BD4),
    .INIT_46(256'hA83064E25978951A6802949E486587AA21C3EAB50055211C31123B8668BE3BCE),
    .INIT_47(256'h17844994F7E8489920A466A4A14DAB5CEBEDADDCFDEDC4F3CC4A57DD2B20A2CC),
    .INIT_48(256'hD13C73224149284E73BDE73A04E768139EC752538124C50A8B2C200D2B7E6E56),
    .INIT_49(256'h04026A9F955E5426FA425094A50E40082323DAE32C883C10FFDFF6BFF5AFFEDC),
    .INIT_4A(256'h3BB3F78EF764EFF4EFF7D5F392115214A835283590302104B434B13B5054028A),
    .INIT_4B(256'h9F7BB7CBDDE6F963C53166C104B45965B4E9166D965B65965B472146FC50DBC3),
    .INIT_4C(256'hF33CAD1A1A3C53659F9F007EFFC77C6E837CB638F1FDFED662651502BE7E7D45),
    .INIT_4D(256'hA24142464292454641FA2F46D090096480868A1746CCE3DC8D73E68ABE3C66A9),
    .INIT_4E(256'h8ED2A902941485314940EBBA8326514149A828190A2347885F65312280942023),
    .INIT_4F(256'hE6678EDEFF5D5BEB9AB7F6668B9AB7F7356DEE3BC2E01D3B3C0210A231DB1D34),
    .INIT_50(256'hD17A52677DCE3B99E2E7654B3427C515DEFFB33A6B449FF95CCF62C7F20EEFB8),
    .INIT_51(256'hD4E7D4FF5A99E3A05DA5969474BE3E839FF7FFA7FCEFA87BE77CB7F15BE0F7E7),
    .INIT_52(256'h8BFFDDFF7FF63FADCB0995E6EF67244BCE733FB7B79E048014D6914BF9F9DEFC),
    .INIT_53(256'h124202F5BD6A925C0A02BB9F3CF908FF5FE62E5C994C120F293766F0E87CA393),
    .INIT_54(256'h40244D7233EF9755412D10685399F1E75F4040F10EE3B0F0B0A9A7622093DEB5),
    .INIT_55(256'hE96727395115CF5A49586F71606D3B3C5270AC114E06283A00021678954CDA88),
    .INIT_56(256'h65A4CB5873ADF99976250CE4896953A48B84C2509391659080BEB2108F59D2FE),
    .INIT_57(256'h424011FE894B5294CBB292964A952ADD149A851BF40D224041043053050C3992),
    .INIT_58(256'h4013C5C08912244178450CB28444C5C25A508064004121004294280621A094B0),
    .INIT_59(256'h3A278E4709D1061A298B64091C29203301B9B0B1DFEF32C4A682029048024135),
    .INIT_5A(256'hD5C5A2A33CD5062C405AA980E478F38923C055A4B2D304587C8211284440A968),
    .INIT_5B(256'h117FECC0BC86C4DB2A10466CD940A6BEE88B7B004601F11A88FEDC40B53F5554),
    .INIT_5C(256'h108328371C9140506170B163EF7F6363C1AD4784F822FFD9855044000FC00F7C),
    .INIT_5D(256'h0EE43B596331E87A85D62D75C833220068000ABB26863F5AD4430D5666428010),
    .INIT_5E(256'h66410268683A554456E96A00089CC274F3894D2C0108B6B20838AA8C00000668),
    .INIT_5F(256'h000000000401DCC80012482AC10ACF54F05301016D97242852D1B242B8D14529),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized40
   (douta_array,
    clka,
    ena_array,
    addra);
  output [7:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized41
   (douta_array,
    clka,
    addra,
    ena);
  output [7:0]douta_array;
  input clka;
  input [13:0]addra;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta_array;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .I2(ena),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized5
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h49970C0E137C442A0B989784BC25E28852C2540000000003320000001961B129),
    .INIT_01(256'hD5F56A78F6C6B5A96A5892222222030104BD860FC8907460A5128000008202CE),
    .INIT_02(256'h2DD7F2DE4655BB805301BE02239A08812CB2766118C46631EDB48622A2BAB116),
    .INIT_03(256'h0CB864C804496690610CE177761304D34522D00DFD55B1B2F599E9621AA96F27),
    .INIT_04(256'h0000000000000000000000000000000000000000000000008040140100009970),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h28C8B060A2159240B2418804E554D0812816542889D5AD0D30CD049292998911),
    .INIT_01(256'h618AA044B482A0A8E2C03C21016D2B10EE63294A5294A5B204C945826C9EA65D),
    .INIT_02(256'h0A11EE3659B044CC9172649018C05109520A982A016A804039200120947006D8),
    .INIT_03(256'h4CD9155A42444551132C164615378204224E3D42130388494AE6A561746A22E6),
    .INIT_04(256'h2A468B0A4612D208718ACA421CAD22722E0F0111F1A90B8784812C020C08AE70),
    .INIT_05(256'hC19984C549208159A00A08604F3499F891470C4C285398E29BA0C452FD8092AB),
    .INIT_06(256'hE200C956085809D043482055F34710802957D589D0A8C8204468C80B0353C00F),
    .INIT_07(256'h47204032774E5CAD052A0D1F5DA0ABB40912081400D191D0A00305441D8EAFBA),
    .INIT_08(256'hADA9783D538A693437EF0424915281B80C8EC464C222240812577FAE5799A4D0),
    .INIT_09(256'hA10852C312649AA462D4847CCC68C76C0C6B0301215611A22A0C23455B85657F),
    .INIT_0A(256'h12FB9B8016AFEB9EC12308A901BA66D9FE62915C210930C30C53D8624D2B16A4),
    .INIT_0B(256'h000811C96E0663D852D4122B90BC11BF782F3B804A526E0EDBFAE547BD0FCEE0),
    .INIT_0C(256'h91762C1345C95372C96FEC8230B7026338B8A4C639742C4E8D6DB28D13669569),
    .INIT_0D(256'h060E4A502183091052B8B8DC4E0177EFA551E046E45481C645485522A2ED42F2),
    .INIT_0E(256'h860BC981C44C4A16C4CC8F1A06D0D48F1A1D3E8581E4C274CE49871E22392263),
    .INIT_0F(256'h468E33191B03186DA383344B365015800D035801A8339882302C75EE4C1D1822),
    .INIT_10(256'hA3B222AD8830B423422F48DA100B4352AD8C548A991A3C4185A18B430591E08E),
    .INIT_11(256'h86539DCEF39C83088B4334064505E013E410445A09A015A18D088889408A3B22),
    .INIT_12(256'h24AE4669E92575357CC97A5AD64AE8ADFB04A3160C470A613D4A436B0D5A3463),
    .INIT_13(256'h100A1452FC0843292D058417550DD742C0A86186145292BAACF81316C2618414),
    .INIT_14(256'h011294B20722C55E0CD04240204894690238E44980A48AE8ABA0493673E1AE73),
    .INIT_15(256'h92D46029C75025C0714168B74142804141482860B489DE5682990AE569648066),
    .INIT_16(256'hD39781DFE92138EC8CBCF5585A72F77124B9FC492F3AF4BE8258A085A9714066),
    .INIT_17(256'hD55945D45951040449B04AC058B9F4348B6B09248DC9367A4BAE045008202392),
    .INIT_18(256'h3BCE6341F6383CA414B885D4536993EE905EC9373DB9E1E1E1DC0FA082925CF5),
    .INIT_19(256'h45EF33FF06480C23DBFBE5DB4DEEBBEDFDD0EE092B04166E79934D201B91EF39),
    .INIT_1A(256'h77D9B2F8F9B30ECC5A2005A637CBC40B438789E183210ECF7E5C06104227DCC4),
    .INIT_1B(256'hC6663124F9B1186E9A460444101A547CF04060880C5171319953C62A0418428E),
    .INIT_1C(256'h538E1099692227C00D187400D1864006E465954A20244A057A5804554C0DBFFA),
    .INIT_1D(256'hBF73ED82EEC8427F34AD23A65910C9035CE050EE124F0220B8F15B560481A61C),
    .INIT_1E(256'h241DE71C1E98EFE2243965C9BA6B1921C666A279C4C4820295030B13C96A8282),
    .INIT_1F(256'h964CC22AA57BD159079B31F7EDDCFEDC20A68A1000000C63087B560593DD0122),
    .INIT_20(256'h9CED702289327FCC9062300D153667EA269C196CC3BA92691919A136BD967CF6),
    .INIT_21(256'h3194011440058EF39E65461A8C84B67093256988A24EB64289324C932B44F332),
    .INIT_22(256'hC2D6D34680649D16F597687A4D12CEA0B27DC7693D6408CD4E93A900A54E2CD6),
    .INIT_23(256'h7FB238E3E49D55523372CB64B869823BF81217EB4CF9E6845C9C94A72670B25C),
    .INIT_24(256'h3C09252A3009A49D6FB46C3191B0C65EED038C9D3252183D32CA6EA452E541EB),
    .INIT_25(256'h5B2509AF9391144BD913B386CC032AD7644644811952E53326209A5099CEF39B),
    .INIT_26(256'h2657C7A1E53C95F23E4872E70CC30F2076A5DA3D4C218712EDA44E19861C006F),
    .INIT_27(256'h911993122008CDED4426CF931070ACD0F0B4C54A769C86739F31C0664E5A2769),
    .INIT_28(256'hA2AD4428D154A2A94428D154A2A9442C2A88FAE8388C4418BFAE70C411B8918D),
    .INIT_29(256'hC8ECE222E8C39E9AAA44DF7777B6BD102918C7B46ABB38BAD38BD6AC3E6E8851),
    .INIT_2A(256'hC2E1877BF48C3DDDA39CEAD5883584349FAEA7376BDFDEEED519E8828C1C02C1),
    .INIT_2B(256'h31C0EF17DB75D6DDAF7F7BBB54E0140E461D78F7C20C418B5E11937F1AF78780),
    .INIT_2C(256'h745268C30180AC8C159EDB80A6C8E473E4076A0024854322BBCEB98CCF871C8C),
    .INIT_2D(256'h08D2C2549FE78C1804926A22364548B508E46ED7EEF765309C88FCCD3843B304),
    .INIT_2E(256'h592AA3BD8E3D6E13454474E0EC23F25DB82CB08AEFD7692FF7935E57A72E911A),
    .INIT_2F(256'h5DEF8402C0481E7EF8E4D71555CA901534C71A92073080EADD55556E7664CAA2),
    .INIT_30(256'hA64B7A133031B3249053A7C86B2E09C73F09477910417289389E2EB449634D82),
    .INIT_31(256'hC8E5144D34892550D016848D2939909698482EA93512D601194728E51CA3010A),
    .INIT_32(256'hB5D2A553D3EEECAD22AA0DA87B8211546E5CDF42A585BDCBD87B2E06DBC3DBDE),
    .INIT_33(256'hA20C7D8A47A6FA4BA66DF1F3DB56DEA7AB6F538D663AE5A7E1654BC5AC85DAAA),
    .INIT_34(256'h69029B6E9A9E322CD20A15043E55E72C6FAAD75DB4F689E470C6F995B99147B3),
    .INIT_35(256'h0002284000008A900008020400000401000000000000002400000026759F772F),
    .INIT_36(256'h3C050F681A2CD820C8B2051028888720280222228A208FFFFFFFFFFFFFFFA100),
    .INIT_37(256'h4EDF014370320200A320A10C2019050AA80C00AABA8000C01DD5F0414C1C0282),
    .INIT_38(256'h6FCC2DA42802FC1FFFFDC544C44CC55CC6C61C554F6DBE00108410AD6B0B9661),
    .INIT_39(256'hAAE63638E2AA7FFC0017FD1113E7FFD13FFFE537711113E7FFD26D856D856C85),
    .INIT_3A(256'hD6B185CC333A5A5C01C06B80FFFC17FFF600001E6D16D1667E70E2AA663E30E2),
    .INIT_3B(256'h084A129B0BDCA2116E521A2434E26B44A421415855688002A042120473B5611A),
    .INIT_3C(256'h8888D91645910D388E2434E7109AD6D4F22C0502C8B2154E02C8B539A2515451),
    .INIT_3D(256'h24011EFEF0000626800010C08001048201209208249249249249249249249288),
    .INIT_3E(256'h4C4EB4E2F5EB0F9DAD8D1288845591D3B3B0820444D54D5540001889837649F6),
    .INIT_3F(256'h18FEC6E67C1E18E602201075F663142201D2008847ECFDA050C4DA2D89153B6D),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized6
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h14700228809442A8B2040C08220576B24416543FFFFFFFFF89FE6493929989A9),
    .INIT_01(256'hD55C5455703508F71B03CB37B992108013CC678E38E38E38F395132324880C60),
    .INIT_02(256'h9A91478494540000DA4DBCDBCFE7D659268002176A03E290D8002376A02A288D),
    .INIT_03(256'h9B220124A0C813C2A5DFD32464586262E146638A6E831049E214124A57352B0B),
    .INIT_04(256'h000000000000A9EC8A3C8241D9031A0A1116581A915E27960CCC0116D584900A),
    .INIT_05(256'h2066C0801DED75743CD282551E0016B7A280842012CF49501470000000000020),
    .INIT_06(256'h28E34240D68AD06D24931400A4116697256106818D1450000A4209881BA14026),
    .INIT_07(256'hDF3248F8004A815197844D214A824008832118E2126D91508581377474C6EBE9),
    .INIT_08(256'hA00A01B0238015CF44604926675F7678E4ADEF7AD0DABA484960F8380926EE88),
    .INIT_09(256'h16521A42950480110642375424926028014822CCC40276244632242258044220),
    .INIT_0A(256'h107A63795013881007B8C0E2A524B2CB2C4534675BC7191BD88623A72F5C90A1),
    .INIT_0B(256'h79D5D310CCFD87EDE7574C03CEFEC3F6F3ABA60147D755145534C98D34B82D3C),
    .INIT_0C(256'hA446823F733D9D9C78F7677E74F9D9DD42706BE68CD93EC442223447713F617B),
    .INIT_0D(256'h28402EC7C4331A609739E46FD9FD9F3E59DD42F29D340F39C47D38B5708B163E),
    .INIT_0E(256'h9C6F4CD0A3062C40345010C61886A0131E8011CA9801884EB0011CB18A3502B2),
    .INIT_0F(256'h335D5D1111A4A432D098C93249412F53B3B41009A124F0495CB145277ABA639D),
    .INIT_10(256'hC9BCB2E8D1C026549316099DCEA332582529570836A76DA4E1DA4B9201098848),
    .INIT_11(256'hB45B3CA23C4B2BDE6BA97E5554992114A44B5435D895D2A8AD02900B71111187),
    .INIT_12(256'h0DC3CF3CB2E0C1C087657DF2CB1992E03B6EB4DAD5FC3DC64FBA47AABD7AEBBA),
    .INIT_13(256'h49251A232AA231118F384B1217A4DF92DE497FB4ADB16468AFF1B065965782D8),
    .INIT_14(256'hCA26928D42DD40AC144B01B879E7965C183800EC8988CD9601ADB1E6BB50D0E4),
    .INIT_15(256'h1332EC695FD3E95DCEAEEE896790478B6D7A4D61C8C2DFD10D1555B6D91A0F99),
    .INIT_16(256'h552D805A14D80D40077D10B8768C3A373988644925888D1988D19A3917D11D80),
    .INIT_17(256'h4606232CB2CB67242F7E9569C51A55A7A7A70E5965B398C1A464444D4796D01F),
    .INIT_18(256'h1AE8ED441C3AB3D2564EE9F888EDA6B35629A898D9575555549322D2492493A1),
    .INIT_19(256'h17B5BCD6C8B3B479C88E0C1F70DFFC49EE4462F4E9B6B535AB93D3AD9915ABDB),
    .INIT_1A(256'h5DF4C23F51D6D72E6D569D632BF5816AD555455759F325FDC37ED7187F9EA7EB),
    .INIT_1B(256'h2F0AEF2269FFD02AAB5DABD563A2C444C287408659DABCAAC6D6D93984450A93),
    .INIT_1C(256'h22A4A624473CB9921D44480A60EAA8FCA0888D407822376FC35AF6B7DD7BB88B),
    .INIT_1D(256'hDAE788A28A68A66B96F31BEFCE47CF3D679CE53279B6D3CDB8D8D19FBE83D062),
    .INIT_1E(256'h0A3F12B5130E908221355A2A57090FAD4498C388639356003C60100260E75F90),
    .INIT_1F(256'h45F7DF0E61193088C4410915770191898531BEB0FE970B75FEED5C34F95AE836),
    .INIT_20(256'h92550D3B739260FA43BC8046885AC4D04544544D44D44544544D2221C5629A06),
    .INIT_21(256'h80E13554A96588A2F13F44888769676964D94F4DA443261B30D9F3468D925085),
    .INIT_22(256'h0091454A4F02B403C212C63B5049540201D9000904A38036231C71902DA4AEE1),
    .INIT_23(256'hD04240200567C35CE6201428A7981084501F084A9206201414A8347C119AB100),
    .INIT_24(256'h8B70142805149482860B48BCE46029908E56924A3A441E011095B00722C54E0C),
    .INIT_25(256'h980E5051090239645014995D15340924FC4206684CF26A940538EA24AF871412),
    .INIT_26(256'hA2702555842F61304EA13AE182840996EB7B041CC6048D9E2088109620E3D420),
    .INIT_27(256'h1964BF2E3D635C8E8D4D9EE8754986EC2E14F28F816A251C53A262E947394920),
    .INIT_28(256'h84952A50B565460565719EAD36C6A9221CE134A68569C463C6A44462E9DFCED9),
    .INIT_29(256'h89D994682804CA3414272C0304B7776B7743CB3C606003CE7FFE08F33170888D),
    .INIT_2A(256'h014B251D000C2051018800A90467036B000533C90083089908900477004553F2),
    .INIT_2B(256'h00000000000000000000000000000000000282040000000000000DD106186039),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hBAAB23233232232300000000000000000000000000000000000000000086666A),
    .INIT_31(256'hFFFF0000000000000000000000000000ABABBABAABAB323232323232ABBABABA),
    .INIT_32(256'hDE00FFC03FE01FE01FC07F83F03F07E0F83C1E1C38718C9B64CF03FFE00003FF),
    .INIT_33(256'h55555BFFE003FFC007FF003FF003FE00FF01FC03F01F81F07878E364B0130200),
    .INIT_34(256'hFFFCFFFC0000FFFFC0001FFFE0003FFF0007FFC003FF801FF807F80FC1F1CC55),
    .INIT_35(256'h07E001F0FFFFC0C0000000000FFFFFFFFFFE00783FC00001FFFFFFF803CE03FF),
    .INIT_36(256'hEEFBBBAEE6AD00EEEEBAFFA3FC00FFFFF80FC0FF00000FE03FF00003F81FFFE0),
    .INIT_37(256'hB4012267205A08560B420000045080000115200010040800000802000000002E),
    .INIT_38(256'h83160C183060C183060C183060C180039A00011FCD005AF9269888E40C818C17),
    .INIT_39(256'hFC3F8000FE1F1F0FE0003F87C7C3F8000FE1F1F0FE0003F87C7C3F8000FE1F40),
    .INIT_3A(256'h000000003FFFFFFFFE0000003FF0FFFFC0007C0007FF800FFF007FDFE00FF807),
    .INIT_3B(256'h55FFFFFFFFFFFFFFF03FE007FF7C003FFC003FFF8001F00001FFFFFFFFFFC000),
    .INIT_3C(256'h7EA000000AAAAAAAAA2D33AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_3D(256'h191640A205111000810000F3C4DF5DD70A895E11015AAAAAAAAAAAAAAAAAAAAA),
    .INIT_3E(256'hA80C00AABA8000FFFDD5F0414C1C02823C050F601FE01EC03FC03D807F807B04),
    .INIT_3F(256'h555555555700D26D4DE720D36629D840018F014370320200A32A010C2019050A),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h34C8A060A2159240B2418804E554D0812816542889D5AD0D50CD049292998911),
    .INIT_01(256'h618AA044B482A0A8E2C03C21016D2B10EE63294A5294A5B204F945826F9EA65D),
    .INIT_02(256'h0A11EE3659B044CC9162649018C05109520A982A016A804039200121947006D8),
    .INIT_03(256'h9CD9155A42444551132C164615378204224E3D42130388494AE6A561746A22E6),
    .INIT_04(256'h406F2EDCB2493DE11D7617710CA012A9956E0CAC9C1A171DE464A8006C9BAA55),
    .INIT_05(256'hC19984C549208159A00A08604F3499F891470C4C285398E29BA0C454FD830860),
    .INIT_06(256'hE000CB76005809D043482055F34710802957D489D0B888204468C80B035FC00F),
    .INIT_07(256'hC8A04032774E5CAD052A0D1F5DA0ABB40905281400D181D0AB0F05441C96AFBA),
    .INIT_08(256'hADA9783D538A693437EF0424915281B80C8EC464C2227408125760C244D14E70),
    .INIT_09(256'hA10852C312649AA462D4847CCC68C76C0C6B0301215611A22A0C23455B85657F),
    .INIT_0A(256'hD3534F257BBE92ACEC89A3DA9E1048607262915C210930C30C53D8624D2B16A4),
    .INIT_0B(256'h7C5F832A2223F8BCDE01801F218A01413EFFEA906318C6B625129A6B84935268),
    .INIT_0C(256'h9922022644C81362482FEC8230B753AC05B9242A39C92861A78E20AC432564A8),
    .INIT_0D(256'h068C4A502183091052B8A8DCCE0176EFA550E046E45481C029494F015D445050),
    .INIT_0E(256'h3E3FEDBF9C4601B7A306155FFFA70873C60421813557A4E10D8D11055775F7CB),
    .INIT_0F(256'hAA603314BFA31C431249344B365015800D035801A82F3AFE3B85A63AE978A63E),
    .INIT_10(256'hB2B22215A1D401061684684A100B43795A51B14A991A004185A18B430511E08E),
    .INIT_11(256'h66539DCEF39883700743340E4585E1D3E410444AB626BF59B2C40A98492A3B22),
    .INIT_12(256'h24B6466AE920343C7CC97A52AD49E8ADFB02A3160C470DE49D4A400010160626),
    .INIT_13(256'h100A1452FC0843292D058417550DD742C0A86186145292BAACF81316C2618414),
    .INIT_14(256'h011294B20722C55E0CD04240204894690238E44980A48AE8ABA0493673E1AE73),
    .INIT_15(256'h92D46029C74025C0714168B74142804141482860B489DE5682990AE569648066),
    .INIT_16(256'hD39481F7F92139EC9CBDA1D80000001B63B08D49A4AAF4BEA258020665310066),
    .INIT_17(256'h248A94629938A0044B904AC058B9F4348B6B0BA48DC9367A4BAE54502800CB92),
    .INIT_18(256'h59135988DA870D641EB88014011B3F6E9240C9207EB9C8E9A1DC0FA0829ACF69),
    .INIT_19(256'h45EF33FD16540CF7DBFBE5DA0DEEFBEDFDD0E9082B04166E631A82589B951C99),
    .INIT_1A(256'h77D9B2FA59B30EC81B3DD3914A6945654770D3A702E44101894C06104227DCC4),
    .INIT_1B(256'hC6663124F9B118629A460444101A547CF047608E0C5161311953C62A0418428E),
    .INIT_1C(256'h038E1003E92127C00D187400D1864105E4659582EC36EA05795A84554C0DBF5A),
    .INIT_1D(256'hE125ADFAAA5D387FF48714A0191AC9035CE050EE12458220B8F01B5604800E0C),
    .INIT_1E(256'h241DE71C1E98EFE2243965C9BA6B19213662E27554F4820295030B0273E9AE19),
    .INIT_1F(256'h970CC22A955BD8C295B155F7E9DCFEDC608E8A1000000C63087B560593DD0101),
    .INIT_20(256'h84ED702289327FCC90A2300D153667EA269C196CC1BA92691919A1339D9A7CF6),
    .INIT_21(256'h3194040020418EF39E25461A8C84B67093216B09E19D42953759D63E3844F332),
    .INIT_22(256'hC2D6D34680649D16F597687A4D12CEC0B27DC7693D6408CD4E93A900A54E2CD6),
    .INIT_23(256'h7FB238E3E4FD55523372CB64B869823BF812062B4CF9E684509C94A72670B25C),
    .INIT_24(256'h3809252A3009A49803B46C3191B0C637FB043A64C916183512CCEEA452E541EB),
    .INIT_25(256'h7DE509AF9391144BDF13B466CC032AD7644644811804213326209A5091CEF39B),
    .INIT_26(256'h72578DA1C5363C90E92E9F4E0546132E4D364820ECA99DF06925C619861C0077),
    .INIT_27(256'h9110AA100189FFFFF800EBBDE0A533CB39C98A41200D23983946311B4A0AA31B),
    .INIT_28(256'h02AD4428D15402A94428D154A2A9442C2A88FAE8388C8419BFAE70C5B1BE918D),
    .INIT_29(256'hC8ECE73AE8C39E9AAA44DC7777B6BD102918C7B46AB0066449B564C8B9F68851),
    .INIT_2A(256'hC2E1875AF4B4243DA39C14D5883604949FAEA7376BDFDEEED519E9C28C1C02C1),
    .INIT_2B(256'h31C0EF17DB75D6DDAF7F63BB54E0140E461D78F7C20C418B5E11837F4AF786C0),
    .INIT_2C(256'h749268C30180AC81159EDB08A6C9E473E4076A0024854322BBCEB98CCF871C9C),
    .INIT_2D(256'h48D2C2548EE78C1804926A22224548A500E46EAC6EF765309C88FCCD3843A704),
    .INIT_2E(256'hEC63ED6AB53D6E729D4474ED894C98ADB86CB083C11D692BF7904E5DA72C514E),
    .INIT_2F(256'h5DEF8402C0488E7EF8E4D71555CA901534C71A92073080EADD55556E7664C2C9),
    .INIT_30(256'hA64B7A133031B3249053A7C86B2E09C73F09477914517289389E2EB449634D82),
    .INIT_31(256'hC8E5144D34892550D016848D4939909668482EA92112D601194728E51CA3010A),
    .INIT_32(256'hB1D2A553D3EEECAD22AA0DA87B8211546E5CDF42A585BDCBD87B2E06DBC3DBDE),
    .INIT_33(256'hA20C7D8A47A6FA4BA66DF0F30B16DE478B6F038D683AE5A7E164CBC58C85DAA8),
    .INIT_34(256'h69029B6E9A9E322CD20A95043E55E72C6FAAD75DB4F6896470C6F995B99147B3),
    .INIT_35(256'h0002284040008A90700802041C000401050000000000002400000026759F772F),
    .INIT_36(256'h3C050F681A2CD820C8B2051028888420280222228A208FFFFFFFFFFFFFFFA100),
    .INIT_37(256'hC01F014370320200A32A010C2019050AA80C00AABA8000803DD5F0414C1C0282),
    .INIT_38(256'h6FCC2DA42802FC1FF8131BB75DDCC7F75FF759DCCF6DBC8512C5BDDDEA13103F),
    .INIT_39(256'hE6BAFFABCEE6DAA800010DD7FDD677315FFD5E77315FFDD677326D856D856C85),
    .INIT_3A(256'h9E239D5FEE358EDC01C06806000010000200000AE0780966766F8AA2ABFFBACE),
    .INIT_3B(256'hA1EA7A9E27A8EA3BEEAD7F5FFEB1DC4401115DEC8F0803BDC75FE95006A1EF12),
    .INIT_3C(256'hAA1B8EE9A7102B5848E7108E0AD6F5350F51407408E21090DADFF580017EBF06),
    .INIT_3D(256'h20033EFEF0000625000000C083F3F3F3FBFBFBFFFDCDE54D4C4444C0C0523022),
    .INIT_3E(256'h4C4EB4E2F5EB0F9DAD8D1288847711D3B3B027E7F767FE7778998880047049E6),
    .INIT_3F(256'h95F74769EA7A9EA7822010750000000000000000000000000120504680C996D7),
    .INIT_40(256'hF8C8CC6AF2160D18331A3AF5EA7BE46D34E8009CCDA912F11325098E93ACAA8D),
    .INIT_41(256'hE105D4D98A618623160CEC4D4B84BCE20E56932FC11109DD89AB779A04C1CB38),
    .INIT_42(256'h36F3D1647D09D2ABCD22BB4522B118B645C0048EB4BB88812B5257D2CE105444),
    .INIT_43(256'h2B1599FACB31DD5D3A403C99433DAEA214057C5A4620B8238FCF72ED6830BE56),
    .INIT_44(256'hAC45FFEE8645103D184F0241220E2091B0D6BAD74165B1B788336430FC5C450A),
    .INIT_45(256'h4D621832D6850E292444375D4A19698806622EF289ED860644C9E2D08F83BB08),
    .INIT_46(256'hAC125673554CBD175D25DA22601243C478F1D848390392A2CF3A5482798C5543),
    .INIT_47(256'h83CDC8DF94A5BF70B48D6A9B912E1059955E9F643EDD405AECC9959421249BAA),
    .INIT_48(256'h5B140281250212D6B58C631830AD0DB18C4330920830D697EF822109E2AE2506),
    .INIT_49(256'hC9A46DB9DB7A744D712067069A7B1C344DC8084510EC2E30DB511214948C4446),
    .INIT_4A(256'h3DFD9B167BB9BA95D6F34DEB333774EF5C7F6A90A224CD0E3226235F2339C0AE),
    .INIT_4B(256'h773893DBC463B972C49188EBAF1E618623BCF88E38E1861862377177664ECD8B),
    .INIT_4C(256'h75D899E7F3EF55D5F78D00FE6CDB1916B15EB33874C8D7663E44CF3A6EB238E7),
    .INIT_4D(256'h1C793C71096602E23943A8742E9029F298E556B06E1843CE2E1B729A5715469D),
    .INIT_4E(256'h2B4D84B10C95A3008964906E42A5DE3DC80737D10435F58E6FACFDE2E1B475B9),
    .INIT_4F(256'h5D75AEC643C840D3108187B28F9082322106671E45228F9EAEA3DA923B583502),
    .INIT_50(256'h4E3B717D35DEAA88F2F1F4CB132555655764911CD380D91454763AF7B2052314),
    .INIT_51(256'h4CF3483B0918629A70905A6D52369A52C46E47B35EC6903A4F49B2213D687362),
    .INIT_52(256'hDC924E79E5973ECC88208AA2332235D8C63559D51A8880E01ED64CF59D305764),
    .INIT_53(256'h1042B6338C6419CF992634EB4BBD297B0FAA117CE8E00384A86AA2307808A8DC),
    .INIT_54(256'h636E1A62099B7EEAA408C738913591C49D3946C4AD6895B7B495CC2D48975A94),
    .INIT_55(256'h68CC9D0E2EAD2FFA9FC08B6D152F9EAF4A9098191E8747F1447A3621F79ADC08),
    .INIT_56(256'h5DF8D528AF8ECA8862F4C453DE19F77AEDA0C079C15BF011BA5C4C108FE6D11D),
    .INIT_57(256'h7378BADB61192738F35A67178D8C36A8024A5BC978EE4591DA4925496C0259F4),
    .INIT_58(256'h82729A618F163C78726458AEFAE4F4BC01AE2739B6188CF246106625739ED2BE),
    .INIT_59(256'h1D250071AD6D4A3620955616194401B111E9BEBD4FB7A35807CAC0142BC06311),
    .INIT_5A(256'h5556AA119CBF225ADECEA505044CA56426B94212492D0C09BAC10EC9AFAA4E46),
    .INIT_5B(256'h395FB838D525BCD0A0C341575D569A6AF2ED1520423892DAF8DE4849D09DD8F4),
    .INIT_5C(256'h10A225134C555A4A28281772C7632C6DC994B4012672BF706BFABFE00FC00F93),
    .INIT_5D(256'h46D71C7C1115C47441868E71E811DDDD90000ABA25255E5880CB12E3FECA34BA),
    .INIT_5E(256'hB6A91A3C45BC8777207A1B180DEBE8685173884E4948B33AC934BA4EFB80476C),
    .INIT_5F(256'h000000000907746B007FB4E5218C9C9EF502919A51C6C10B1CE8EC631DE2FE36),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized7
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hDBA0184205EC0B66A19436A5B52DA9AA5422954000000000B6000000013B4F2A),
    .INIT_01(256'h7DDB7A91A400541304C1341414141414EDE92D142DB8A6DDECB00164960B03E2),
    .INIT_02(256'h6C7586B0D20907023E04910461891180022375E8BCDE247188B93517F7DFB9B6),
    .INIT_03(256'h7F7E7F7EA6CA673CE41FC2666E44100A00800A06922080223085E101485B62B2),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000050149DAECCFEFE),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h236D20686A9550482542A3E1855450A10816954C89A04E07A12F4C2868717115),
    .INIT_01(256'hC71444D4224B0693098CF36645492240AAAB6B5AD6B5AD74415BE76605D42D10),
    .INIT_02(256'h0AD5B37614B149699546EDA6DDC1C499C50E2090336AAAD0291F1170841402B1),
    .INIT_03(256'h4A9D2333CB548332104D54F455108A0C282E024A8141421BC043FE2820688296),
    .INIT_04(256'h62A21252A6D22514C48912A6242924E6404303A1813128C104830E9A0C1BDC42),
    .INIT_05(256'h455BA9A34C2D187563524A056B632A08A9644985ADD26AE2C1F6408287C0D222),
    .INIT_06(256'h574E8553CE7E14FE5004A1401202BB96E50040ADE0AD84220C60501B4062BDC7),
    .INIT_07(256'h4E15129626284A121BA722104A5206E6988929621003F1508002EFAAFF451540),
    .INIT_08(256'h0A2A1438129604624945A6A049E6189D3C4068026E10812242322C20413734DF),
    .INIT_09(256'h15AD4B8E36892D10262041849422D498CC3E1E21052C60B25018C164A4868089),
    .INIT_0A(256'h0BCC0C42411F0C04A0A20C57B716E9221052642AB5AC638E388A31C6D0A73102),
    .INIT_0B(256'h2121334AA94AA36926420E80B09C511840071308296DC52A4CC308119005C4C2),
    .INIT_0C(256'h14A0153382D81229581554A6624AC8C43C3C8DCE701604C890724D84C1225523),
    .INIT_0D(256'h62D958AB2ED8EC96454CCB904823030826046901365EC82374EE8A7D7D10EA68),
    .INIT_0E(256'hEC384B0F1DD88AF0DDA9B2B2EC5585B2B2EB6AAC38858C05925C4D22D6C97D11),
    .INIT_0F(256'h839B423247768F32D11429155E68B70A86074D06D006116D6161E90958F4B0ED),
    .INIT_10(256'h677663033310C0640643E04F1624461B03A691903A0E6D868603A446020623A4),
    .INIT_11(256'h45D7B3AD6B5B31398C0640459806032C5888CC623A232074D11D232294666666),
    .INIT_12(256'h7048B82345AEC2297128B1715B5D89D1E630764C9ACC0E89334EC0E75DBB76E6),
    .INIT_13(256'hB20F62940D10A5649002A71A3B268C833226C7189C81C121D8464631883A2720),
    .INIT_14(256'h2FE5565EAC62F5E614528B6C94DB908526AF8305B092EF28BEA144AA98377A7B),
    .INIT_15(256'h059FCCEBD58489A766CF48956DC7AA27908051264114E6E757306CEF13C9E24D),
    .INIT_16(256'h245136AE8105D5D8922036E4248A2505828D6160A34ABB1D7F0D5F78D1CB2DD1),
    .INIT_17(256'hF20F30B30B328A1D210B05891DB85C233FA0141652220CA4957090B330964241),
    .INIT_18(256'h2729F31602903A1052A008F265B0D6E04146A0B00C803951D48E99C21A5C4030),
    .INIT_19(256'h81082C2404A108204C82C94182404034980C51209630474E02D2B24251419CB5),
    .INIT_1A(256'hE1B0D6ADEB978F5E0C64965D3583C69251C4C852AF266B5CE26E0C540A45F88C),
    .INIT_1B(256'h5FE627FC49977D499644824A1264A85CB0D361486D529263D3A31D6AA442930A),
    .INIT_1C(256'h4B0641A149A216E0311C344311C24416D066966D2085CD11E22894C26EDEBD5A),
    .INIT_1D(256'hFB7A64A3EFC94A5428C632090922A31B70E362C843991B80B2C9294710A1970E),
    .INIT_1E(256'h4A1084305CB9CE862D51D64BA84C30E39E17B3F9C88B208B2A828E3818C6C6C6),
    .INIT_1F(256'h925CE629AC7AD31B8F1F75776C5BC35840A44B76DB6490401B846942291A5048),
    .INIT_20(256'h80EF50EE9BEFEA87F0E7B09D353E22DA6C903A78C02A36DFFF7F27E69DA4E104),
    .INIT_21(256'h6790C11511452D6B5C2D508054AC3674A1ED082CA6FBB011FFFED9B32B4DAE34),
    .INIT_22(256'hCED2B24282A40A41AA0552814C26CD905202175540251BC980D04A00A10E2EAE),
    .INIT_23(256'h39CA8C42DDB22223776EDD6EB0092350E21417CA4288A394540BF90665F6B3DB),
    .INIT_24(256'h340A151A121B353DAEB45CF39173CE52A12314AD52545C38D3CC77E48B54039B),
    .INIT_25(256'h90155B280A9312537B11B6868462B3CCCCC295B31312ED4F022C185213AD6B5A),
    .INIT_26(256'h355706C89D78F0EE1C7AF380CCC80988263122024C8404444CA40099901150CC),
    .INIT_27(256'hBB37A1102018DDBCEC2EC4811609B49909BC8D8A52948C6F58B14C480852272F),
    .INIT_28(256'h43B884B8215C43B884B8215C42B884B80100A40060895DDB0125E84583001173),
    .INIT_29(256'h09BA5B25986B1D50004690A1E928821601138C248D5276A598DB2DE170290970),
    .INIT_2A(256'h92C104958C88A287801347E809258C65A3A916A1CA729B47E81990B01312450A),
    .INIT_2B(256'h2145B132D065208729DA6D1FA0922A504C1420A502484B6E88115200152A8448),
    .INIT_2C(256'hCEF606CA2B168895317B3308CD9E848220A5D202D5B4CA05339B59880BAC39E8),
    .INIT_2D(256'h28DBC254EB019FBB7FFFC666644C44203B6F14F0643044AA058088E21D0E76C5),
    .INIT_2E(256'h66766AC98BD4DC3708ED9982C0667653BB6DB2918E76DB25A4B616C6064C11D3),
    .INIT_2F(256'h8CA115578B6AAA14D1A24713399C9539224C9616D93A541D8ACCCC04CCB0C668),
    .INIT_30(256'hA5B6CC3244042810437B5D183D101658180C22E4492034B10E82D54B2F1CAAED),
    .INIT_31(256'hC8D554752C999900002D0C9771291C98964A3DB16D3396421746E8DD1B23EBF2),
    .INIT_32(256'hE3FB25E3F3D91B31331BA36E58E91CD998C59F5FE7DEEC72275EC78733FAF3C4),
    .INIT_33(256'h6F1E2E46D668924C6E796FBA3E368CE79B463D8FC09C723978DCF2F99BE7A3BE),
    .INIT_34(256'hC8C4CFD9B9B83248931E338F2ECE46602D3BB6DF7F9F9E6CE402D73191B78E6E),
    .INIT_35(256'hFC0E7B7FFF039EDFFFC0E787FFF03DEDFFFC0C6820820800000001A459F8EE38),
    .INIT_36(256'h5C6B57BDD7FEFFBBEDFBEB7F5BAFFD37E005F7F9C47D95DDDD88888DDDDDE1FF),
    .INIT_37(256'hEF3FFADDFCBAD3ABF2FFFDBEF9FBDE05555555FFDFFFFF7FE2BEF477EC5C65AB),
    .INIT_38(256'h2FADE73DE802FC1FFFF222AB223ABA2221201298852489EA7A9EE780A07AD0FF),
    .INIT_39(256'hC411090094C45AAC0017FC88882A4408820224840088882A440964AC21BCA5AC),
    .INIT_3A(256'h0E85BD671E106C67FE3FE400FFFC07FFF600000B38410E11010C908091010094),
    .INIT_3B(256'h21AF428E71484085CB7BD48280E2795AF50144738A7BD4F7BDEF7A94A5096B7A),
    .INIT_3C(256'h01117382172D4F6A1A82804239DE538810A9CE229652288023D607ACA0795EA5),
    .INIT_3D(256'h24201BB33040042E8000006206DA6934DA4D24D3492492492492492492492400),
    .INIT_3E(256'h1CCF7E56FBF9DF09A90C1209080381937371DD70BB33233A3AB32AB1005C4118),
    .INIT_3F(256'h18D6FEC60C3E180801C4E1540000020F1C260F771091028229137ECBFBFFBF03),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized8
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD1186088082D52A822014EA848A032949416957FFFFFFFFF8AF96C23687171AA),
    .INIT_01(256'h955D501542A52ADD8BA490000D13300012D56BAEBAEBAEBAEBA1546B6DA92EE0),
    .INIT_02(256'h0A4106741162000008104224B25129A4D10002178A808A0008002B78A808A000),
    .INIT_03(256'h461A938090845AD21950410242524424B701AB8307D90108108210DE821FF151),
    .INIT_04(256'h000004080082B14EB862494D7C0FB6D68040DA0314AE1BBA2ADD408C8814A22A),
    .INIT_05(256'hC0C490C81029051038924110A8001C22861AD6A00A066D815184820820800000),
    .INIT_06(256'hA0EB0DD14618C2463A1B593106A0822A513502198430C249294ACA3032010B28),
    .INIT_07(256'hA4A828E0005B214D264DD0A52C1A915022030A8B7E1C0C24442CB330ABD5058D),
    .INIT_08(256'hF40F409A2036D7211CE6DB764B6FBD64E0B846319180B35129600D1161AA661A),
    .INIT_09(256'h0406114A583522A044061330C7436C32620D410172212E64CC204440AD86C344),
    .INIT_0A(256'h40DE5B5199136AB955B955AA6E8FBEFBEDCCA85295CF5B31799427520718B081),
    .INIT_0B(256'h56B5A1608FDC6C215AD685828DDE3610AD6B424190D6221348D3D980A76B60A2),
    .INIT_0C(256'h94CE267DC6776880502EEEE6E87149A042F6294208E0A24C8A6671D812F31B08),
    .INIT_0D(256'h80806804042F342C109FD4D19B9BB81C49A042711A118A30CA713A6563B56AFA),
    .INIT_0E(256'h36CC88A2A54A9544A0E940C630E520303480130BD08349F8208732B30B890054),
    .INIT_0F(256'hA53B3B3B3B6E6F61B9B581F6DB4634DCB5B410070271715859CDC56B6B4A6484),
    .INIT_10(256'h9B2DB6F860D804665F36310A0C66FCD8C4B9769D67C6336DA506DE1B40110345),
    .INIT_11(256'h2CFB2DC724EBA2EEDB6E6CECCDB233CE701D4AB330B1BE998984801463333366),
    .INIT_12(256'h51A35B6DB6F070D80554FB76DB37E6C626EABEABDFF6D9C9ECB14C6663D99DB7),
    .INIT_13(256'hDB6D36666666633357A8CB33766DB49D7277792D9B7154E99AB1305145518718),
    .INIT_14(256'hDE6D4BAC07FB3A6C04A30E366B6DB6DF0C1B008A9B19BE36316DA21091F4F4D4),
    .INIT_15(256'h3867A75EB5B199920CD6DD9D65BCF49D745DD961A0EFF6334C33336DBCBFDD41),
    .INIT_16(256'h24FA906A0ED3080007FF60A071060E16FC9054DB6D599BB199B3373C0B333420),
    .INIT_17(256'h521C667DB6DF827D8A7BE7DAFFDFBD63FFE58ADB6FC179CE044CCCD2E7C6822A),
    .INIT_18(256'h36D8DB031E685716D6DECBA999F742F50E9D89B1F88DDDDDDF9717FFFFFFF710),
    .INIT_19(256'h1B6D25D7CBB2B071C01A0E6DD1D6A7D98E04FFDF93FFAC7FBFFBE2AD191DAF72),
    .INIT_1A(256'h9CF2802A23D2B7273E7DCDC79B97D1EAF4646473792A397546486118330CC349),
    .INIT_1B(256'h6302CF00DDAAA12EEEDB674D7A410CCED2560106DBB625BB8E5DB773CCC01BBC),
    .INIT_1C(256'hEE7E8EFDDC880B7F1DDDC0A57CD2AED9319998D0906671A5464C2DA4BCFB38BB),
    .INIT_1D(256'h7A7FDEFBEFBFFEEF1ECB4BC7C647E72FE7DDE53228FFFD899C1C994FF68388CF),
    .INIT_1E(256'h903950F51B8C5282A12BF81A65840E3D46AAC35D789BD7C67873992502F6BA10),
    .INIT_1F(256'h85D7DD1B35011B842269A808A3A788ADC6B59CB6A695A822CA67F871846261E3),
    .INIT_20(256'hB6440D0B23B1442B4335ECC4AA1856106156956156956956156942095342282C),
    .INIT_21(256'h926D3152BB6D99A6F1670999AF6B6F2B68416D4D151B42F856D0A20605B64005),
    .INIT_22(256'h008501514B0210CF3664902A819B55568158F88B8420A0148A19A7B40DD5AA81),
    .INIT_23(256'hD28B2C9484306EF4F7641EC5285A21496514296C149C46C86E9C885240A0D584),
    .INIT_24(256'h8956D062917888049262112C6C6568068EC0B4582209192FE35558A062F5D614),
    .INIT_25(256'h081BC1C22526AF031612D5C5175428B44AC940605830A3F19D7AB082CDF660F0),
    .INIT_26(256'h9344846595C06E300A2950E82A172080633B519D54B0851AB2101A06A6E024A0),
    .INIT_27(256'h3B0D972409C6599998DC28D964DB8D24C530148E01EA351B575868E4255A2408),
    .INIT_28(256'hAD89122083A3A41384098D2CA24C6548084D2280055BD5610314CCC199510CC2),
    .INIT_29(256'h008705602E438270171EA4620CAF64CA76432B284472035AA8A249421B68199C),
    .INIT_2A(256'h0028091B000C687300A9002D00650110000223A9000681C901B803A5002204DA),
    .INIT_2B(256'h000000000000000000000000000000000002B43300B7FFBFFFFF055104304422),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'h8889899888999889000000000000000000000000000000000000000000800000),
    .INIT_31(256'h0000000000000000000000000000000010010011011000110011001189998899),
    .INIT_32(256'h3FFF00003FFFE0001FFF8003FFC007FF003FE01FC07E0F1C78F003FFFFFFFC00),
    .INIT_33(256'h55555BFFFFFC000007FFFFC00003FFFF0001FFFC001FFE007F80FC7866C8D93B),
    .INIT_34(256'h0000FFFFFFFF000000001FFFFFFFC0000007FFFFFC00001FFFF8000FFE01F055),
    .INIT_35(256'h07FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFC0FFC00),
    .INIT_36(256'hAFABEBFEE6FC00BEFFFAAEB2FFFF000007FFC000FFFFF0003FFFFFFFF8000000),
    .INIT_37(256'hFDBFFE5FE36C5D3F3DC3FFF81CF6FFFE073DBFFF81CF0FFFE07BDBFFF818C02F),
    .INIT_38(256'h8D0A3428D0A3428D0A3428D0A1428FFBABAFFFEFCFCEDF7FBFFAD2EDB5997E7B),
    .INIT_39(256'hFC007FFF001FFF001FFFC007FFC007FFF001FFF001FFFC007FFC007FFF001FCB),
    .INIT_3A(256'h000000003FFFFFFFFFFFFFFFFFF000003FFFFC0000007FFFFF0000201FFFF800),
    .INIT_3B(256'h55BBBBB11111BBBBBFC00007FF80003FFFFC3FFFFFFE1FFFFE00000000000000),
    .INIT_3C(256'h7EA000000AAAAAAAAA2AD2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA),
    .INIT_3D(256'h7DBF7D6FEB75FF00030001938F28800875555405155AAAAAAAAAAAAAAAAAAAAA),
    .INIT_3E(256'h555555FFDFFFFF4002BEF477EC5C65AB5C6B57BFFFE001FFFFC003FFFF8007F7),
    .INIT_3F(256'h55555555571CBEEB5FF765FF0FFDE7C639FFFADDFCBAD3ABF2FFFDBEF9FBDE05),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3B6D20686A9550482542A3E1855450A10816954C89A04E07862F4C2868717115),
    .INIT_01(256'hC71444D4224B0693098CF36645492240AAAB6B5AD6B5AD74410BE76600D42D10),
    .INIT_02(256'h0AD5B37614B14969955AEDA6DDC1C499C50E2090336AAAD0291F11708C1402B1),
    .INIT_03(256'h329D2333CB548332104D54F455608A0C282E024A8141421BC043FE2820688296),
    .INIT_04(256'h68101F3F3703E5223E91691506020B0208E811061220A5AC691506BFC7B41008),
    .INIT_05(256'h455BA9A34C2D187563524A056B632A08A9644985ADD26AE2C1F6408C87C0A090),
    .INIT_06(256'h400E8552427E14FE5004A1401202BB96E500412DE0AD84220C60501B4060BDC7),
    .INIT_07(256'hAA95129626284A121BA722104A5206E6988C99621003E15081A6EFAAFE451540),
    .INIT_08(256'h0A2A1438129604624945A6A049E6189D3C4068026E10812242322077159C881D),
    .INIT_09(256'h15AD4B8E36892D10262041849422D498CC3E1E21052C60B25018C164A4868089),
    .INIT_0A(256'h6F2CA96C6AC76E2318964E64922020958462642AB5AC638E388A31C6D0A73102),
    .INIT_0B(256'h51B18D42646889100BA96BFB7FB7ED0125393A84E739CE44914210207365ADE4),
    .INIT_0C(256'h1CA0261682D81229581554A6624A144A1151019BA2B2153284A6C290A414A091),
    .INIT_0D(256'h625958AB2ED8EC96454CD3904823820826066901365EC820094B08000C0D7D7D),
    .INIT_0E(256'h0408F823B5AC1C621610F575244A3AD6AC2DFB07855C8B4740D96B7555D49B58),
    .INIT_0F(256'h1120422040568904259429155E68B70A86074D06D01E038A48F6C9B48929AC04),
    .INIT_10(256'h766E6220649D0662180C80EF16244630046474D03A0E01868603A446030623A4),
    .INIT_11(256'h25D7B3AD6B5800E01E0640459886032C5888CC640E90094A0249209121C676E6),
    .INIT_12(256'h7058B82047A0005AB128B14915E909D1E634764C9ACC0892934EC000441616A6),
    .INIT_13(256'hB20F62940D10A5649002A71A3B268C833226C7189C81C121D8464631883A2720),
    .INIT_14(256'h2FE5565EAC62F5E614528B6494DB908526AF8305B092EF28BEA144AA98377A7B),
    .INIT_15(256'h059FCCEBD58489A766CF48956DC7AA27908051264114E6E757306CEF13C9E24D),
    .INIT_16(256'h24523682C105D558E2219C60000000009F408B4584AABB1D5F080332D12B25D1),
    .INIT_17(256'h491691429328C08D213305891DB85C233FA0161652220CA49570E0B310006A41),
    .INIT_18(256'hD51229893B52AF1054A0081200DF57204140A0A02080305D948E99C21A506892),
    .INIT_19(256'h81082C270CA908804C82C94002400034980C51201630074E06F06E325142F3C4),
    .INIT_1A(256'hE1B0D6AF6B978F6008B4D23B5A42ECCCEC5956D3B758A287832E0C540A45F88C),
    .INIT_1B(256'h5FE627FC49977D499644824A1264A85CB0D6614C6D528A6313A31D6AA4429302),
    .INIT_1C(256'h0506400049A316E0311C344311C24415F046968550932D11E12814C26EDEBDDA),
    .INIT_1D(256'h0C968738D9093C5488A030000920A31B70E362C842911B80B2C8294710A00336),
    .INIT_1E(256'h4A1084301CBA4E862D51D64BA84C30E30042425444B3200B2A828E0058C1E985),
    .INIT_1F(256'h929CE629889AE2908421D977785BC35980884B76DB6490401B846942291A5005),
    .INIT_20(256'h90EF50EE9BEFEA87F067B09D353E22DE6C903A78C22A36DFFF7F27EFF5A0E104),
    .INIT_21(256'h6790D40510052D6B5C69508054AC367CA1F10A2F61B123046C08D9094C4DAE34),
    .INIT_22(256'hCED2B24282A40A41AA0552814C26CD105202175540251BC980D04A00A10E2EAE),
    .INIT_23(256'h39CA8C5ADDE22223776EDD6EB0092350E214378A4089E394500BF90665F6B3DB),
    .INIT_24(256'h340A151A101B353803B45CF39173CE712B245AA549141C1CF3C837E48B54039B),
    .INIT_25(256'hB4955B280A9312537A11B266846AB3CCCCC295B31114EF4F02AC185223AD6B5A),
    .INIT_26(256'h597700C88449992572592C96C4421BB689B80068E237721860AC8099901350C0),
    .INIT_27(256'hBB3098329898FFFFF80080171208A49252929A08BC300A408CCC3CA0C000EB55),
    .INIT_28(256'h83B884B8215C03B884B8215C42B884B80000A40060A19DDE0125E84CC3001173),
    .INIT_29(256'h09BA5831986B1D500046901CE928821601138C248D5006CCD9BD2CD8B0C10970),
    .INIT_2A(256'h92C104B48C80A0A7801059E809250C85A3A916A1CA729B47E81993201312450A),
    .INIT_2B(256'h2145B132D065208729DA711FA0922A504C1420A502484B6E88114200052A8488),
    .INIT_2C(256'hCDB606CA2B168894017B3330CD9E848220A5D202D5B4CA05339B59880BAC39EA),
    .INIT_2D(256'h68DBC254EA019FBB7FFFC606604C4420236F1537643044AA058088E21D0E6CC5),
    .INIT_2E(256'h16DC3E824354DC4334CD99881945AA53BBCDB2010738DB21A4B026C406CC41A0),
    .INIT_2F(256'h8CA115578B69AA14D1A24713399C9539224C9616D93A541D8ACCCC04CCB0C0DB),
    .INIT_30(256'hA5B6CC3244042810437B5D183D101658180C22E44D3034B10E82D54B2F1CAAED),
    .INIT_31(256'hC8D554752C999900002D0C9791291C98464A3DB1613396421746E8DD1B23EBF2),
    .INIT_32(256'hE2FB25E3F3D91B31331BA36E58E91CD998C59F5FE7DEEC72275EC78733FAF3C4),
    .INIT_33(256'h6F1E2E46D668924C6E796FBA0E268C079346258FCC9C723978DC32F993E7A3B8),
    .INIT_34(256'hC8C4CFD9B9B83248931E338F2CCE46602D3BB6DF7F9F9E0CE402D73191B78E6E),
    .INIT_35(256'hFC0E7B7F7F039EDFEFC0E787EFF03DEDFFFC0C6820820800000001A459F8EE38),
    .INIT_36(256'h5C6B57BDD7FEFFBBEDFBEB7F5BAFFDB7E005F7F9C47D95DDDD88888DDDDDE1FA),
    .INIT_37(256'h003FFADDFCBAD3ABF2FFFDBEF9FBDE05555555FFDFFFFF0022BEF477EC5C65AB),
    .INIT_38(256'h2FADE73DE802FC1FF8113119908890013119908894492AF058D04708E2381FC0),
    .INIT_39(256'h8845440048885AA800010C4C46642224C446642224C44664222564AC21BCA5AC),
    .INIT_3A(256'h9057A94F6B5AD427FE3FE003FFFFF00002000003962C89110100488854440048),
    .INIT_3B(256'h3D4F6A1056A1057A14D435A84210F6BBFEEEA738010A945738A1138EF7890000),
    .INIT_3C(256'hD5EB5840E739C4211C4211C4710223A9E2388EA11CE211D0205E5005C42102F5),
    .INIT_3D(256'h20201BB33040042F0000006205D415D5D415D51417E60FE7A6AEAE2A2AAAEDFD),
    .INIT_3E(256'h1CCF7E56FBF9DF09A90C120908660193737138BA2223B22223233BB000504108),
    .INIT_3F(256'h53DCEA14A0014A0001C4E154000000000000000000000000002E2905A1D9B282),
    .INIT_40(256'h4044AB9729940A952A9420081000F0C920E250BFCEA912A2526D291292269998),
    .INIT_41(256'hA184A1D100018443848ED049407CB49A688680D8C629C55A8928093404418550),
    .INIT_42(256'h20C0984216139A28CCA22C44A22312CCC47FCC94A5F4088608461886CA184084),
    .INIT_43(256'h0A110842E7313D58B8462D1101A9BD02100054908A58B0A49302688992C88C66),
    .INIT_44(256'h94CCACBD004F1525725412467A8E38132ADB26844145310E4C30442130927408),
    .INIT_45(256'h85631C62ACB58E391CCA68C2DC1B712B02630C3089125A2B5CA98E19124AF408),
    .INIT_46(256'hA03C84E2AAA83224451D6AD0A86610C65204184C2BA2BD28CC72B626700CB717),
    .INIT_47(256'h81B23992B1A7BF70A29CA29B9128A9156CD1ACCE39CCE089AC892790A5E69378),
    .INIT_48(256'hDF35821001492BCE739CE738D0B01C739CC7111C342014989E2141170B206E46),
    .INIT_49(256'hCB646E5F74F4643C610D46989460183523207CC41588B472F7D3777DF5CEEEFD),
    .INIT_4A(256'hB18D93476350A6B186634D7B0A08C80205A09B39E2608F0E6262719323098BB0),
    .INIT_4B(256'hF621B62B0E76657AC4B10041041041040228A004104104104025ED54EC4EC9A3),
    .INIT_4C(256'h355894AD696C3861361B42586DA831169BB2B622C59DB6C67B54861259B1B8A6),
    .INIT_4D(256'h06C70949985922A72506A0CE22522860B69C314084394AA09C54A79A4C310691),
    .INIT_4E(256'h8E490C629052E5214482EB78CA9448626804A12160A0818942048202E119B647),
    .INIT_4F(256'hDDD5BD0663888453110886668B11083262126710C5639810AD9A52901448C40E),
    .INIT_50(256'hCA39086F75FCBB9CE2D3C48B1237C53CCCEDB337C3088951ECD446E5A24D6B34),
    .INIT_51(256'h4A834873090A2E920494F24452269A51AC70D7B3DE8690F2DE5AFF613768E3F2),
    .INIT_52(256'hABFFD9DF7DF6AD8D84808066776634B9CE733B33D99908A057E8D423B569CCEE),
    .INIT_53(256'h384ACEB5AD6011DF93653DCB58B18C368B67205CDC2262CC48E66670E188ACA3),
    .INIT_54(256'h4D9D0862C78F1671D018866A53F19605401802D485E9B6B7B495BD65218ED6B4),
    .INIT_55(256'h90FF1F173C34D0AEDD00E410476810AC4AB498522C16012840748C9A1DF8D8A9),
    .INIT_56(256'h16360D302341DB9C6A648CD049842314476020590215C42092D0C33281832162),
    .INIT_57(256'h5A59932CA20E1EF7ED125ED06359AD8D00D0E19290B533242492534B288A101B),
    .INIT_58(256'h035A08C0D9BB76C8F0D8B86271C6C688290244E249618C239A10664B260492D3),
    .INIT_59(256'h0EB9B0536C72FC62C6BC9B6F990C249A0919B8B8CB6B8392057A4854A9A14337),
    .INIT_5A(256'hC8F72B138DFF66D99BDB0637046B14E4AC75D2A49246252B836FE5F30006AB09),
    .INIT_5B(256'hBBDFFEE28946C5DAA064435451629452E8E5B3094A0816C4F380C9DBECBB64DC),
    .INIT_5C(256'h52A8E5366C444B4A68582D7ACE8B2868E844DDBE3F77BFFDC45550400FC00F1F),
    .INIT_5D(256'h5E0578710776DDB0638F9CE3D07723AB78000ABB4C4A61B191C63386FFCC0A36),
    .INIT_5E(256'h470A463161DA450455E1C0842998D274F38F6C3C9239B6BAA83AEC47BAC0432C),
    .INIT_5F(256'h000000000420ECE9001202C34528D654C1110530430724182318334AFD599400),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_prim_wrapper_init__parameterized9
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hDBB00852B57EAEEFC5D775FBAFDD75A9B436FA4000000003400000000F26640B),
    .INIT_01(256'hC9B67F168004952549525424242424228AB10C143950ACD136396DB6DF6A2AA2),
    .INIT_02(256'h02858B915A2D57C3BB86D2E41140527A5533AF4EFEF6B1FD81B3655FF7593B66),
    .INIT_03(256'hC0818000513498411A002D1111A4262A0A8028ADB6BA01177A2BF6056DF8150B),
    .INIT_04(256'h000000000000000000000000000000000000000000000000890004F251790103),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h768D63656A6D536521A2DE1E951747AD0C36FA5556B51474A0D0427D6D656555),
    .INIT_01(256'h82017ED42FEB8CD2E9022D1B7501B645AAEB7BDEF7BDEF76445B04B2C5C76F1C),
    .INIT_02(256'h6FD5F70897DBA02FF516EDBFDBCB6CA96D4B6D1A9F0AFF80080181E8A49C7AA0),
    .INIT_03(256'h7A2C22277F5E8224E39D795555709B5EAFEBC2EFDDEF76B6C35B55B0A2AA2068),
    .INIT_04(256'h7A2E9B5A3A9A214755995A2AAD69E96E05028DF1A827A8ED428D4F6A356FADE8),
    .INIT_05(256'hEAA0EB235938726463FF4F5F484A8808DA39D3370AB85047152908E205449ABB),
    .INIT_06(256'h57C89F7FF6CE83C6E056F402102ABE9EF5084A8A304EB4201DEB441DAA4B15D6),
    .INIT_07(256'hAED51A96A4BA6B528BA3EBEA685B5440DA3FEFBB500155C6D001015055015113),
    .INIT_08(256'h086854D09A1ED6C1697565A50F222E8B09525C285A14D9B768BAAD65616204F0),
    .INIT_09(256'h5FBF6B0416CD3C4BBFF1A95791B4C01066A4040195B8304F1530609E248DCA81),
    .INIT_0A(256'h6E6C7E6B6DD65D4536B6DFFDFD52ED735355B6A2FFAEC104102AA082DAB7FF8D),
    .INIT_0B(256'hBDB5B62881ECD535AB6B6ED500DB5B5AD6C7A55DBD6F56AA6CD65C415AB1E957),
    .INIT_0C(256'h1AA855B60AEC1EA55A1447B6C168FD8113DB1B6BD0E7D7FA20FB69DFFBEFD5FE),
    .INIT_0D(256'hEE397F675D3A13BEFB111F154A812B50BF105DB02E05CA2AE05CAAFFD5205464),
    .INIT_0E(256'h1CBF0F5FBFFA27F8FF8BF0709D3FA7F0708BE9FFFBA7A707DA7F9C35CFE1FBF7),
    .INIT_0F(256'hC6ABA09F1AA01C5BF1A8EDBF7259D5855F12EB50BD96B45CE5FFE1097A7472FC),
    .INIT_10(256'h44445589402D213A13A33449114213BB89D5C6F8971AAE01F90D421381110855),
    .INIT_11(256'hB91A546B5AD002915212A104016908C441158B90CD0C712AA84F3332C3DDDDCC),
    .INIT_12(256'h3FE0F5B615D8EB7C5A36A5756BB1D026A41A554A968AD611E46944B5962C58A5),
    .INIT_13(256'h49CEA5AD03981176DA9BBC50B0742C1A1B558201D5C4FF858B436C0B03B47571),
    .INIT_14(256'h7FA2147AF4E76F06256FEFB6DEDA3A15B6A901B5BEDAA82960A2B6A802B4B004),
    .INIT_15(256'h6904809BEFE6D750DF5D55BF5D5EBC15E192E3B4073853D2CE10EA7D03018455),
    .INIT_16(256'hFF714092D79D126BFB6A2D42FFEE292DDB8E6B76E2805DD40AE80226A7C6BF3D),
    .INIT_17(256'h8AA8AA8AA8A8A3A5B40FB707FE3F9162A97386D42B37FFF6DBB8DA155BDF786F),
    .INIT_18(256'hB5AD47FE65BE6BDB5EAA828AB7FF73656D4536F28A9472431A4589176B76CA2A),
    .INIT_19(256'hEC6FABD694F5A1A201221B08A49A69100B2941F6FC1FFF8FEF9AFB7B5769D6A1),
    .INIT_1A(256'h50804B12AD5A356861BED7F50425075768944A2043AAA868C368B556AB6206AE),
    .INIT_1B(256'h0A80424A2F8224915568DB6ADB76FC04016D55DDB5A3C0AD45F63A6DAEF01A2B),
    .INIT_1C(256'h6A356DEDAFB55435B151B05B151A26F54B50FBAD76BEAB2EC14BD6ACAA2AD582),
    .INIT_1D(256'h00A047B5032D6A01AEF7BB4DAFEAB5A5A355BA81DF1EABBA904095A477ABD568),
    .INIT_1E(256'h6F58CE3D50D1081A14AAAAFD4750D6AD4C552A5503AFB4DBBFCA2C09DD820202),
    .INIT_1F(256'hB49424192942B252041248888B523C50AD3D6DBB6DBEDBD7DDF7AD6BABE35A6D),
    .INIT_20(256'h3A418845925488A52D522BAB26353A964BA056C8A7462492AAAAEA5DE568BF78),
    .INIT_21(256'hFA1B111404042B5AD008F1B1B6D55552ED45DB08E49529215254953A9AC9422D),
    .INIT_22(256'h5577B64F57F769242F97DAFD76F8A19B3B3FF7DD7EB66CEAE559FB875FB356B8),
    .INIT_23(256'h004A423289208882A850904824716A94C06764D2852EBB864629201A14B8AAA9),
    .INIT_24(256'hAE74D75EDB52F65369ADFF7BF6DD6BC7331577EBDFF9BA1A3A69CC34103E8112),
    .INIT_25(256'h369752CFE3F279E30279A895801CDDC888B6356272DF2B0881C06CEC946B5AD4),
    .INIT_26(256'hB5771ACE963CD8EB1E6E785B8B7EF3CF8B393FDD37BF79671737B716FDE59F15),
    .INIT_27(256'hAA2460A27E14D500AA6AA040A02DEEADADEEBEE3BCEEB5A8D7AAA09131A2CBFB),
    .INIT_28(256'h947929794E3C9C7929794E3C957929792F8FA1C5A2DAAEBD7365386C0B715B72),
    .INIT_29(256'h2EC95D34E942921DC56E972EFA34D4A015B10B2E975507304383832E181252F2),
    .INIT_2A(256'hCEE79D9DE6ABA8B3AA365DDB2CA6B5A50EB877AEF79D9E5DDB1525005B1B4483),
    .INIT_2B(256'h21D4ED0AF3A70CB39C6471676ADA2419751CCCE64B2A69CB325D9E76A544596B),
    .INIT_2C(256'h88A07CEBBE0AF5042E466215162AC6E322B53655C7D6EB1059BAD6AC2E9CF2AB),
    .INIT_2D(256'hEB55CBCEAB515025A924A444594BD9EBCC48749A7BDF17B34000B2F4D5E44514),
    .INIT_2E(256'hB8B45531545C9725208AF2CAFC45B4108069AAD96FB49219A92514D79B88BA55),
    .INIT_2F(256'h37D155FF05EBEE3176EB435222945FA8BB4AD4D56F3DDA594A8888214CCA844D),
    .INIT_30(256'hB5B6CA316E2E3C38AF73FD7DA71F44B29A9FB4A6EBA8B8814EA2C18B3E503020),
    .INIT_31(256'h4B57DE75ACFF93A56FF9BFFA59ED78FCF67BC139A9FF948FA75AEB5D6B2DFEAA),
    .INIT_32(256'h42A814A2B2999A31FB93224E554D189D18810B84E54E2AA33556959B32BAB2A9),
    .INIT_33(256'h452A2A449458247C4B514CAA242408451204212A9C105A395888B2B295652116),
    .INIT_34(256'h992CA4952D28D2EA9F14228B2A8B57C452112492494954EAAC4522251522D444),
    .INIT_35(256'h0001584000005610000015A4000001690000034024024000000001064497552F),
    .INIT_36(256'h739488EA28012845520BD4DEA6D0151DD775D7D1E47F15F5F5DF5F58A0A0E100),
    .INIT_37(256'h10380525034E2C540DE00241A9043C0AAAB6AA00500001401FC28B882BF39A44),
    .INIT_38(256'hCFD00DB96802FC1FFFF12332232AA99223223233256DAB081140B03C0F0390E0),
    .INIT_39(256'h99111911919958240017FC8888EECC888ECAAC8CC88888AACCCA8F3DEA108F39),
    .INIT_3A(256'hC0F201C2CBC5B9BFFFFFEFFF0003F7FFF600001145B6DB55555DD5D591191191),
    .INIT_3B(256'h9C00295B0ADEB0842E121A743405420406B4AE211D38907120073B4A84216B03),
    .INIT_3C(256'h0000D85C422DA811C4743405015AD6D6A780210BD4F584210BD4F0B905121A83),
    .INIT_3D(256'h24B01880000002AE80000080C4DB49A4D36934934D34926DA49A6D349B49B400),
    .INIT_3E(256'h03FE18E0F08B0701297CA2523E5F1F5090907D703A22B2AAA101010890CD7019),
    .INIT_3F(256'h18C6C6CC0C76186D015779468C80E040FE00FFFF8208FC410480277C04004702),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top
   (douta,
    clka,
    addra,
    ena);
  output [7:0]douta;
  input clka;
  input [16:0]addra;
  input ena;

  wire [16:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized10 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized3 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized4 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized5 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized6 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized7 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized8 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_generic_cstr__parameterized9 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "32" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     17.198 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "cpu_program_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "cpu_program_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "131072" *) (* C_READ_DEPTH_B = "131072" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "131072" *) 
(* C_WRITE_DEPTH_B = "131072" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.105199 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "tile_2n_banked_prom.mem" *) 
(* C_INIT_FILE_NAME = "tile_2n_banked_prom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "1024" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7e_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7e_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "8192" *) (* C_READ_DEPTH_B = "8192" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_WRITE_DEPTH_B = "8192" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized11
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7f_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7f_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "8192" *) (* C_READ_DEPTH_B = "8192" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_WRITE_DEPTH_B = "8192" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized13
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.105199 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "palette_2e_banked_prom.mem" *) 
(* C_INIT_FILE_NAME = "palette_2e_banked_prom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "1024" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized15
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.105199 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "palette_2f_banked_prom.mem" *) 
(* C_INIT_FILE_NAME = "palette_2f_banked_prom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "1024" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "4" *) (* C_READ_WIDTH_B = "4" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "4" *) (* C_WRITE_WIDTH_B = "4" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized17
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [3:0]dina;
  output [3:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [3:0]dinb;
  output [3:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [3:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "sou_3h_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "sou_3h_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized19
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "sou_3f_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "sou_3f_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized21
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "tile_3p_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "tile_3p_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "tile_3n_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "tile_3n_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7c_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7c_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "8192" *) (* C_READ_DEPTH_B = "8192" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_WRITE_DEPTH_B = "8192" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized7
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.326399 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "obj_7d_banked_rom.mem" *) 
(* C_INIT_FILE_NAME = "obj_7d_banked_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "8192" *) (* C_READ_DEPTH_B = "8192" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "8" *) (* C_READ_WIDTH_B = "8" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_WRITE_DEPTH_B = "8192" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3__parameterized9
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth
   (douta,
    clka,
    addra,
    ena);
  output [7:0]douta;
  input clka;
  input [16:0]addra;
  input ena;

  wire [16:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized1
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized10
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized10 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized3
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized3 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized4
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized4 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized5
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized5 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized6
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized6 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized7
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized7 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized8
   (douta,
    clka,
    ena,
    addra);
  output [3:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [3:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized8 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module dkong_dkong_system_wrapper_0_0_blk_mem_gen_v8_4_3_synth__parameterized9
   (douta,
    addra,
    ena,
    clka);
  output [7:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [7:0]douta;
  wire ena;

  dkong_dkong_system_wrapper_0_0_blk_mem_gen_top__parameterized9 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
