{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd " "Source file: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1675189036671 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1675189036671 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd " "Source file: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1675189036750 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1675189036750 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd " "Source file: C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1675189036827 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1675189036827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675189037331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675189037337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 19:17:17 2023 " "Processing started: Tue Jan 31 19:17:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675189037337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189037337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189037337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675189038033 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE1_SoC_QSYS.qsys " "Elaborating Platform Designer system entity \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675189048618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:33 Progress: Loading fpga-2D-radar/DE1_SoC_QSYS.qsys " "2023.01.31.19:17:33 Progress: Loading fpga-2D-radar/DE1_SoC_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189053191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:33 Progress: Reading input file " "2023.01.31.19:17:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189053783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:33 Progress: Adding HEX0 \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:33 Progress: Adding HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189053920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:33 Progress: Parameterizing module HEX0 " "2023.01.31.19:17:33 Progress: Parameterizing module HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189053993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:33 Progress: Adding HEX1 \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:33 Progress: Adding HEX1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189053997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:33 Progress: Parameterizing module HEX1 " "2023.01.31.19:17:33 Progress: Parameterizing module HEX1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189053998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding HEX2 \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:34 Progress: Adding HEX2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Parameterizing module HEX2 " "2023.01.31.19:17:34 Progress: Parameterizing module HEX2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding HEX3 \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:34 Progress: Adding HEX3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Parameterizing module HEX3 " "2023.01.31.19:17:34 Progress: Parameterizing module HEX3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding HEX4 \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:34 Progress: Adding HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Parameterizing module HEX4 " "2023.01.31.19:17:34 Progress: Parameterizing module HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding HEX5 \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:34 Progress: Adding HEX5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Parameterizing module HEX5 " "2023.01.31.19:17:34 Progress: Parameterizing module HEX5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding KEY \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:34 Progress: Adding KEY \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Parameterizing module KEY " "2023.01.31.19:17:34 Progress: Parameterizing module KEY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding LEDR \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:34 Progress: Adding LEDR \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Parameterizing module LEDR " "2023.01.31.19:17:34 Progress: Parameterizing module LEDR" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:34 Progress: Adding adc_ltc2308 \[adc_ltc2308 1.1\] " "2023.01.31.19:17:34 Progress: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189054012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module adc_ltc2308 " "2023.01.31.19:17:35 Progress: Parameterizing module adc_ltc2308" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding avalon_servomoteur_0 \[avalon_servomoteur 1.0\] " "2023.01.31.19:17:35 Progress: Adding avalon_servomoteur_0 \[avalon_servomoteur 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module avalon_servomoteur_0 " "2023.01.31.19:17:35 Progress: Parameterizing module avalon_servomoteur_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding avalon_seven_segment_0 \[avalon_sevenseg 1.0\] " "2023.01.31.19:17:35 Progress: Adding avalon_seven_segment_0 \[avalon_sevenseg 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module avalon_seven_segment_0 " "2023.01.31.19:17:35 Progress: Parameterizing module avalon_seven_segment_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding avalon_telemetre_us_0 \[avalon_telemetre_us 1.0\] " "2023.01.31.19:17:35 Progress: Adding avalon_telemetre_us_0 \[avalon_telemetre_us 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module avalon_telemetre_us_0 " "2023.01.31.19:17:35 Progress: Parameterizing module avalon_telemetre_us_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding clk_50 \[clock_source 18.1\] " "2023.01.31.19:17:35 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module clk_50 " "2023.01.31.19:17:35 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding interval_timer \[altera_avalon_timer 18.1\] " "2023.01.31.19:17:35 Progress: Adding interval_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module interval_timer " "2023.01.31.19:17:35 Progress: Parameterizing module interval_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2023.01.31.19:17:35 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module jtag_uart " "2023.01.31.19:17:35 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding nios2_qsys \[altera_nios2_gen2 18.1\] " "2023.01.31.19:17:35 Progress: Adding nios2_qsys \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module nios2_qsys " "2023.01.31.19:17:35 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\] " "2023.01.31.19:17:35 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Parameterizing module onchip_memory2 " "2023.01.31.19:17:35 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:35 Progress: Adding pll_sys \[altera_pll 18.1\] " "2023.01.31.19:17:35 Progress: Adding pll_sys \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189055838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Parameterizing module pll_sys " "2023.01.31.19:17:36 Progress: Parameterizing module pll_sys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2023.01.31.19:17:36 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Parameterizing module sw " "2023.01.31.19:17:36 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2023.01.31.19:17:36 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Parameterizing module sysid_qsys " "2023.01.31.19:17:36 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Building connections " "2023.01.31.19:17:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Parameterizing connections " "2023.01.31.19:17:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:36 Progress: Validating " "2023.01.31.19:17:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189056511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.31.19:17:38 Progress: Done reading input file " "2023.01.31.19:17:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189058905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings " "DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189059920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH " "DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189060786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0 " "Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189063704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY: Starting RTL generation for module 'DE1_SoC_QSYS_KEY' " "KEY: Starting RTL generation for module 'DE1_SoC_QSYS_KEY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_KEY --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0002_KEY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0002_KEY_gen//DE1_SoC_QSYS_KEY_component_configuration.pl  --do_build_sim=0  \] " "KEY:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_KEY --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0002_KEY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0002_KEY_gen//DE1_SoC_QSYS_KEY_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY: Done RTL generation for module 'DE1_SoC_QSYS_KEY' " "KEY: Done RTL generation for module 'DE1_SoC_QSYS_KEY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"KEY\" " "KEY: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"KEY\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_ltc2308: \"DE1_SoC_QSYS\" instantiated adc_ltc2308 \"adc_ltc2308\" " "Adc_ltc2308: \"DE1_SoC_QSYS\" instantiated adc_ltc2308 \"adc_ltc2308\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_servomoteur_0: \"DE1_SoC_QSYS\" instantiated avalon_servomoteur \"avalon_servomoteur_0\" " "Avalon_servomoteur_0: \"DE1_SoC_QSYS\" instantiated avalon_servomoteur \"avalon_servomoteur_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_seven_segment_0: \"DE1_SoC_QSYS\" instantiated avalon_sevenseg \"avalon_seven_segment_0\" " "Avalon_seven_segment_0: \"DE1_SoC_QSYS\" instantiated avalon_sevenseg \"avalon_seven_segment_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_telemetre_us_0: \"DE1_SoC_QSYS\" instantiated avalon_telemetre_us \"avalon_telemetre_us_0\" " "Avalon_telemetre_us_0: \"DE1_SoC_QSYS\" instantiated avalon_telemetre_us \"avalon_telemetre_us_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_timer: Starting RTL generation for module 'DE1_SoC_QSYS_interval_timer' " "Interval_timer: Starting RTL generation for module 'DE1_SoC_QSYS_interval_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_interval_timer --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0007_interval_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0007_interval_timer_gen//DE1_SoC_QSYS_interval_timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_interval_timer --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0007_interval_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0007_interval_timer_gen//DE1_SoC_QSYS_interval_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_timer: Done RTL generation for module 'DE1_SoC_QSYS_interval_timer' " "Interval_timer: Done RTL generation for module 'DE1_SoC_QSYS_interval_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"interval_timer\" " "Interval_timer: \"DE1_SoC_QSYS\" instantiated altera_avalon_timer \"interval_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0008_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0008_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0008_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0008_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE1_SoC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189068939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"nios2_qsys\" " "Nios2_qsys: \"DE1_SoC_QSYS\" instantiated altera_nios2_gen2 \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189069665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189069670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0009_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0009_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0009_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0009_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189069670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE1_SoC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_sys: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll_sys\" " "Pll_sys: \"DE1_SoC_QSYS\" instantiated altera_pll \"pll_sys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw' " "Sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0011_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0011_sw_gen//DE1_SoC_QSYS_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0011_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0011_sw_gen//DE1_SoC_QSYS_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'DE1_SoC_QSYS_sw' " "Sw: Done RTL generation for module 'DE1_SoC_QSYS_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"sw\" " "Sw: \"DE1_SoC_QSYS\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE1_SoC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189070892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189079401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189079685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189079976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189080281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189080576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189080889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189081160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189081456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189081736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189082010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189082279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE1_SoC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189085754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE1_SoC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189085760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"DE1_SoC_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"DE1_SoC_QSYS\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189085762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE1_SoC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189085766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys_cpu' " "Cpu: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189085783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys_cpu --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0016_cpu_gen//DE1_SoC_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys_cpu --dir=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/yannv/AppData/Local/Temp/alt9388_8945439078703763276.dir/0016_cpu_gen//DE1_SoC_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189085783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:06 (*) Starting Nios II generation " "Cpu: # 2023.01.31 19:18:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:06 (*)   Checking for plaintext license. " "Cpu: # 2023.01.31 19:18:06 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.01.31 19:18:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.01.31 19:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.01.31 19:18:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Plaintext license not found. " "Cpu: # 2023.01.31 19:18:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.01.31 19:18:07 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.01.31 19:18:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.01.31 19:18:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.01.31 19:18:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.01.31 19:18:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.01.31 19:18:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)   Creating all objects for CPU " "Cpu: # 2023.01.31 19:18:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)     Testbench " "Cpu: # 2023.01.31 19:18:07 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)     Instruction decoding " "Cpu: # 2023.01.31 19:18:07 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:07 (*)       Instruction fields " "Cpu: # 2023.01.31 19:18:07 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:08 (*)       Instruction decodes " "Cpu: # 2023.01.31 19:18:08 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:08 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.01.31 19:18:08 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:08 (*)       Instruction controls " "Cpu: # 2023.01.31 19:18:08 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:08 (*)     Pipeline frontend " "Cpu: # 2023.01.31 19:18:08 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:08 (*)     Pipeline backend " "Cpu: # 2023.01.31 19:18:08 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:11 (*)   Generating RTL from CPU objects " "Cpu: # 2023.01.31 19:18:11 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:13 (*)   Creating encrypted RTL " "Cpu: # 2023.01.31 19:18:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.31 19:18:13 (*) Done Nios II generation " "Cpu: # 2023.01.31 19:18:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys_cpu' " "Cpu: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189093985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_qsys\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_qsys\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\" " "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\" " "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_data_master_limiter\" " "Nios2_qsys_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\" " "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 41 modules, 72 files " "DE1_SoC_QSYS: Done \"DE1_SoC_QSYS\" with 41 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189094840 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE1_SoC_QSYS.qsys " "Finished elaborating Platform Designer system entity \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675189096034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevels/telemetre_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevels/telemetre_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_top-STRUCT " "Found design unit 1: telemetre_top-STRUCT" {  } { { "src/toplevels/telemetre_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/telemetre_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097040 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_top " "Found entity 1: telemetre_top" {  } { { "src/toplevels/telemetre_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/telemetre_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevels/telemetre_servomoteur_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevels/telemetre_servomoteur_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_servomoteur_top-STRUCT " "Found design unit 1: telemetre_servomoteur_top-STRUCT" {  } { { "src/toplevels/telemetre_servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/telemetre_servomoteur_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097045 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_servomoteur_top " "Found entity 1: telemetre_servomoteur_top" {  } { { "src/toplevels/telemetre_servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/telemetre_servomoteur_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevels/servomoteur_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevels/servomoteur_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomoteur_top-STRUCT " "Found design unit 1: servomoteur_top-STRUCT" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097050 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur_top " "Found entity 1: servomoteur_top" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevels/nios2_telemetre_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevels/nios2_telemetre_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_telemetre_top-struct " "Found design unit 1: nios2_telemetre_top-struct" {  } { { "src/toplevels/nios2_telemetre_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/nios2_telemetre_top.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_telemetre_top " "Found entity 1: nios2_telemetre_top" {  } { { "src/toplevels/nios2_telemetre_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/nios2_telemetre_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevels/nios2_telemetre_servo_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevels/nios2_telemetre_servo_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_telemetre_servo_top-struct " "Found design unit 1: nios2_telemetre_servo_top-struct" {  } { { "src/toplevels/nios2_telemetre_servo_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/nios2_telemetre_servo_top.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097061 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_telemetre_servo_top " "Found entity 1: nios2_telemetre_servo_top" {  } { { "src/toplevels/nios2_telemetre_servo_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/nios2_telemetre_servo_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/designs/telemetre_us_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/designs/telemetre_us_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_us_avalon-RTL " "Found design unit 1: telemetre_us_avalon-RTL" {  } { { "src/designs/telemetre_us_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/telemetre_us_avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097066 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_us_avalon " "Found entity 1: telemetre_us_avalon" {  } { { "src/designs/telemetre_us_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/telemetre_us_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/designs/telemetre_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/designs/telemetre_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_us-RTL " "Found design unit 1: telemetre_us-RTL" {  } { { "src/designs/telemetre_us.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/telemetre_us.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097071 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_us " "Found entity 1: telemetre_us" {  } { { "src/designs/telemetre_us.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/telemetre_us.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/designs/servomoteur_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/designs/servomoteur_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomoteur_avalon-RTL " "Found design unit 1: servomoteur_avalon-RTL" {  } { { "src/designs/servomoteur_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur_avalon.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097077 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur_avalon " "Found entity 1: servomoteur_avalon" {  } { { "src/designs/servomoteur_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/designs/servomoteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/designs/servomoteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomoteur-RTL " "Found design unit 1: servomoteur-RTL" {  } { { "src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097082 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur " "Found entity 1: servomoteur" {  } { { "src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/de1_soc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/de1_soc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS-rtl " "Found design unit 1: DE1_SoC_QSYS-rtl" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller-rtl " "Found design unit 1: de1_soc_qsys_rst_controller-rtl" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097103 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller " "Found entity 1: de1_soc_qsys_rst_controller" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_001-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_001-rtl" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_001.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097113 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_001 " "Found entity 1: de1_soc_qsys_rst_controller_001" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_001.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_002-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_002-rtl" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_002.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097122 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_002 " "Found entity 1: de1_soc_qsys_rst_controller_002" {  } { { "db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_002.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/de1_soc_qsys_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_KEY " "Found entity 1: DE1_SoC_QSYS_KEY" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_interval_timer " "Found entity 1: DE1_SoC_QSYS_interval_timer" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_interval_timer.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097160 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097160 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097160 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097160 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097299 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097307 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097315 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_soc_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_soc_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at de1_soc_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675189097318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097321 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_007 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_007" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys " "Found entity 1: DE1_SoC_QSYS_nios2_qsys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189097389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189097389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_nios2_qsys_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_nios2_qsys_cpu_bht_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_nios2_qsys_cpu " "Found entity 27: DE1_SoC_QSYS_nios2_qsys_cpu" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_test_bench" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll_sys.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sw " "Found entity 1: DE1_SoC_QSYS_sw" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sw.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/adc_data_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "db/ip/de1_soc_qsys/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/de1_soc_qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098513 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098581 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de1_soc_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/de1_soc_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/avalon_seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/avalon_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_seven_segment-RTL " "Found design unit 1: avalon_seven_segment-RTL" {  } { { "db/ip/de1_soc_qsys/submodules/avalon_seven_segment.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/avalon_seven_segment.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098661 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_seven_segment " "Found entity 1: avalon_seven_segment" {  } { { "db/ip/de1_soc_qsys/submodules/avalon_seven_segment.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/avalon_seven_segment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/servomoteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/servomoteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomoteur-RTL " "Found design unit 1: servomoteur-RTL" {  } { { "db/ip/de1_soc_qsys/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/servomoteur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098665 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur " "Found entity 1: servomoteur" {  } { { "db/ip/de1_soc_qsys/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/servomoteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/servomoteur_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/servomoteur_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomoteur_avalon-RTL " "Found design unit 1: servomoteur_avalon-RTL" {  } { { "db/ip/de1_soc_qsys/submodules/servomoteur_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/servomoteur_avalon.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098669 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur_avalon " "Found entity 1: servomoteur_avalon" {  } { { "db/ip/de1_soc_qsys/submodules/servomoteur_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/servomoteur_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/telemetre_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/telemetre_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_us-RTL " "Found design unit 1: telemetre_us-RTL" {  } { { "db/ip/de1_soc_qsys/submodules/telemetre_us.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/telemetre_us.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098674 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_us " "Found entity 1: telemetre_us" {  } { { "db/ip/de1_soc_qsys/submodules/telemetre_us.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/telemetre_us.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de1_soc_qsys/submodules/telemetre_us_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/de1_soc_qsys/submodules/telemetre_us_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemetre_us_avalon-RTL " "Found design unit 1: telemetre_us_avalon-RTL" {  } { { "db/ip/de1_soc_qsys/submodules/telemetre_us_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/telemetre_us_avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098678 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemetre_us_avalon " "Found entity 1: telemetre_us_avalon" {  } { { "db/ip/de1_soc_qsys/submodules/telemetre_us_avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/de1_soc_qsys/submodules/telemetre_us_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675189098678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189098678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servomoteur_top " "Elaborating entity \"servomoteur_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675189098886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servomoteur servomoteur:servomoteur_0 " "Elaborating entity \"servomoteur\" for hierarchy \"servomoteur:servomoteur_0\"" {  } { { "src/toplevels/servomoteur_top.vhd" "servomoteur_0" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675189098905 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PulseWidthMin_ticks servomoteur.vhd(26) " "VHDL Signal Declaration warning at servomoteur.vhd(26): used explicit default value for signal \"PulseWidthMin_ticks\" because signal was never assigned a value" {  } { { "src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675189098906 "|servomoteur_top|servomoteur:servomoteur_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PulseWidthMax_ticks servomoteur.vhd(27) " "VHDL Signal Declaration warning at servomoteur.vhd(27): used explicit default value for signal \"PulseWidthMax_ticks\" because signal was never assigned a value" {  } { { "src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675189098906 "|servomoteur_top|servomoteur:servomoteur_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Period_ticks servomoteur.vhd(28) " "VHDL Signal Declaration warning at servomoteur.vhd(28): used explicit default value for signal \"Period_ticks\" because signal was never assigned a value" {  } { { "src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/designs/servomoteur.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1675189098906 "|servomoteur_top|servomoteur:servomoteur_0"}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1675189099630 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1675189099630 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1675189099630 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1675189099734 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1675189099734 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1675189099734 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1675189099734 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1675189099835 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1675189099835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675189099930 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS 19 " "Ignored 19 assignments for entity \"DE1_SoC_QSYS\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_KEY 23 " "Ignored 23 assignments for entity \"DE1_SoC_QSYS_KEY\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_interval_timer 26 " "Ignored 26 assignments for entity \"DE1_SoC_QSYS_interval_timer\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_irq_mapper 14 " "Ignored 14 assignments for entity \"DE1_SoC_QSYS_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_jtag_uart 24 " "Ignored 24 assignments for entity \"DE1_SoC_QSYS_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005 19 " "Ignored 19 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_router_007 36 " "Ignored 36 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_router_007\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 17 " "Ignored 17 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006 17 " "Ignored 17 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_nios2_qsys 172 " "Ignored 172 assignments for entity \"DE1_SoC_QSYS_nios2_qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_nios2_qsys_cpu 179 " "Ignored 179 assignments for entity \"DE1_SoC_QSYS_nios2_qsys_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_onchip_memory2 36 " "Ignored 36 assignments for entity \"DE1_SoC_QSYS_onchip_memory2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_pll_sys 317 " "Ignored 317 assignments for entity \"DE1_SoC_QSYS_pll_sys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_sw 26 " "Ignored 26 assignments for entity \"DE1_SoC_QSYS_sw\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_QSYS_sysid_qsys 10 " "Ignored 10 assignments for entity \"DE1_SoC_QSYS_sysid_qsys\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_irq_clock_crosser 12 " "Ignored 12 assignments for entity \"altera_irq_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1675189100161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/DE1_SoC_ADC.map.smsg " "Generated suppressed messages file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/DE1_SoC_ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189100228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675189100713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675189100713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675189100793 "|servomoteur_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675189100793 "|servomoteur_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675189100793 "|servomoteur_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675189100793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675189100794 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675189100794 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1675189100794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675189100794 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1675189100794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675189100794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675189100824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 19:18:20 2023 " "Processing ended: Tue Jan 31 19:18:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675189100824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675189100824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675189100824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675189100824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1675189102306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675189102313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 19:18:21 2023 " "Processing started: Tue Jan 31 19:18:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675189102313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675189102313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675189102313 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675189102473 ""}
{ "Info" "0" "" "Project  = DE1_SoC_ADC" {  } {  } 0 0 "Project  = DE1_SoC_ADC" 0 0 "Fitter" 0 0 1675189102473 ""}
{ "Info" "0" "" "Revision = DE1_SoC_ADC" {  } {  } 0 0 "Revision = DE1_SoC_ADC" 0 0 "Fitter" 0 0 1675189102473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1675189102619 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_ADC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675189102628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675189102680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675189102680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675189103142 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675189103170 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675189103541 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1675189115740 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 53 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 53 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1675189115918 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1675189115918 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675189115918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675189115923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675189115923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675189115924 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675189115925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675189115925 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675189115925 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.sdc " "Reading SDC File: 'c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1675189116686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116689 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116690 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116691 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116692 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 50 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(50): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116693 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*    -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*    -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116694 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116696 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116697 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116698 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1675189116698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116700 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116700 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1675189116701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116701 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116701 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116702 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189116702 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1675189116702 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1675189116702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675189116704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1675189116706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1675189116706 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675189116706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675189116726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1675189116726 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675189116726 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1675189116823 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1675189116823 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675189116830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675189121850 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1675189122199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675189131485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675189140531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675189144671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675189144671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675189145721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1675189149284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675189149284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1675189150025 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1675189150025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675189150028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1675189151617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675189151655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675189152150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1675189152150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1675189152616 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675189155828 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1675189156141 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "src/toplevels/servomoteur_top.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/src/toplevels/servomoteur_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1675189156159 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1675189156159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/DE1_SoC_ADC.fit.smsg " "Generated suppressed messages file C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/DE1_SoC_ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675189156252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 227 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7964 " "Peak virtual memory: 7964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675189156912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 19:19:16 2023 " "Processing ended: Tue Jan 31 19:19:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675189156912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675189156912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675189156912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675189156912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1675189158146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675189158153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 19:19:17 2023 " "Processing started: Tue Jan 31 19:19:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675189158153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1675189158153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1675189158153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1675189165096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675189165575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 19:19:25 2023 " "Processing ended: Tue Jan 31 19:19:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675189165575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675189165575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675189165575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1675189165575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1675189166221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1675189166964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675189166969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 19:19:26 2023 " "Processing started: Tue Jan 31 19:19:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675189166969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1675189166969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_ADC -c DE1_SoC_ADC " "Command: quartus_sta DE1_SoC_ADC -c DE1_SoC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1675189166969 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1675189167128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1675189168058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189168108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189168109 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.sdc " "Reading SDC File: 'c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/de1_soc_qsys_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1675189168678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168681 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168682 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168683 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168684 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 50 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(50): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*\]" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168686 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*    -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sr*    -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168687 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168688 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): *DE1_SoC_QSYS_nios2_qsys_cpu:*\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$DE1_SoC_QSYS_nios2_qsys_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168689 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_nios2_qsys_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at DE1_SoC_QSYS_nios2_qsys_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168689 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1675189168692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168694 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168694 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168695 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168695 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168696 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675189168696 ""}  } { { "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/yannv/Desktop/Projects/quartus/fpga-2D-radar/db/ip/DE1_SoC_QSYS/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1675189168696 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/yannv/desktop/projects/quartus/fpga-2d-radar/db/ip/de1_soc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1675189168699 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189168703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1675189168703 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675189168703 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1675189168704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675189168704 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1675189168705 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1675189168716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675189168735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675189168735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.622 " "Worst-case setup slack is -2.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -65.997 CLOCK_50  " "   -2.622             -65.997 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189168737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK_50  " "    0.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189168741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189168745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189168751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -41.260 CLOCK_50  " "   -0.394             -41.260 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189168754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189168754 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1675189168767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1675189168804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1675189169649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675189169712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675189169718 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675189169718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.661 " "Worst-case setup slack is -2.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.661             -66.740 CLOCK_50  " "   -2.661             -66.740 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189169721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189169725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189169729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189169733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.536 CLOCK_50  " "   -0.394             -37.536 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189169736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189169736 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1675189169748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1675189169947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1675189170743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675189170835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675189170837 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675189170837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.034 " "Worst-case setup slack is -1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034             -11.254 CLOCK_50  " "   -1.034             -11.254 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189170842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLOCK_50  " "    0.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189170849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189170853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189170858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.401 " "Worst-case minimum pulse width slack is -0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401             -27.839 CLOCK_50  " "   -0.401             -27.839 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189170862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189170862 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1675189170875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1675189171051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1675189171052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1675189171052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.911 " "Worst-case setup slack is -0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -7.305 CLOCK_50  " "   -0.911              -7.305 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189171056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLOCK_50  " "    0.193               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189171061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189171064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1675189171068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.437 " "Worst-case minimum pulse width slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -33.265 CLOCK_50  " "   -0.437             -33.265 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1675189171071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1675189171071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1675189172969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1675189172970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5264 " "Peak virtual memory: 5264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675189173046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 19:19:33 2023 " "Processing ended: Tue Jan 31 19:19:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675189173046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675189173046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675189173046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1675189173046 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 360 s " "Quartus Prime Full Compilation was successful. 0 errors, 360 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1675189173866 ""}
