{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 16:30:38 2019 " "Info: Processing started: Mon Oct 14 16:30:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw3 -c hw3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw3 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"hw3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a31 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a30 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a29 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a28 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a27 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a26 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a25 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a24 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a23 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a22 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a21 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a20 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a19 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a18 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a17 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a16 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a15 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a14 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a13 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a12 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a11 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a10 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a9 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a8 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a7 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a6 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a5 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a4 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a3 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a2 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a1 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0 " "Info: Atom \"RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5 " "Info: Atom \"RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 36 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 57 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 78 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 99 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 120 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 141 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 162 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7 " "Info: Destination node RAM3:inst23\|altsyncram:altsyncram_component\|altsyncram_rfc1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_rfc1.tdf" 183 2 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_DFF:inst2\|Out " "Info: Destination node _DFF:inst2\|Out" {  } { { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DFF:inst2|Out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fdiv_Beat:inst10\|Fout " "Info: Destination node Fdiv_Beat:inst10\|Fout" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Beat:inst10|Fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CLK_50M } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 352 -368 -200 368 "CLK_50M" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Info: Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Fdiv_Beat:inst10\|Fout  " "Info: Automatically promoted node Fdiv_Beat:inst10\|Fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Fdiv_Beat.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Beat.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Beat:inst10|Fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_DFF:inst2\|Out  " "Info: Automatically promoted node _DFF:inst2\|Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Fdiv_Sound:inst14\|counter\[30\]~95 " "Info: Destination node Fdiv_Sound:inst14\|counter\[30\]~95" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fdiv_Sound:inst14|counter[30]~95 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst9 " "Info: Destination node inst9" {  } { { "hw3.bdf" "" { Schematic "C:/Users/mings/Desktop/LAB3/hw3.bdf" { { 248 192 256 296 "inst9" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "_DFF.v" "" { Text "C:/Users/mings/Desktop/LAB3/_DFF.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _DFF:inst2|Out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mings/Desktop/LAB3/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.591 ns memory register " "Info: Estimated most critical path is memory to register delay of 9.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg4 1 MEM M4K_X26_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'RAM4:inst24\|altsyncram:altsyncram_component\|altsyncram_ofc1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/mings/Desktop/LAB3/db/altsyncram_ofc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.393 ns) 3.972 ns Fdiv_Sound:inst14\|LessThan0~1 3 COMB LAB_X27_Y19 1 " "Info: 3: + IC(0.586 ns) + CELL(0.393 ns) = 3.972 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[0] Fdiv_Sound:inst14|LessThan0~1 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.043 ns Fdiv_Sound:inst14\|LessThan0~3 4 COMB LAB_X27_Y19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.043 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~1 Fdiv_Sound:inst14|LessThan0~3 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.114 ns Fdiv_Sound:inst14\|LessThan0~5 5 COMB LAB_X27_Y19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.114 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~3 Fdiv_Sound:inst14|LessThan0~5 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.185 ns Fdiv_Sound:inst14\|LessThan0~7 6 COMB LAB_X27_Y19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.185 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~5 Fdiv_Sound:inst14|LessThan0~7 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.256 ns Fdiv_Sound:inst14\|LessThan0~9 7 COMB LAB_X27_Y19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.256 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~7 Fdiv_Sound:inst14|LessThan0~9 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.327 ns Fdiv_Sound:inst14\|LessThan0~11 8 COMB LAB_X27_Y19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.327 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~9 Fdiv_Sound:inst14|LessThan0~11 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.398 ns Fdiv_Sound:inst14\|LessThan0~13 9 COMB LAB_X27_Y19 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.398 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~11 Fdiv_Sound:inst14|LessThan0~13 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.469 ns Fdiv_Sound:inst14\|LessThan0~15 10 COMB LAB_X27_Y19 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.469 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~13 Fdiv_Sound:inst14|LessThan0~15 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.540 ns Fdiv_Sound:inst14\|LessThan0~17 11 COMB LAB_X27_Y19 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.540 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~15 Fdiv_Sound:inst14|LessThan0~17 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.611 ns Fdiv_Sound:inst14\|LessThan0~19 12 COMB LAB_X27_Y19 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.611 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~17 Fdiv_Sound:inst14|LessThan0~19 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.682 ns Fdiv_Sound:inst14\|LessThan0~21 13 COMB LAB_X27_Y19 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.682 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~19 Fdiv_Sound:inst14|LessThan0~21 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.753 ns Fdiv_Sound:inst14\|LessThan0~23 14 COMB LAB_X27_Y19 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.753 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~21 Fdiv_Sound:inst14|LessThan0~23 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.824 ns Fdiv_Sound:inst14\|LessThan0~25 15 COMB LAB_X27_Y19 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.824 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~23 Fdiv_Sound:inst14|LessThan0~25 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.895 ns Fdiv_Sound:inst14\|LessThan0~27 16 COMB LAB_X27_Y19 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.895 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~25 Fdiv_Sound:inst14|LessThan0~27 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.966 ns Fdiv_Sound:inst14\|LessThan0~29 17 COMB LAB_X27_Y19 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.966 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~27 Fdiv_Sound:inst14|LessThan0~29 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.037 ns Fdiv_Sound:inst14\|LessThan0~31 18 COMB LAB_X27_Y19 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.037 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~29 Fdiv_Sound:inst14|LessThan0~31 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.198 ns Fdiv_Sound:inst14\|LessThan0~33 19 COMB LAB_X27_Y18 1 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 5.198 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Fdiv_Sound:inst14|LessThan0~31 Fdiv_Sound:inst14|LessThan0~33 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.269 ns Fdiv_Sound:inst14\|LessThan0~35 20 COMB LAB_X27_Y18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.269 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~33 Fdiv_Sound:inst14|LessThan0~35 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.340 ns Fdiv_Sound:inst14\|LessThan0~37 21 COMB LAB_X27_Y18 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.340 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~35 Fdiv_Sound:inst14|LessThan0~37 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.411 ns Fdiv_Sound:inst14\|LessThan0~39 22 COMB LAB_X27_Y18 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.411 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~37 Fdiv_Sound:inst14|LessThan0~39 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.482 ns Fdiv_Sound:inst14\|LessThan0~41 23 COMB LAB_X27_Y18 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.482 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~41'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~39 Fdiv_Sound:inst14|LessThan0~41 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.553 ns Fdiv_Sound:inst14\|LessThan0~43 24 COMB LAB_X27_Y18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.553 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~43'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~41 Fdiv_Sound:inst14|LessThan0~43 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.624 ns Fdiv_Sound:inst14\|LessThan0~45 25 COMB LAB_X27_Y18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.624 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~45'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~43 Fdiv_Sound:inst14|LessThan0~45 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.695 ns Fdiv_Sound:inst14\|LessThan0~47 26 COMB LAB_X27_Y18 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.695 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~47'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~45 Fdiv_Sound:inst14|LessThan0~47 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.766 ns Fdiv_Sound:inst14\|LessThan0~49 27 COMB LAB_X27_Y18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.766 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~49'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~47 Fdiv_Sound:inst14|LessThan0~49 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.837 ns Fdiv_Sound:inst14\|LessThan0~51 28 COMB LAB_X27_Y18 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.837 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~51'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~49 Fdiv_Sound:inst14|LessThan0~51 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.908 ns Fdiv_Sound:inst14\|LessThan0~53 29 COMB LAB_X27_Y18 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.908 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~53'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~51 Fdiv_Sound:inst14|LessThan0~53 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.979 ns Fdiv_Sound:inst14\|LessThan0~55 30 COMB LAB_X27_Y18 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.979 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~55'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~53 Fdiv_Sound:inst14|LessThan0~55 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.050 ns Fdiv_Sound:inst14\|LessThan0~57 31 COMB LAB_X27_Y18 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.050 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~57'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~55 Fdiv_Sound:inst14|LessThan0~57 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.121 ns Fdiv_Sound:inst14\|LessThan0~59 32 COMB LAB_X27_Y18 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.121 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~59'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~57 Fdiv_Sound:inst14|LessThan0~59 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.192 ns Fdiv_Sound:inst14\|LessThan0~61 33 COMB LAB_X27_Y18 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.192 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~61'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Fdiv_Sound:inst14|LessThan0~59 Fdiv_Sound:inst14|LessThan0~61 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.602 ns Fdiv_Sound:inst14\|LessThan0~62 34 COMB LAB_X27_Y18 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 6.602 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14\|LessThan0~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Fdiv_Sound:inst14|LessThan0~61 Fdiv_Sound:inst14|LessThan0~62 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.420 ns) 7.925 ns Fdiv_Sound:inst14\|counter\[30\]~95 35 COMB LAB_X25_Y20 32 " "Info: 35: + IC(0.903 ns) + CELL(0.420 ns) = 7.925 ns; Loc. = LAB_X25_Y20; Fanout = 32; COMB Node = 'Fdiv_Sound:inst14\|counter\[30\]~95'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { Fdiv_Sound:inst14|LessThan0~62 Fdiv_Sound:inst14|counter[30]~95 } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.659 ns) 9.591 ns Fdiv_Sound:inst14\|counter\[30\] 36 REG LAB_X28_Y18 4 " "Info: 36: + IC(1.007 ns) + CELL(0.659 ns) = 9.591 ns; Loc. = LAB_X28_Y18; Fanout = 4; REG Node = 'Fdiv_Sound:inst14\|counter\[30\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } } { "Fdiv_Sound.v" "" { Text "C:/Users/mings/Desktop/LAB3/Fdiv_Sound.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 73.04 % ) " "Info: Total cell delay = 7.005 ns ( 73.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 26.96 % ) " "Info: Total interconnect delay = 2.586 ns ( 26.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.591 ns" { RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[0] Fdiv_Sound:inst14|LessThan0~1 Fdiv_Sound:inst14|LessThan0~3 Fdiv_Sound:inst14|LessThan0~5 Fdiv_Sound:inst14|LessThan0~7 Fdiv_Sound:inst14|LessThan0~9 Fdiv_Sound:inst14|LessThan0~11 Fdiv_Sound:inst14|LessThan0~13 Fdiv_Sound:inst14|LessThan0~15 Fdiv_Sound:inst14|LessThan0~17 Fdiv_Sound:inst14|LessThan0~19 Fdiv_Sound:inst14|LessThan0~21 Fdiv_Sound:inst14|LessThan0~23 Fdiv_Sound:inst14|LessThan0~25 Fdiv_Sound:inst14|LessThan0~27 Fdiv_Sound:inst14|LessThan0~29 Fdiv_Sound:inst14|LessThan0~31 Fdiv_Sound:inst14|LessThan0~33 Fdiv_Sound:inst14|LessThan0~35 Fdiv_Sound:inst14|LessThan0~37 Fdiv_Sound:inst14|LessThan0~39 Fdiv_Sound:inst14|LessThan0~41 Fdiv_Sound:inst14|LessThan0~43 Fdiv_Sound:inst14|LessThan0~45 Fdiv_Sound:inst14|LessThan0~47 Fdiv_Sound:inst14|LessThan0~49 Fdiv_Sound:inst14|LessThan0~51 Fdiv_Sound:inst14|LessThan0~53 Fdiv_Sound:inst14|LessThan0~55 Fdiv_Sound:inst14|LessThan0~57 Fdiv_Sound:inst14|LessThan0~59 Fdiv_Sound:inst14|LessThan0~61 Fdiv_Sound:inst14|LessThan0~62 Fdiv_Sound:inst14|counter[30]~95 Fdiv_Sound:inst14|counter[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT 0 " "Info: Pin \"OUTPUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Info: Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 16:30:45 2019 " "Info: Processing ended: Mon Oct 14 16:30:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
