
##################################Primary Inputs for Unroll-1
INPUT(LINEA_1)


##################################Primary Inputs for Unroll-2
INPUT(LINEA_2)


##################################Primary Outputs for Unroll-1
OUTPUT(U_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(U_REG_2)

##################################Other Inputs
INPUT(U_REG_1)
INPUT(STATO_REG_2__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)

##################################Other Outputs
OUTPUT(U31_2$enc)
OUTPUT(U33_2$enc)
OUTPUT(U38_2$enc)
OUTPUT(U32_2$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)

####################################################################Unroll 1
####################################################################Unroll 2

U_REG_2 = BUF(U31_1)
STATO_REG_2__2 = BUF(U33_1)
STATO_REG_1__2 = BUF(U38_1)
STATO_REG_0__2 = BUF(U32_1)





U31_1= AND(U35_1, U37_1, STATO_REG_2__1enc)
U32_1= NAND(U48_1, U47_1)
U33_1= NAND(U42_1, U41_1)
U34_1= NOT(STATO_REG_2__1)
U35_1= NOT(STATO_REG_0__1)
U36_1= NOT(LINEA_1)
U37_1= NOT(STATO_REG_1__1)
U38_1= NAND(U52_1, U51_1)
U39_1= NAND(U50_1, U49_1, U35_1)
U40_1= OR(STATO_REG_2__1, LINEA_1)
U41_1= NAND(STATO_REG_0__1, U40_1)
U42_1= NAND(STATO_REG_1__1, U39_1)
U43_1= OR(LINEA_1, STATO_REG_1__1enc)
U44_1= NAND(U34_1, U43_1)
U45_1= NAND(LINEA_1, U34_1)
U46_1= NAND(STATO_REG_0__1, U45_1)
U47_1= OR(LINEA_1, STATO_REG_0__1, STATO_REG_2__1enc)
U48_1= NAND(U46_1, U37_1)
U49_1= NAND(LINEA_1, U34_1)
U50_1= NAND(STATO_REG_2__1, U36_1)
U51_1= NAND(STATO_REG_0__1, U44_1)
U52_1= NAND(STATO_REG_1__1, U34_1, U35_1)

U_REG_3 = BUF(U31_2)
STATO_REG_2__3 = BUF(U33_2)
STATO_REG_1__3 = BUF(U38_2)
STATO_REG_0__3 = BUF(U32_2)





U31_2= AND(U35_2, U37_2, STATO_REG_2__2)
U32_2= NAND(U48_2, U47_2)
U33_2= NAND(U42_2, U41_2)
U34_2= NOT(STATO_REG_2__2)
U35_2= NOT(STATO_REG_0__2)
U36_2= NOT(LINEA_2)
U37_2= NOT(STATO_REG_1__2)
U38_2= NAND(U52_2, U51_2)
U39_2= NAND(U50_2, U49_2, U35_2)
U40_2= OR(STATO_REG_2__2, LINEA_2)
U41_2= NAND(STATO_REG_0__2, U40_2)
U42_2= NAND(STATO_REG_1__2, U39_2)
U43_2= OR(LINEA_2, STATO_REG_1__2)
U44_2= NAND(U34_2, U43_2)
U45_2= NAND(LINEA_2, U34_2)
U46_2= NAND(STATO_REG_0__2, U45_2)
U47_2= OR(LINEA_2, STATO_REG_0__2, STATO_REG_2__2)
U48_2= NAND(U46_2, U37_2)
U49_2= NAND(LINEA_2, U34_2)
U50_2= NAND(STATO_REG_2__2, U36_2)
U51_2= NAND(STATO_REG_0__2, U44_2)
U52_2= NAND(STATO_REG_1__2, U34_2, U35_2)


#Input encryption logic for U_REG
U_REG_1enc = XOR(U_REG_1, keyinput0)

#Output encryption logic for U31
U31_2$enc_0 = XOR(U31_2, keyinput0)
U31_2$enc_1 = XOR(U31_2$enc_0, keyinput1)
U31_2$enc_2 = XOR(U31_2$enc_1, keyinput2)
U31_2$enc = XOR(U31_2$enc_2, keyinput3)


#Input encryption logic for STATO_REG_2_
STATO_REG_2__1enc_0 = XOR(STATO_REG_2__1, keyinput0)
STATO_REG_2__1enc = XOR(STATO_REG_2__1enc_0, keyinput1)

#Output encryption logic for U33
U33_2$enc_0 = XOR(U33_2, keyinput1)
U33_2$enc_1 = XOR(U33_2$enc_0, keyinput2)
U33_2$enc = XOR(U33_2$enc_1, keyinput3)


#Input encryption logic for STATO_REG_1_
STATO_REG_1__1enc_0 = XOR(STATO_REG_1__1, keyinput0)
STATO_REG_1__1enc_1 = XOR(STATO_REG_1__1enc_0, keyinput1)
STATO_REG_1__1enc = XOR(STATO_REG_1__1enc_1, keyinput2)

#Output encryption logic for U38
U38_2$enc_0 = XOR(U38_2, keyinput2)
U38_2$enc = XOR(U38_2$enc_0, keyinput3)


#Input encryption logic for STATO_REG_0_
STATO_REG_0__1enc_0 = XOR(STATO_REG_0__1, keyinput0)
STATO_REG_0__1enc_1 = XOR(STATO_REG_0__1enc_0, keyinput1)
STATO_REG_0__1enc_2 = XOR(STATO_REG_0__1enc_1, keyinput2)
STATO_REG_0__1enc = XOR(STATO_REG_0__1enc_2, keyinput3)

#Output encryption logic for U32
U32_2$enc = XOR(U32_2, keyinput3)

