5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (ifdef2.3.vcd) 2 -o (ifdef2.3.cdd) 2 -v (ifdef2.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 ifdef2.3.v 3 28 1
2 1 0 14 160019 1 21008 0 0 1 16 1 0
2 2 0 14 f0012 1 21004 0 0 1 16 0 0
2 3 1a 14 b0012 3 108c 1 2 1 18 0 1 1 1 0 0
2 4 1 14 b000b 2 100c 0 0 1 1 b
2 5 19 14 b0019 3 100c 3 4 1 18 0 1 1 1 0 0
2 6 1 14 70007 0 1410 0 0 1 1 a
2 7 35 14 70019 3 e 5 6
1 a 1 11 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 12 70005 1 0 0 0 1 17 0 1 0 1 0 0
4 7 14 7 f 7 7 7
3 1 main.$u0 "main.$u0" 0 ifdef2.3.v 0 26 1
