<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Greedy_snake.twx Greedy_snake.ncd -o Greedy_snake.twr
Greedy_snake.pcf -ucf Greedy_snake.ucf

</twCmdLine><twDesign>Greedy_snake.ncd</twDesign><twDesignPath>Greedy_snake.ncd</twDesignPath><twPCF>Greedy_snake.pcf</twPCF><twPcfPath>Greedy_snake.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="U1/dcm_sp_inst/CLKIN" logResource="U1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="U1/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>326592</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.601</twMinPer></twConstHead><twPathRptBanner iPaths="1731" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_x_0_2_1 (SLICE_X12Y39.AX), 1731 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.399</twSlack><twSrc BELType="FF">U4/Body_y_0_32</twSrc><twDest BELType="FF">U4/Body_x_0_2_1</twDest><twTotPathDel>11.441</twTotPathDel><twClkSkew dest = "0.283" src = "0.308">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_32</twSrc><twDest BELType='FF'>U4/Body_x_0_2_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;34&gt;</twComp><twBEL>U4/Body_y_0_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>U4/Body_y_0&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>N105</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>U4/Body_x_0_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_x_0_2_1</twBEL></twPathDel><twLogDel>2.506</twLogDel><twRouteDel>8.935</twRouteDel><twTotDel>11.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.517</twSlack><twSrc BELType="FF">U4/Body_y_0_0_1</twSrc><twDest BELType="FF">U4/Body_x_0_2_1</twDest><twTotPathDel>11.291</twTotPathDel><twClkSkew dest = "0.588" src = "0.645">0.057</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_0_1</twSrc><twDest BELType='FF'>U4/Body_x_0_2_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y_0_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U4/Body_y_0_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191107</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>U4/Body_x_0_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_x_0_2_1</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>8.737</twRouteDel><twTotDel>11.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.524</twSlack><twSrc BELType="FF">U4/Body_x_0_5</twSrc><twDest BELType="FF">U4/Body_x_0_2_1</twDest><twTotPathDel>11.275</twTotPathDel><twClkSkew dest = "0.588" src = "0.654">0.066</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_5</twSrc><twDest BELType='FF'>U4/Body_x_0_2_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;7&gt;</twComp><twBEL>U4/Body_x_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U4/Body_x_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Snake_light_sig_5</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191116</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191116</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_x_0&lt;3&gt;</twComp><twBEL>U4/Body_x_0_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>U4/Body_x_0_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_x_0_2_1</twBEL></twPathDel><twLogDel>2.266</twLogDel><twRouteDel>9.009</twRouteDel><twTotDel>11.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Hit_body_sig (SLICE_X6Y47.A6), 1670 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.491</twSlack><twSrc BELType="FF">U4/Body_y_0_32</twSrc><twDest BELType="FF">U4/Hit_body_sig</twDest><twTotPathDel>11.393</twTotPathDel><twClkSkew dest = "0.639" src = "0.620">-0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_32</twSrc><twDest BELType='FF'>U4/Hit_body_sig</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;34&gt;</twComp><twBEL>U4/Body_y_0_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>U4/Body_y_0&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>N105</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U4/Hit_body_sig</twComp><twBEL>U4/Hit_body_sig_rstpot1</twBEL><twBEL>U4/Hit_body_sig</twBEL></twPathDel><twLogDel>2.506</twLogDel><twRouteDel>8.887</twRouteDel><twTotDel>11.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.580</twSlack><twSrc BELType="FF">U4/Body_y_0_1</twSrc><twDest BELType="FF">U4/Hit_body_sig</twDest><twTotPathDel>11.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_1</twSrc><twDest BELType='FF'>U4/Hit_body_sig</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X8Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>U4/Body_y_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Snake_light_sig_11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o28</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U4/Hit_body_sig</twComp><twBEL>U4/Hit_body_sig_rstpot1</twBEL><twBEL>U4/Hit_body_sig</twBEL></twPathDel><twLogDel>2.409</twLogDel><twRouteDel>8.876</twRouteDel><twTotDel>11.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.623</twSlack><twSrc BELType="FF">U4/Body_y_0_0_1</twSrc><twDest BELType="FF">U4/Hit_body_sig</twDest><twTotPathDel>11.243</twTotPathDel><twClkSkew dest = "0.334" src = "0.333">-0.001</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_0_1</twSrc><twDest BELType='FF'>U4/Hit_body_sig</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y_0_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U4/Body_y_0_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191107</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.844</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U4/Hit_body_sig</twComp><twBEL>U4/Hit_body_sig_rstpot1</twBEL><twBEL>U4/Hit_body_sig</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>8.689</twRouteDel><twTotDel>11.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1670" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_1 (SLICE_X8Y42.B3), 1670 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.583</twSlack><twSrc BELType="FF">U4/Body_y_0_32</twSrc><twDest BELType="FF">U4/Body_y_0_1</twDest><twTotPathDel>11.284</twTotPathDel><twClkSkew dest = "0.622" src = "0.620">-0.002</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_32</twSrc><twDest BELType='FF'>U4/Body_y_0_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;34&gt;</twComp><twBEL>U4/Body_y_0_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>U4/Body_y_0&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y42.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>N105</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19111</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1_dpot</twBEL><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twLogDel>2.496</twLogDel><twRouteDel>8.788</twRouteDel><twTotDel>11.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.689</twSlack><twSrc BELType="FF">U4/Body_y_0_1</twSrc><twDest BELType="FF">U4/Body_y_0_1</twDest><twTotPathDel>11.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_1</twSrc><twDest BELType='FF'>U4/Body_y_0_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X8Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>U4/Body_y_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Snake_light_sig_11</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19126</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o28</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19127</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1912</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_x_0_2_1</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19118</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o9</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1_dpot</twBEL><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twLogDel>2.399</twLogDel><twRouteDel>8.777</twRouteDel><twTotDel>11.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.715</twSlack><twSrc BELType="FF">U4/Body_y_0_0_1</twSrc><twDest BELType="FF">U4/Body_y_0_1</twDest><twTotPathDel>11.134</twTotPathDel><twClkSkew dest = "0.317" src = "0.333">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_0_1</twSrc><twDest BELType='FF'>U4/Body_y_0_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X11Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0_0_2</twComp><twBEL>U4/Body_y_0_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>U4/Body_y_0_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191101</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o191107</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o19110</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o22</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Body_y_0&lt;86&gt;</twComp><twBEL>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o37_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>U4/Body_y[0][5]_Body_y[0][5]_OR_74_o377</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U4/Body_y_0&lt;3&gt;</twComp><twBEL>U4/Body_y_0_1_dpot</twBEL><twBEL>U4/Body_y_0_1</twBEL></twPathDel><twLogDel>2.544</twLogDel><twRouteDel>8.590</twRouteDel><twTotDel>11.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U3/Random_num_4 (SLICE_X6Y16.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">U3/Random_num_3</twSrc><twDest BELType="FF">U3/Random_num_4</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew dest = "0.045" src = "0.043">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U3/Random_num_3</twSrc><twDest BELType='FF'>U3/Random_num_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>U3/Random_num&lt;5&gt;</twComp><twBEL>U3/Random_num_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>U3/Random_num&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>U3/Random_num&lt;9&gt;</twComp><twBEL>U3/Maccum_Random_num_xor&lt;4&gt;11</twBEL><twBEL>U3/Random_num_4</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.087</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>78.6</twPctLog><twPctRoute>21.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_44 (SLICE_X14Y43.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">U4/Body_y_0_44</twSrc><twDest BELType="FF">U4/Body_y_0_44</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Body_y_0_44</twSrc><twDest BELType='FF'>U4/Body_y_0_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Body_y_0&lt;48&gt;</twComp><twBEL>U4/Body_y_0_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U4/Body_y_0&lt;44&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Body_y_0&lt;48&gt;</twComp><twBEL>U4/Body_y_0_44_dpot</twBEL><twBEL>U4/Body_y_0_44</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U4/Body_y_0_48 (SLICE_X14Y43.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">U4/Body_y_0_48</twSrc><twDest BELType="FF">U4/Body_y_0_48</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U4/Body_y_0_48</twSrc><twDest BELType='FF'>U4/Body_y_0_48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U4/Body_y_0&lt;48&gt;</twComp><twBEL>U4/Body_y_0_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>U4/Body_y_0&lt;48&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U4/Body_y_0&lt;48&gt;</twComp><twBEL>U4/Body_y_0_48_dpot</twBEL><twBEL>U4/Body_y_0_48</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="U1/clkout1_buf/I0" logResource="U1/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="U1/clk0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="U3/Apple_x&lt;3&gt;/CLK" logResource="U3/Apple_x_0/CK" locationPin="SLICE_X4Y18.CLK" clockNet="Clk_50mhz"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="U3/Apple_x&lt;3&gt;/SR" logResource="U3/Apple_x_0/SR" locationPin="SLICE_X4Y18.SR" clockNet="Rst_n_inv"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>7539</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>604</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.698</twMinPer></twConstHead><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_1 (SLICE_X12Y26.C1), 1103 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.151</twSlack><twSrc BELType="FF">U4/Body_y_0_20</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.773</twTotPathDel><twClkSkew dest = "1.679" src = "2.410">0.731</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_20</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X9Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_y_0&lt;21&gt;</twComp><twBEL>U4/Body_y_0_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>U4/Body_y_0&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/Mmux_Object211137</twComp><twBEL>U4/Mmux_Object211137</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>U4/Mmux_Object211137</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object234</twComp><twBEL>U4/Mmux_Object211138</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>U4/Mmux_Object21113</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object213</twComp><twBEL>U4/Mmux_Object214</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>U4/Mmux_Object213</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object213</twComp><twBEL>U4/Mmux_Object216</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>U4/Mmux_Object215</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.030</twLogDel><twRouteDel>6.743</twRouteDel><twTotDel>8.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.479</twSlack><twSrc BELType="FF">U4/Body_x_0_11</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.437</twTotPathDel><twClkSkew dest = "1.679" src = "2.418">0.739</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_11</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp><twBEL>U4/Body_x_0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Mmux_Object217</twComp><twBEL>U4/Mmux_Object217</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U4/Mmux_Object216</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object217</twComp><twBEL>U4/Mmux_Object220</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>U4/Mmux_Object219</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>6.411</twRouteDel><twTotDel>8.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.480</twSlack><twSrc BELType="FF">U4/Body_y_0_7</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.434</twTotPathDel><twClkSkew dest = "1.679" src = "2.420">0.741</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_7</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_y_0&lt;8&gt;</twComp><twBEL>U4/Body_y_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>U4/Body_y_0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>U4/Mmux_Object217</twComp><twBEL>U4/Mmux_Object217</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U4/Mmux_Object216</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U4/Mmux_Object217</twComp><twBEL>U4/Mmux_Object220</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>U4/Mmux_Object219</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U4/Mmux_Object221</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U4/Mmux_Object220</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.121</twLogDel><twRouteDel>6.313</twRouteDel><twTotDel>8.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_1 (SLICE_X12Y26.C6), 1103 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.319</twSlack><twSrc BELType="FF">U4/Body_x_0_11</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.597</twTotPathDel><twClkSkew dest = "1.679" src = "2.418">0.739</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_11</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp><twBEL>U4/Body_x_0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object238</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object237</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>6.557</twRouteDel><twTotDel>8.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.320</twSlack><twSrc BELType="FF">U4/Body_y_0_7</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.594</twTotPathDel><twClkSkew dest = "1.679" src = "2.420">0.741</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_7</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_y_0&lt;8&gt;</twComp><twBEL>U4/Body_y_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>U4/Body_y_0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object238</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object237</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.135</twLogDel><twRouteDel>6.459</twRouteDel><twTotDel>8.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.486</twSlack><twSrc BELType="FF">U4/Body_x_0_9</twSrc><twDest BELType="FF">U5/Vga_rgb_1</twDest><twTotPathDel>8.430</twTotPathDel><twClkSkew dest = "1.679" src = "2.418">0.739</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_9</twSrc><twDest BELType='FF'>U5/Vga_rgb_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp><twBEL>U4/Body_x_0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.766</twDelInfo><twComp>U4/Body_x_0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object238</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object237</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>U5/Vga_rgb&lt;1&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;2&gt;1</twBEL><twBEL>U5/Vga_rgb_1</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>6.390</twRouteDel><twTotDel>8.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1103" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Vga_rgb_0 (SLICE_X13Y26.A5), 1103 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.382</twSlack><twSrc BELType="FF">U4/Body_x_0_11</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>8.534</twTotPathDel><twClkSkew dest = "1.679" src = "2.418">0.739</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_11</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp><twBEL>U4/Body_x_0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object238</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object237</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.074</twLogDel><twRouteDel>6.460</twRouteDel><twTotDel>8.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.383</twSlack><twSrc BELType="FF">U4/Body_y_0_7</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>8.531</twTotPathDel><twClkSkew dest = "1.679" src = "2.420">0.741</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_y_0_7</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U4/Body_y_0&lt;8&gt;</twComp><twBEL>U4/Body_y_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>U4/Body_y_0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object238</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object237</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.169</twLogDel><twRouteDel>6.362</twRouteDel><twTotDel>8.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.549</twSlack><twSrc BELType="FF">U4/Body_x_0_9</twSrc><twDest BELType="FF">U5/Vga_rgb_0</twDest><twTotPathDel>8.367</twTotPathDel><twClkSkew dest = "1.679" src = "2.418">0.739</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.345</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U4/Body_x_0_9</twSrc><twDest BELType='FF'>U5/Vga_rgb_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk_50mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U4/Body_x_0&lt;11&gt;</twComp><twBEL>U4/Body_x_0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y21.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.766</twDelInfo><twComp>U4/Body_x_0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Pixel_y&lt;5&gt;</twComp><twBEL>U4/Mmux_Object21132</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>U4/Mmux_Object21132</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>U4/SF242</twComp><twBEL>U4/Mmux_Object21135</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>U4/Mmux_Object2113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object238</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U4/Mmux_Object237</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U4/Mmux_Object238</twComp><twBEL>U4/Mmux_Object241</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>U4/Mmux_Object240</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U4/Mmux_Object242</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>U4/Mmux_Object241</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>U5/Vga_rgb&lt;0&gt;</twComp><twBEL>U5/Vga_rgb[2]_GND_12_o_mux_40_OUT&lt;0&gt;1</twBEL><twBEL>U5/Vga_rgb_0</twBEL></twPathDel><twLogDel>2.074</twLogDel><twRouteDel>6.293</twRouteDel><twTotDel>8.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Column_count_0 (SLICE_X10Y21.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">U5/Column_count_0</twSrc><twDest BELType="FF">U5/Column_count_0</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Column_count_0</twSrc><twDest BELType='FF'>U5/Column_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U5/Column_count&lt;3&gt;</twComp><twBEL>U5/Column_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>U5/Column_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U5/Column_count&lt;3&gt;</twComp><twBEL>U5/Column_count[9]_Column_count[9]_mux_20_OUT&lt;0&gt;1_INV_0</twBEL><twBEL>U5/Column_count_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Row_count_0 (SLICE_X14Y17.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">U5/Row_count_0</twSrc><twDest BELType="FF">U5/Row_count_0</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Row_count_0</twSrc><twDest BELType='FF'>U5/Row_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U5/Row_count&lt;3&gt;</twComp><twBEL>U5/Row_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>U5/Row_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>U5/Row_count&lt;3&gt;</twComp><twBEL>U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT11_INV_0</twBEL><twBEL>U5/Row_count_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.047</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U5/Row_count_5 (SLICE_X12Y17.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">U5/Row_count_6</twSrc><twDest BELType="FF">U5/Row_count_5</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U5/Row_count_6</twSrc><twDest BELType='FF'>U5/Row_count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U5/Row_count&lt;7&gt;</twComp><twBEL>U5/Row_count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>U5/Row_count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U5/Row_count&lt;7&gt;</twComp><twBEL>U5/Mmux_Row_count[9]_Row_count[9]_mux_13_OUT61</twBEL><twBEL>U5/Row_count_5</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Clk_25mhz</twDestClk><twPctLog>82.2</twPctLog><twPctRoute>17.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" logResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="Clk_25mhz"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB" logResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y12.CLKB" clockNet="Clk_25mhz"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" logResource="U8/end_top/U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.WIDE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="Clk_25mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="11.601" errors="0" errorRollup="0" items="0" itemsRollup="334131"/><twConstRollup name="TS_U1_clk0" fullName="TS_U1_clk0 = PERIOD TIMEGRP &quot;U1_clk0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.601" actualRollup="N/A" errors="0" errorRollup="0" items="326592" itemsRollup="0"/><twConstRollup name="TS_U1_clkdv" fullName="TS_U1_clkdv = PERIOD TIMEGRP &quot;U1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="19.698" actualRollup="N/A" errors="0" errorRollup="0" items="7539" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>11.963</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>334131</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5155</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>19.698</twMinPer><twFootnote number="1" /><twMaxFreq>50.767</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Dec 22 18:43:21 2015 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 232 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
