Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 29 21:29:40 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file sudoku_top_timing_summary_routed.rpt -pb sudoku_top_timing_summary_routed.pb -rpx sudoku_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sudoku_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.487        0.000                      0                 1617        0.099        0.000                      0                 1617        4.020        0.000                       0                   831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.487        0.000                      0                 1617        0.099        0.000                      0                 1617        4.020        0.000                       0                   831  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/game_lost_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 1.572ns (16.602%)  route 7.897ns (83.398%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.886     7.586    engine/solution[1][0][3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.710 r  engine/solution[2][3][3]_i_4/O
                         net (fo=113, routed)         1.012     8.722    engine/solution[2][3][3]_i_4_n_0
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     8.846 f  engine/solution[2][3][3]_i_2/O
                         net (fo=145, routed)         1.428    10.274    engine/solution[2][3][3]_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.398 f  engine/game_won_i_278/O
                         net (fo=1, routed)           0.518    10.916    engine/game_won_i_278_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.040 f  engine/game_won_i_99/O
                         net (fo=1, routed)           1.178    12.218    engine/game_won_i_99_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.342 r  engine/game_won_i_29/O
                         net (fo=1, routed)           0.881    13.223    engine/game_won_i_29_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  engine/game_won_i_8/O
                         net (fo=1, routed)           0.781    14.128    engine/game_won_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.252 f  engine/game_won_i_2/O
                         net (fo=2, routed)           0.166    14.418    engine/game_won_i_2_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.542 r  engine/game_lost_i_1/O
                         net (fo=1, routed)           0.000    14.542    engine/game_lost_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  engine/game_lost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.436    14.777    engine/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  engine/game_lost_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.029    15.029    engine/game_lost_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/game_won_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.572ns (16.607%)  route 7.894ns (83.393%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.886     7.586    engine/solution[1][0][3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.710 r  engine/solution[2][3][3]_i_4/O
                         net (fo=113, routed)         1.012     8.722    engine/solution[2][3][3]_i_4_n_0
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124     8.846 f  engine/solution[2][3][3]_i_2/O
                         net (fo=145, routed)         1.428    10.274    engine/solution[2][3][3]_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.398 f  engine/game_won_i_278/O
                         net (fo=1, routed)           0.518    10.916    engine/game_won_i_278_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.040 f  engine/game_won_i_99/O
                         net (fo=1, routed)           1.178    12.218    engine/game_won_i_99_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.342 r  engine/game_won_i_29/O
                         net (fo=1, routed)           0.881    13.223    engine/game_won_i_29_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.347 f  engine/game_won_i_8/O
                         net (fo=1, routed)           0.781    14.128    engine/game_won_i_8_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.252 r  engine/game_won_i_2/O
                         net (fo=2, routed)           0.163    14.415    engine/game_won_i_2_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  engine/game_won_i_1/O
                         net (fo=1, routed)           0.000    14.539    engine/game_won_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  engine/game_won_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.436    14.777    engine/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  engine/game_won_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.031    15.031    engine/game_won_reg
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[7][5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.991ns (21.766%)  route 7.156ns (78.234%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.504    14.220    engine/grid[0]
    SLICE_X65Y64         FDRE                                         r  engine/grid_reg[7][5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.504    14.845    engine/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  engine/grid_reg[7][5][0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)       -0.291    14.777    engine/grid_reg[7][5][0]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[6][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 1.991ns (21.695%)  route 7.186ns (78.305%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.534    14.250    engine/grid[0]
    SLICE_X64Y68         FDRE                                         r  engine/grid_reg[6][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.499    14.840    engine/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  engine/grid_reg[6][4][0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)       -0.255    14.808    engine/grid_reg[6][4][0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[0][5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.991ns (21.766%)  route 7.156ns (78.234%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.504    14.220    engine/grid[0]
    SLICE_X64Y64         FDRE                                         r  engine/grid_reg[0][5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.504    14.845    engine/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  engine/grid_reg[0][5][0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)       -0.255    14.813    engine/grid_reg[0][5][0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[7][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.991ns (21.925%)  route 7.090ns (78.075%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.438    14.154    engine/grid[0]
    SLICE_X65Y66         FDRE                                         r  engine/grid_reg[7][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.502    14.843    engine/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  engine/grid_reg[7][4][0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)       -0.291    14.775    engine/grid_reg[7][4][0]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[4][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.991ns (22.033%)  route 7.045ns (77.967%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.393    14.109    engine/grid[0]
    SLICE_X65Y67         FDRE                                         r  engine/grid_reg[4][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.501    14.842    engine/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  engine/grid_reg[4][4][0]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X65Y67         FDRE (Setup_fdre_C_D)       -0.291    14.774    engine/grid_reg[4][4][0]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[3][5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 1.991ns (22.041%)  route 7.042ns (77.959%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.390    14.106    engine/grid[0]
    SLICE_X61Y67         FDRE                                         r  engine/grid_reg[3][5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.500    14.841    engine/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  engine/grid_reg[3][5][0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X61Y67         FDRE (Setup_fdre_C_D)       -0.291    14.773    engine/grid_reg[3][5][0]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[1][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 1.991ns (22.022%)  route 7.050ns (77.978%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.398    14.114    engine/grid[0]
    SLICE_X64Y66         FDRE                                         r  engine/grid_reg[1][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.502    14.843    engine/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  engine/grid_reg[1][4][0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)       -0.255    14.811    engine/grid_reg[1][4][0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 engine/load_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine/grid_reg[3][4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.991ns (22.033%)  route 7.045ns (77.967%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.552     5.073    engine/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  engine/load_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  engine/load_counter_reg[5]/Q
                         net (fo=31, routed)          1.047     6.575    engine/load_counter__0[5]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  engine/solution[1][0][3]_i_5/O
                         net (fo=54, routed)          0.684     7.383    engine/solution[1][0][3]_i_5_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.507 f  engine/solution[1][0][3]_i_4/O
                         net (fo=60, routed)          0.792     8.299    engine/solution[1][0][3]_i_4_n_0
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.116     8.415 f  engine/solution[6][8][3]_i_4/O
                         net (fo=1, routed)           0.452     8.867    engine/solution[6][8][3]_i_4_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.328     9.195 f  engine/solution[6][8][3]_i_2/O
                         net (fo=4, routed)           0.622     9.817    engine/solution[6][8][3]_i_2_n_0
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.150     9.967 r  engine/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.662    10.629    engine/FSM_sequential_state[1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.328    10.957 r  engine/solution[0][0][2]_i_5/O
                         net (fo=3, routed)           0.416    11.374    engine/solution[0][0][2]_i_5_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.498 r  engine/grid[0][0][0]_i_3/O
                         net (fo=2, routed)           0.502    12.000    engine/grid[0][0][0]_i_3_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  engine/grid[0][0][0]_i_2/O
                         net (fo=1, routed)           0.475    12.599    engine/grid[0][0][0]_i_2_n_0
    SLICE_X52Y55         LUT3 (Prop_lut3_I2_O)        0.117    12.716 r  engine/grid[0][0][0]_i_1/O
                         net (fo=81, routed)          1.393    14.109    engine/grid[0]
    SLICE_X64Y67         FDRE                                         r  engine/grid_reg[3][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.501    14.842    engine/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  engine/grid_reg[3][4][0]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.255    14.810    engine/grid_reg[3][4][0]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.952 r  debounce_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    debounce_counter_reg[12]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.965 r  debounce_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    debounce_counter_reg[12]_i_1_n_5
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.988 r  debounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    debounce_counter_reg[12]_i_1_n_6
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.990 r  debounce_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.990    debounce_counter_reg[12]_i_1_n_4
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  debounce_counter_reg[15]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.939 r  debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    debounce_counter_reg[12]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.992 r  debounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    debounce_counter_reg[16]_i_1_n_7
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.939 r  debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    debounce_counter_reg[12]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.005 r  debounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.005    debounce_counter_reg[16]_i_1_n_5
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ps2_receiver/ps2_data_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/shift_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.480%)  route 0.183ns (56.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.565     1.448    ps2_receiver/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ps2_receiver/ps2_data_sync_reg[1]/Q
                         net (fo=3, routed)           0.183     1.773    ps2_receiver/p_1_in
    SLICE_X52Y52         SRL16E                                       r  ps2_receiver/shift_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X52Y52         SRL16E                                       r  ps2_receiver/shift_reg_reg[9]_srl2/CLK
                         clock pessimism             -0.478     1.485    
    SLICE_X52Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.602    ps2_receiver/shift_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.939 r  debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    debounce_counter_reg[12]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.028 r  debounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.028    debounce_counter_reg[16]_i_1_n_6
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[17]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.569     1.452    clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  debounce_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.743    debounce_counter_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    debounce_counter_reg[8]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.939 r  debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    debounce_counter_reg[12]_i_1_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.030 r  debounce_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.030    debounce_counter_reg[16]_i_1_n_4
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  debounce_counter_reg[19]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_receiver/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_parser/cmd_left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.565     1.448    ps2_receiver/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  ps2_receiver/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ps2_receiver/rx_data_reg[0]/Q
                         net (fo=11, routed)          0.134     1.723    ps2_receiver/Q[0]
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  ps2_receiver/cmd_left_i_1/O
                         net (fo=1, routed)           0.000     1.768    kbd_parser/cmd_left_reg_0
    SLICE_X50Y52         FDRE                                         r  kbd_parser/cmd_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    kbd_parser/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  kbd_parser/cmd_left_reg/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.120     1.581    kbd_parser/cmd_left_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y51   btnC_debounced_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y51   btnC_sync1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y51   btnC_sync2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y47   debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y49   debounce_counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y49   debounce_counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y50   debounce_counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y50   debounce_counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y50   debounce_counter_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y52   ps2_receiver/shift_reg_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y52   ps2_receiver/shift_reg_reg[9]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_debounced_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_debounced_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y47   debounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y47   debounce_counter_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y52   ps2_receiver/shift_reg_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y52   ps2_receiver/shift_reg_reg[9]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_debounced_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_debounced_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y51   btnC_sync2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y47   debounce_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y47   debounce_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.931ns  (logic 5.064ns (28.244%)  route 12.867ns (71.756%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 r  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 r  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 r  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.044    16.217    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.153    16.370 r  engine/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.929    19.300    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    23.011 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.011    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.931ns  (logic 4.855ns (27.079%)  route 13.075ns (72.921%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 r  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 r  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 r  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.063    16.236    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.360 r  engine/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.119    19.479    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    23.010 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.010    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.704ns  (logic 4.844ns (27.361%)  route 12.860ns (72.639%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 f  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 f  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 f  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 f  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 f  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 f  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.044    16.217    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I1_O)        0.124    16.341 r  engine/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.922    19.264    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    22.784 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.784    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.493ns  (logic 5.077ns (29.021%)  route 12.416ns (70.979%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 r  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 r  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 r  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.660    15.833    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I0_O)        0.117    15.950 r  engine/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.863    18.813    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    22.573 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.573    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.311ns  (logic 5.049ns (29.168%)  route 12.262ns (70.832%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 r  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 r  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 r  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.649    15.822    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.116    15.938 r  engine/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.719    18.657    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    22.391 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.391    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.134ns  (logic 4.859ns (28.359%)  route 12.275ns (71.641%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 r  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 r  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 r  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.660    15.833    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.124    15.957 r  engine/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.722    18.679    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.214 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.214    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 engine/current_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.081ns  (logic 4.835ns (28.305%)  route 12.246ns (71.695%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.559     5.080    engine/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  engine/current_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  engine/current_x_reg[0]/Q
                         net (fo=103, routed)         4.796    10.332    engine/current_x[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.456 r  engine/seg_OBUF[6]_inst_i_131/O
                         net (fo=1, routed)           0.711    11.167    engine/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.124    11.291 r  engine/seg_OBUF[6]_inst_i_120/O
                         net (fo=1, routed)           1.095    12.386    engine/seg_OBUF[6]_inst_i_120_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.510 r  engine/seg_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.792    13.302    engine/seg_OBUF[6]_inst_i_63_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.426 r  engine/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.875    14.301    engine/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.425 r  engine/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.624    15.049    engine/current_val[3]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.649    15.822    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.124    15.946 r  engine/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.703    18.650    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.161 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.161    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 4.326ns (55.239%)  route 3.506ns (44.761%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display/refresh_counter_reg[17]/Q
                         net (fo=11, routed)          1.029     6.631    display/digit_select[1]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.783 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.477     9.260    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.979 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.979    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.619ns  (logic 4.313ns (56.610%)  route 3.306ns (43.390%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_counter_reg[17]/Q
                         net (fo=11, routed)          1.027     6.629    display/digit_select[1]
    SLICE_X65Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.781 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.279     9.061    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.765 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.765    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 4.103ns (53.893%)  route 3.510ns (46.107%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display/refresh_counter_reg[17]/Q
                         net (fo=11, routed)          1.029     6.631    display/digit_select[1]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.755 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.482     9.237    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.760 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.760    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.386ns (57.315%)  route 1.032ns (42.685%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.377     1.994    display/digit_select[0]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.039 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.655     2.695    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.895 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.895    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.451ns (59.851%)  route 0.973ns (40.149%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.377     1.994    display/digit_select[0]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.044     2.038 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.635    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.901 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.901    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.410ns (57.543%)  route 1.040ns (42.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display/refresh_counter_reg[17]/Q
                         net (fo=11, routed)          0.377     1.994    display/digit_select[1]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.039 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.664     2.703    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.926 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.926    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.462ns (57.947%)  route 1.061ns (42.053%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.377     1.994    display/digit_select[0]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.043     2.037 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.722    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.000 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.000    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.443ns (50.161%)  route 1.433ns (49.839%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.395     2.012    engine/digit_select[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.256     2.313    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.358 r  engine/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.782     3.141    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.353 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.353    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.467ns (50.297%)  route 1.450ns (49.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.395     2.012    engine/digit_select[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.260     2.317    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.362 r  engine/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.795     3.157    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.393 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.393    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.452ns (49.031%)  route 1.509ns (50.969%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.367     1.984    engine/digit_select[0]
    SLICE_X63Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.029 f  engine/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     2.289    engine/display/digit_value__2[1]
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.334 r  engine/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.882     3.217    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.437 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.437    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.981ns  (logic 1.530ns (51.323%)  route 1.451ns (48.677%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.395     2.012    engine/digit_select[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.256     2.313    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.048     2.361 r  engine/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.800     3.161    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     4.457 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.457    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.509ns (49.990%)  route 1.509ns (50.010%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.367     1.984    engine/digit_select[0]
    SLICE_X63Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  engine/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     2.289    engine/display/digit_value__2[1]
    SLICE_X64Y53         LUT4 (Prop_lut4_I0_O)        0.049     2.338 r  engine/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.882     3.220    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.494 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.494    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.063ns  (logic 1.543ns (50.382%)  route 1.520ns (49.618%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  display/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.395     2.012    engine/digit_select[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  engine/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.260     2.317    engine/display/digit_value__2[3]
    SLICE_X64Y53         LUT4 (Prop_lut4_I0_O)        0.048     2.365 r  engine/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.865     3.230    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.540 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.540    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/ps2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.725ns  (logic 1.448ns (25.302%)  route 4.276ns (74.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           4.276     5.725    ps2_receiver/ps2_clk_sync_reg[0]_0[0]
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.442     4.783    ps2_receiver/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/ps2_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 1.452ns (25.510%)  route 4.240ns (74.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=1, routed)           4.240     5.692    ps2_receiver/ps2_data_sync_reg[0]_0[0]
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.442     4.783    ps2_receiver/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_data_sync_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btnC_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.077ns  (logic 1.441ns (28.386%)  route 3.636ns (71.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.636     5.077    btnC_IBUF
    SLICE_X57Y51         FDRE                                         r  btnC_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         1.444     4.785    clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  btnC_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btnC_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.210ns (11.279%)  route 1.648ns (88.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.648     1.858    btnC_IBUF
    SLICE_X57Y51         FDRE                                         r  btnC_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  btnC_sync1_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/ps2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.217ns (10.374%)  route 1.871ns (89.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.871     2.088    ps2_receiver/ps2_clk_sync_reg[0]_0[0]
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.834     1.962    ps2_receiver/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/ps2_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.220ns (10.491%)  route 1.878ns (89.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IBUF_inst/O
                         net (fo=1, routed)           1.878     2.098    ps2_receiver/ps2_data_sync_reg[0]_0[0]
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=830, routed)         0.834     1.962    ps2_receiver/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  ps2_receiver/ps2_data_sync_reg[0]/C





