Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 16 04:28:56 2022
| Host         : MQLY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ledWalker_timing_summary_routed.rpt -pb ledWalker_timing_summary_routed.pb -rpx ledWalker_timing_summary_routed.rpx -warn_on_violation
| Design       : ledWalker
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.323        0.000                      0                   84        0.215        0.000                      0                   84        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.323        0.000                      0                   84        0.215        0.000                      0                   84        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.962%)  route 2.361ns (74.038%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.697     8.272    wait_counter[19]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  wait_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  wait_counter_reg[17]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    wait_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.962%)  route 2.361ns (74.038%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.697     8.272    wait_counter[19]_i_1_n_0
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[18]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDSE (Setup_fdse_C_S)       -0.429    14.595    wait_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.962%)  route 2.361ns (74.038%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.697     8.272    wait_counter[19]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  wait_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  wait_counter_reg[19]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    wait_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.962%)  route 2.361ns (74.038%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.697     8.272    wait_counter[19]_i_1_n_0
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[20]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDSE (Setup_fdse_C_S)       -0.429    14.595    wait_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.572%)  route 2.288ns (73.428%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.624     8.198    wait_counter[19]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[10]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    14.593    wait_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.572%)  route 2.288ns (73.428%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.624     8.198    wait_counter[19]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[11]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    14.593    wait_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.572%)  route 2.288ns (73.428%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.624     8.198    wait_counter[19]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    14.593    wait_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.828ns (26.572%)  route 2.288ns (73.428%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.624     8.198    wait_counter[19]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[9]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    14.593    wait_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.828ns (26.910%)  route 2.249ns (73.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.585     8.159    wait_counter[19]_i_1_n_0
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.439    14.780    i_clk_IBUF_BUFG
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y30          FDSE (Setup_fdse_C_S)       -0.429    14.590    wait_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.828ns (26.910%)  route 2.249ns (73.090%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.561     5.082    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     5.538 f  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.692     6.230    wait_counter_reg_n_0_[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.354 f  wait_counter[19]_i_9/O
                         net (fo=1, routed)           0.811     7.165    wait_counter[19]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.289 f  wait_counter[19]_i_4/O
                         net (fo=1, routed)           0.161     7.450    wait_counter[19]_i_4_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.574 r  wait_counter[19]_i_1/O
                         net (fo=25, routed)          0.585     8.159    wait_counter[19]_i_1_n_0
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.439    14.780    i_clk_IBUF_BUFG
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X9Y30          FDSE (Setup_fdse_C_S)       -0.429    14.590    wait_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 led_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.630%)  route 0.170ns (47.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.443    i_clk_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  led_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_index_reg[1]/Q
                         net (fo=17, routed)          0.170     1.754    led_index_reg[1]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.048     1.802 r  o_led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.802    o_led[7]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  o_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    i_clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  o_led_reg[7]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.131     1.587    o_led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 led_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.231%)  route 0.170ns (47.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.443    i_clk_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  led_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  led_index_reg[1]/Q
                         net (fo=17, routed)          0.170     1.754    led_index_reg[1]
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.799 r  o_led[15]_i_1/O
                         net (fo=1, routed)           0.000     1.799    o_led[15]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  o_led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    i_clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  o_led_reg[15]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.120     1.576    o_led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 wait_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.560     1.443    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  wait_counter_reg[9]/Q
                         net (fo=3, routed)           0.078     1.662    wait_counter_reg_n_0_[9]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.786 r  wait_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.786    data0[10]
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.955    i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  wait_counter_reg[10]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105     1.548    wait_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 wait_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  wait_counter_reg[13]/Q
                         net (fo=3, routed)           0.078     1.663    wait_counter_reg_n_0_[13]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.787 r  wait_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.787    data0[14]
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.829     1.956    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[14]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y33          FDSE (Hold_fdse_C_D)         0.105     1.549    wait_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 wait_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.559     1.442    i_clk_IBUF_BUFG
    SLICE_X9Y31          FDSE                                         r  wait_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDSE (Prop_fdse_C_Q)         0.141     1.583 r  wait_counter_reg[5]/Q
                         net (fo=3, routed)           0.079     1.662    wait_counter_reg_n_0_[5]
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.786 r  wait_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.786    data0[6]
    SLICE_X9Y31          FDSE                                         r  wait_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    i_clk_IBUF_BUFG
    SLICE_X9Y31          FDSE                                         r  wait_counter_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X9Y31          FDSE (Hold_fdse_C_D)         0.105     1.547    wait_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 wait_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  wait_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  wait_counter_reg[17]/Q
                         net (fo=3, routed)           0.079     1.665    wait_counter_reg_n_0_[17]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  wait_counter_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.789    data0[18]
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[18]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y34          FDSE (Hold_fdse_C_D)         0.105     1.550    wait_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 wait_counter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X9Y35          FDSE                                         r  wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDSE (Prop_fdse_C_Q)         0.141     1.586 r  wait_counter_reg[21]/Q
                         net (fo=3, routed)           0.079     1.665    wait_counter_reg_n_0_[21]
    SLICE_X9Y35          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  wait_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.789    data0[22]
    SLICE_X9Y35          FDSE                                         r  wait_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X9Y35          FDSE                                         r  wait_counter_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDSE (Hold_fdse_C_D)         0.105     1.550    wait_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 wait_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  wait_counter_reg[15]/Q
                         net (fo=3, routed)           0.078     1.663    wait_counter_reg_n_0_[15]
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.790 r  wait_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    data0[16]
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.829     1.956    i_clk_IBUF_BUFG
    SLICE_X9Y33          FDSE                                         r  wait_counter_reg[16]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y33          FDSE (Hold_fdse_C_D)         0.105     1.549    wait_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 wait_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  wait_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  wait_counter_reg[19]/Q
                         net (fo=3, routed)           0.078     1.664    wait_counter_reg_n_0_[19]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.791 r  wait_counter_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.791    data0[20]
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.830     1.957    i_clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  wait_counter_reg[20]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y34          FDSE (Hold_fdse_C_D)         0.105     1.550    wait_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 wait_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_counter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.441    i_clk_IBUF_BUFG
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDSE (Prop_fdse_C_Q)         0.141     1.582 r  wait_counter_reg[3]/Q
                         net (fo=3, routed)           0.078     1.660    wait_counter_reg_n_0_[3]
    SLICE_X9Y30          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.787 r  wait_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    data0[4]
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.953    i_clk_IBUF_BUFG
    SLICE_X9Y30          FDSE                                         r  wait_counter_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y30          FDSE (Hold_fdse_C_D)         0.105     1.546    wait_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y32   led_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y32   led_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y32   led_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y32   led_index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y32   led_index_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y31    o_led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32    o_led_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y31   o_led_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y32   o_led_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    wait_counter_reg[21]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    wait_counter_reg[22]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    wait_counter_reg[23]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    wait_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y34    wait_counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y34    wait_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y34    wait_counter_reg[19]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y34    wait_counter_reg[20]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    wait_counter_reg[21]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    wait_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31    o_led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y31   o_led_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   o_led_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    o_led_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31    o_led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31    o_led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y31    o_led_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    o_led_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y31   o_led_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   o_led_reg[9]/C



