{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78421,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00921965,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0157922,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0149884,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00938158,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0149884,
	"finish__timing__setup__tns": -0.732618,
	"finish__timing__setup__ws": -0.199023,
	"finish__clock__skew__setup": 0.438214,
	"finish__clock__skew__hold": 0.438214,
	"finish__timing__drv__max_slew_limit": -0.0954275,
	"finish__timing__drv__max_slew": 2618,
	"finish__timing__drv__max_cap_limit": -0.0648696,
	"finish__timing__drv__max_cap": 19,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 8,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0557719,
	"finish__power__switching__total": 0.10793,
	"finish__power__leakage__total": 4.60353e-08,
	"finish__power__total": 0.163702,
	"finish__design__io": 388,
	"finish__design__die__area": 571695,
	"finish__design__core__area": 564271,
	"finish__design__instance__count": 23175,
	"finish__design__instance__area": 156018,
	"finish__design__instance__count__stdcell": 23175,
	"finish__design__instance__area__stdcell": 156018,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.276495,
	"finish__design__instance__utilization__stdcell": 0.276495
}