
---------- Begin Simulation Statistics ----------
final_tick                               280327374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734112                       # Number of bytes of host memory used
host_op_rate                                   120253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   831.61                       # Real time elapsed on the host
host_tick_rate                              337091461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003432                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.280327                       # Number of seconds simulated
sim_ticks                                280327374000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003432                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.606547                       # CPI: cycles per instruction
system.cpu.discardedOps                         21028                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       439654236                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178363                       # IPC: instructions per cycle
system.cpu.numCycles                        560654748                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49993750     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     48      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36893385     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13116242     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003432                       # Class of committed instruction
system.cpu.tickCycles                       121000512                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2909755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5885685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2973278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          637                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5949239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            639                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2909546                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2975054                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2975054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8861615                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8861615                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188335232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188335232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2975930                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2975930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2975930                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11716526000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9711343000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5882583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2975055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2975054                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1672                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8923529                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8925201                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190343328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190372192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2910394                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93105472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5886357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5885696     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    659      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5886357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4461204000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2975192499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            770000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       31                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      31                       # number of overall hits
system.l2.demand_misses::.cpu.inst                753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975179                       # number of demand (read+write) misses
system.l2.demand_misses::total                2975932                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               753                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975179                       # number of overall misses
system.l2.overall_misses::total               2975932                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 228723181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228779426500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 228723181500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228779426500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2975193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2975963                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2975193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2975963                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977922                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977922                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74694.555113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76877.116133                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76876.563880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74694.555113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76877.116133                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76876.563880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2909546                       # number of writebacks
system.l2.writebacks::total                   2909546                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2975931                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2975931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 198971345500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199020060500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 198971345500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199020060500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999989                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64694.555113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66877.123150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66876.570895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64694.555113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66877.123150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66876.570895                       # average overall mshr miss latency
system.l2.replacements                        2910394                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2973037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2973037                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2973037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2973037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              128                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          128                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         2975055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2975055                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 228712559000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  228712559000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2975055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2975055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76876.749842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76876.749842                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2975055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2975055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 198962019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 198962019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66876.753203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66876.753203                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56245000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56245000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74694.555113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74694.555113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48715000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48715000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64694.555113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64694.555113                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85665.322581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85665.322581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9326500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9326500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.891304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.891304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75825.203252                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75825.203252                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64844.950771                       # Cycle average of tags in use
system.l2.tags.total_refs                     5949217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2975930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999112                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        15.290773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64829.659998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        54930                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50569682                       # Number of tag accesses
system.l2.tags.data_accesses                 50569682                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1454791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001388790500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        90923                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        90923                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8838787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1366685                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2975930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2909546                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2975930                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2909546                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1454755                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2975930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2909546                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        90923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.730090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.005549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    216.983844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        90922    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90923    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90923                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95229760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    339.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    332.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  280327341000                       # Total gap between requests
system.mem_ctrls.avgGap                      47630.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95205664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     46552576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 85956.642964165178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 339623143.617790222168                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166065037.943814933300                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          753                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2975177                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2909546                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17928500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  77681646500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6749699721500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23809.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26109.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2319846.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95205664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95229760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93105472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93105472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          753                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2975177                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2975930                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2909546                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2909546                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        85957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    339623144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        339709100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        85957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        85957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    332131217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       332131217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    332131217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        85957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    339623144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       671840318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2975930                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454768                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       185907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       185959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       186002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       186000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       185920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       186051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       186128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       186161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       186129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       186200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       185986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       185900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       185892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       185971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       185868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       185856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        90945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             21900887500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14879650000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        77699575000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7359.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26109.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2749473                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1351055                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       330168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   858.846745                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   762.262851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   291.148981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4946      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20845      6.31%      7.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16862      5.11%     12.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8816      2.67%     15.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13142      3.98%     19.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11996      3.63%     23.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        14840      4.49%     27.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10013      3.03%     30.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       228708     69.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       330168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             190459520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93105152                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              679.418201                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              332.130076                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      1178407020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       626330595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10622906280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3796636500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 22128269280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  65513017260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  52476855360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  156342422295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   557.713719                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 134494599250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9360520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 136472254750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      1179006780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       626656965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10625233920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3797252460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 22128269280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  65525729400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  52466150400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  156348299205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   557.734683                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 134466651500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9360520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 136500202500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      9024267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9024267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9024267                       # number of overall hits
system.cpu.icache.overall_hits::total         9024267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58355500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58355500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58355500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58355500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9025037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9025037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9025037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9025037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75786.363636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75786.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75786.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75786.363636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57585500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57585500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57585500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57585500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74786.363636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74786.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74786.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74786.363636                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9024267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9024267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58355500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58355500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9025037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9025037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75786.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75786.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57585500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57585500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74786.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74786.363636                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           637.926947                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9025037                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11720.827273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   637.926947                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.622976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          638                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          638                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18050844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18050844                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003432                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42846458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42846458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42846483                       # number of overall hits
system.cpu.dcache.overall_hits::total        42846483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5950197                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5950197                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5950218                       # number of overall misses
system.cpu.dcache.overall_misses::total       5950218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 455054037500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 455054037500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 455054037500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 455054037500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48796655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48796655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48796701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48796701                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76477.138068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76477.138068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76476.868158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76476.868158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2973037                       # number of writebacks
system.cpu.dcache.writebacks::total           2973037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2975026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2975026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2975026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2975026                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2975171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2975171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2975192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2975192                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 233183986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 233183986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 233186060500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 233186060500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78376.666921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78376.666921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78376.810808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78376.810808                       # average overall mshr miss latency
system.cpu.dcache.replacements                2973144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35703625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35703625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9688000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9688000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35703752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35703752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76283.464567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76283.464567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8846000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8846000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76258.620690                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76258.620690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7142833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7142833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5950070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5950070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 455044349500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 455044349500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76477.142202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76477.142202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2975015                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2975015                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2975055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2975055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 233175140500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 233175140500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78376.749505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78376.749505                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.456522                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.456522                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2074000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2074000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.456522                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.456522                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98761.904762                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98761.904762                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        73500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        73500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           25                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.913367                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45821724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2975192                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.401266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.913367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          983                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100568694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100568694                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  605455                       # Number of BP lookups
system.cpu.branchPred.condPredicted            603780                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               746                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               601828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  600872                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841151                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     489                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             325                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                156                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              169                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           98                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49672352                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097913                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161392                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280327374000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
