\doxysection{stm32f4xx\+\_\+ll\+\_\+dma.\+h}
\hypertarget{stm32f4xx__ll__dma_8h_source}{}\label{stm32f4xx__ll__dma_8h_source}\index{workspace\_1.18.0/me507\_term\_project/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dma.h@{workspace\_1.18.0/me507\_term\_project/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dma.h}}
\mbox{\hyperlink{stm32f4xx__ll__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_DMA\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_DMA\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (DMA1)\ ||\ defined\ (DMA2)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{comment}{/*\ Array\ used\ to\ get\ the\ DMA\ stream\ register\ offset\ versus\ stream\ index\ LL\_DMA\_STREAM\_x\ */}}
\DoxyCodeLine{00046\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ STREAM\_OFFSET\_TAB[]\ =}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\_Stream0\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00049\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\_Stream1\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00050\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\_Stream2\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00051\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\_Stream3\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00052\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\_Stream4\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00053\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\_Stream5\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00054\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\_Stream6\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{00055\ \ \ (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\_Stream7\_BASE}}\ -\/\ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}})}
\DoxyCodeLine{00056\ \};}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00061\ }
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00069\ }
\DoxyCodeLine{00070\ }
\DoxyCodeLine{00071\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00072\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00077\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00078\ \{}
\DoxyCodeLine{00079\ \ \ uint32\_t\ PeriphOrM2MSrcAddress;\ \ }
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ \ \ uint32\_t\ MemoryOrM2MDstAddress;\ \ }
\DoxyCodeLine{00088\ }
\DoxyCodeLine{00089\ \ \ uint32\_t\ Direction;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00094\ }
\DoxyCodeLine{00095\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00102\ \ \ uint32\_t\ PeriphOrM2MSrcIncMode;\ \ }
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \ \ uint32\_t\ MemoryOrM2MDstIncMode;\ \ }
\DoxyCodeLine{00113\ }
\DoxyCodeLine{00114\ \ \ uint32\_t\ PeriphOrM2MSrcDataSize;\ }
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00120\ \ \ uint32\_t\ MemoryOrM2MDstDataSize;\ }
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \ \ uint32\_t\ NbData;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00132\ }
\DoxyCodeLine{00133\ \ \ uint32\_t\ Channel;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ \ \ uint32\_t\ Priority;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ uint32\_t\ FIFOMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \ \ uint32\_t\ FIFOThreshold;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00154\ }
\DoxyCodeLine{00155\ \ \ uint32\_t\ MemBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00162\ }
\DoxyCodeLine{00163\ \ \ uint32\_t\ PeriphBurst;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00170\ }
\DoxyCodeLine{00171\ \}\ LL\_DMA\_InitTypeDef;}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00176\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00180\ }
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFFFF0000U}\textcolor{preprocessor}{}}
\DoxyCodeLine{00196\ }
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY\ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH\ DMA\_SxCR\_DIR\_0\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_MEMORY\ DMA\_SxCR\_DIR\_1\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00206\ }
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_CIRCULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_PFCTRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PFCTRL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DOUBLEBUFFER\_MODE\_DISABLE\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DOUBLEBUFFER\_MODE\_ENABLE\ \ \ DMA\_SxCR\_DBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00225\ }
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINC\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00234\ }
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MINC\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00243\ }
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00253\ }
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ }
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ LL\_DMA\_OFFSETSIZE\_PSIZE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_DMA\_OFFSETSIZE\_FIXEDTO4\ \ \ \ \ \ \ \ DMA\_SxCR\_PINCOS\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00272\ }
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_MEDIUM\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_VERYHIGH\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ }
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel0\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel1\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel2\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_0\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel3\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel4\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel5\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel6\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel7\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#if\ defined\ (DMA\_SxCR\_CHSEL\_3)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel8\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel9\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel10\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel11\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel12\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel13\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel14\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ }\textcolor{comment}{/*\ Select\ Channel15\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA\_SxCR\_CHSEL\_3\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_MBURST\_0\ |\ DMA\_SxCR\_MBURST\_1)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00319\ }
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_PBURST\_0\ |\ DMA\_SxCR\_PBURST\_1)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00330\ \ \ }
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOMODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_DMDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{\ \ }}
\DoxyCodeLine{00339\ }
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_0\_25\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_25\_50\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_50\_75\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_75\_100\ \ \ \ \ \ \ \ \ \ (DMA\_SxFCR\_FS\_1\ |\ DMA\_SxFCR\_FS\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_EMPTY\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_FULL\ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxFCR\_FS\_2\ |\ DMA\_SxFCR\_FS\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00352\ }
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_1\_4\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_1\_2\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_3\_4\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_FULL\ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00363\ \ \ \ \ }
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CURRENTTARGETMEM0\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CURRENTTARGETMEM1\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00372\ }
\DoxyCodeLine{00376\ }
\DoxyCodeLine{00377\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00381\ }
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ LL\_DMA\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00393\ }
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00404\ }
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_INSTANCE(\_\_STREAM\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{(((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ >\ ((uint32\_t)DMA1\_Stream7))\ ?\ \ DMA2\ :\ DMA1)}}
\DoxyCodeLine{00415\ }
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_STREAM(\_\_STREAM\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{(((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream0))\ ?\ LL\_DMA\_STREAM\_0\ :\ \(\backslash\)}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream0))\ ?\ LL\_DMA\_STREAM\_0\ :\ \(\backslash\)}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream1))\ ?\ LL\_DMA\_STREAM\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream1))\ ?\ LL\_DMA\_STREAM\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream2))\ ?\ LL\_DMA\_STREAM\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream2))\ ?\ LL\_DMA\_STREAM\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream3))\ ?\ LL\_DMA\_STREAM\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream3))\ ?\ LL\_DMA\_STREAM\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream4))\ ?\ LL\_DMA\_STREAM\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream4))\ ?\ LL\_DMA\_STREAM\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream5))\ ?\ LL\_DMA\_STREAM\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream5))\ ?\ LL\_DMA\_STREAM\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream6))\ ?\ LL\_DMA\_STREAM\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream6))\ ?\ LL\_DMA\_STREAM\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\ LL\_DMA\_STREAM\_7)}}
\DoxyCodeLine{00437\ }
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_STREAM\_INSTANCE(\_\_DMA\_INSTANCE\_\_,\ \_\_STREAM\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_0)))\ ?\ DMA1\_Stream0\ :\ \(\backslash\)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_0)))\ ?\ DMA2\_Stream0\ :\ \(\backslash\)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_1)))\ ?\ DMA1\_Stream1\ :\ \(\backslash\)}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_1)))\ ?\ DMA2\_Stream1\ :\ \(\backslash\)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_2)))\ ?\ DMA1\_Stream2\ :\ \(\backslash\)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_2)))\ ?\ DMA2\_Stream2\ :\ \(\backslash\)}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_3)))\ ?\ DMA1\_Stream3\ :\ \(\backslash\)}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_3)))\ ?\ DMA2\_Stream3\ :\ \(\backslash\)}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_4)))\ ?\ DMA1\_Stream4\ :\ \(\backslash\)}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_4)))\ ?\ DMA2\_Stream4\ :\ \(\backslash\)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_5)))\ ?\ DMA1\_Stream5\ :\ \(\backslash\)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_5)))\ ?\ DMA2\_Stream5\ :\ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_6)))\ ?\ DMA1\_Stream6\ :\ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_6)))\ ?\ DMA2\_Stream6\ :\ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_7)))\ ?\ DMA1\_Stream7\ :\ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ DMA2\_Stream7)}}
\DoxyCodeLine{00461\ }
\DoxyCodeLine{00465\ }
\DoxyCodeLine{00469\ }
\DoxyCodeLine{00470\ }
\DoxyCodeLine{00471\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00475\ }
\DoxyCodeLine{00494\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00495\ \{}
\DoxyCodeLine{00496\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}});}
\DoxyCodeLine{00497\ \}}
\DoxyCodeLine{00498\ }
\DoxyCodeLine{00514\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00515\ \{}
\DoxyCodeLine{00516\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}});}
\DoxyCodeLine{00517\ \}}
\DoxyCodeLine{00518\ }
\DoxyCodeLine{00534\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00535\ \{}
\DoxyCodeLine{00536\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}}));}
\DoxyCodeLine{00537\ \}}
\DoxyCodeLine{00538\ }
\DoxyCodeLine{00569\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigTransfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Configuration)}
\DoxyCodeLine{00570\ \{}
\DoxyCodeLine{00571\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,}
\DoxyCodeLine{00572\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\_SxCR\_PFCTRL}},}
\DoxyCodeLine{00573\ \ \ \ \ \ \ \ \ \ \ \ \ \ Configuration);}
\DoxyCodeLine{00574\ \}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00595\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Direction)}
\DoxyCodeLine{00596\ \{}
\DoxyCodeLine{00597\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}},\ Direction);}
\DoxyCodeLine{00598\ \}}
\DoxyCodeLine{00599\ }
\DoxyCodeLine{00618\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00619\ \{}
\DoxyCodeLine{00620\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}}));}
\DoxyCodeLine{00621\ \}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00643\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Mode)}
\DoxyCodeLine{00644\ \{}
\DoxyCodeLine{00645\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\_SxCR\_PFCTRL}},\ Mode);}
\DoxyCodeLine{00646\ \}}
\DoxyCodeLine{00647\ }
\DoxyCodeLine{00667\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00668\ \{}
\DoxyCodeLine{00669\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\_SxCR\_PFCTRL}}));}
\DoxyCodeLine{00670\ \}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00690\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ IncrementMode)}
\DoxyCodeLine{00691\ \{}
\DoxyCodeLine{00692\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}},\ IncrementMode);}
\DoxyCodeLine{00693\ \}}
\DoxyCodeLine{00694\ }
\DoxyCodeLine{00712\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00713\ \{}
\DoxyCodeLine{00714\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}}));}
\DoxyCodeLine{00715\ \}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00735\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ IncrementMode)}
\DoxyCodeLine{00736\ \{}
\DoxyCodeLine{00737\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}},\ IncrementMode);}
\DoxyCodeLine{00738\ \}}
\DoxyCodeLine{00739\ }
\DoxyCodeLine{00757\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00758\ \{}
\DoxyCodeLine{00759\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}}));}
\DoxyCodeLine{00760\ \}}
\DoxyCodeLine{00761\ }
\DoxyCodeLine{00781\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Size)}
\DoxyCodeLine{00782\ \{}
\DoxyCodeLine{00783\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}},\ Size);}
\DoxyCodeLine{00784\ \}}
\DoxyCodeLine{00785\ }
\DoxyCodeLine{00804\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00805\ \{}
\DoxyCodeLine{00806\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}}));}
\DoxyCodeLine{00807\ \}}
\DoxyCodeLine{00808\ }
\DoxyCodeLine{00828\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Size)}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}},\ Size);}
\DoxyCodeLine{00831\ \}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00851\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00852\ \{}
\DoxyCodeLine{00853\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}}));}
\DoxyCodeLine{00854\ \}}
\DoxyCodeLine{00855\ }
\DoxyCodeLine{00874\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetIncOffsetSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ OffsetSize)}
\DoxyCodeLine{00875\ \{}
\DoxyCodeLine{00876\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\_SxCR\_PINCOS}},\ OffsetSize);}
\DoxyCodeLine{00877\ \}}
\DoxyCodeLine{00878\ }
\DoxyCodeLine{00896\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetIncOffsetSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00897\ \{}
\DoxyCodeLine{00898\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\_SxCR\_PINCOS}}));}
\DoxyCodeLine{00899\ \}}
\DoxyCodeLine{00900\ }
\DoxyCodeLine{00921\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetStreamPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Priority)}
\DoxyCodeLine{00922\ \{}
\DoxyCodeLine{00923\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}},\ Priority);}
\DoxyCodeLine{00924\ \}}
\DoxyCodeLine{00925\ }
\DoxyCodeLine{00945\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetStreamPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00946\ \{}
\DoxyCodeLine{00947\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}}));}
\DoxyCodeLine{00948\ \}}
\DoxyCodeLine{00949\ }
\DoxyCodeLine{00968\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ NbData)}
\DoxyCodeLine{00969\ \{}
\DoxyCodeLine{00970\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>NDTR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\_SxNDT}},\ NbData);}
\DoxyCodeLine{00971\ \}}
\DoxyCodeLine{00972\ }
\DoxyCodeLine{00990\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00991\ \{}
\DoxyCodeLine{00992\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>NDTR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\_SxNDT}}));}
\DoxyCodeLine{00993\ \}}
\DoxyCodeLine{00994\ }
\DoxyCodeLine{01019\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetChannelSelection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Channel)}
\DoxyCodeLine{01020\ \{}
\DoxyCodeLine{01021\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\_SxCR\_CHSEL}},\ Channel);}
\DoxyCodeLine{01022\ \}}
\DoxyCodeLine{01023\ }
\DoxyCodeLine{01047\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetChannelSelection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01048\ \{}
\DoxyCodeLine{01049\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\_SxCR\_CHSEL}}));}
\DoxyCodeLine{01050\ \}}
\DoxyCodeLine{01051\ }
\DoxyCodeLine{01072\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Mburst)}
\DoxyCodeLine{01073\ \{}
\DoxyCodeLine{01074\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\_SxCR\_MBURST}},\ Mburst);}
\DoxyCodeLine{01075\ \}}
\DoxyCodeLine{01076\ }
\DoxyCodeLine{01096\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemoryBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01097\ \{}
\DoxyCodeLine{01098\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\_SxCR\_MBURST}}));}
\DoxyCodeLine{01099\ \}}
\DoxyCodeLine{01100\ }
\DoxyCodeLine{01121\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Pburst)}
\DoxyCodeLine{01122\ \{}
\DoxyCodeLine{01123\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\_SxCR\_PBURST}},\ Pburst);}
\DoxyCodeLine{01124\ \}}
\DoxyCodeLine{01125\ }
\DoxyCodeLine{01145\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01146\ \{}
\DoxyCodeLine{01147\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\_SxCR\_PBURST}}));}
\DoxyCodeLine{01148\ \}}
\DoxyCodeLine{01149\ }
\DoxyCodeLine{01168\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetCurrentTargetMem(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ CurrentMemory)}
\DoxyCodeLine{01169\ \{}
\DoxyCodeLine{01170\ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}},\ CurrentMemory);}
\DoxyCodeLine{01171\ \}}
\DoxyCodeLine{01172\ }
\DoxyCodeLine{01190\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetCurrentTargetMem(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01191\ \{}
\DoxyCodeLine{01192\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}}));}
\DoxyCodeLine{01193\ \}}
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01210\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableDoubleBufferMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01211\ \{}
\DoxyCodeLine{01212\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}});}
\DoxyCodeLine{01213\ \}}
\DoxyCodeLine{01214\ }
\DoxyCodeLine{01230\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableDoubleBufferMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01231\ \{}
\DoxyCodeLine{01232\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}});}
\DoxyCodeLine{01233\ \}}
\DoxyCodeLine{01234\ }
\DoxyCodeLine{01256\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetFIFOStatus(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01257\ \{}
\DoxyCodeLine{01258\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\_SxFCR\_FS}}));}
\DoxyCodeLine{01259\ \}}
\DoxyCodeLine{01260\ }
\DoxyCodeLine{01276\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableFifoMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01277\ \{}
\DoxyCodeLine{01278\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}});}
\DoxyCodeLine{01279\ \}}
\DoxyCodeLine{01280\ }
\DoxyCodeLine{01296\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableFifoMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01297\ \{}
\DoxyCodeLine{01298\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}});}
\DoxyCodeLine{01299\ \}}
\DoxyCodeLine{01300\ }
\DoxyCodeLine{01321\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetFIFOThreshold(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Threshold)}
\DoxyCodeLine{01322\ \{}
\DoxyCodeLine{01323\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}},\ Threshold);}
\DoxyCodeLine{01324\ \}}
\DoxyCodeLine{01325\ }
\DoxyCodeLine{01345\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetFIFOThreshold(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01346\ \{}
\DoxyCodeLine{01347\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}}));}
\DoxyCodeLine{01348\ \}}
\DoxyCodeLine{01349\ }
\DoxyCodeLine{01374\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigFifo(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ FifoMode,\ uint32\_t\ FifoThreshold)}
\DoxyCodeLine{01375\ \{}
\DoxyCodeLine{01376\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}}|\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}},\ FifoMode|FifoThreshold);}
\DoxyCodeLine{01377\ \}}
\DoxyCodeLine{01378\ }
\DoxyCodeLine{01402\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigAddresses(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ Direction)}
\DoxyCodeLine{01403\ \{}
\DoxyCodeLine{01404\ \ \ \textcolor{comment}{/*\ Direction\ Memory\ to\ Periph\ */}}
\DoxyCodeLine{01405\ \ \ \textcolor{keywordflow}{if}\ (Direction\ ==\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH)}
\DoxyCodeLine{01406\ \ \ \{}
\DoxyCodeLine{01407\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ SrcAddress);}
\DoxyCodeLine{01408\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ DstAddress);}
\DoxyCodeLine{01409\ \ \ \}}
\DoxyCodeLine{01410\ \ \ \textcolor{comment}{/*\ Direction\ Periph\ to\ Memory\ and\ Memory\ to\ Memory\ */}}
\DoxyCodeLine{01411\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{01412\ \ \ \{}
\DoxyCodeLine{01413\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ SrcAddress);}
\DoxyCodeLine{01414\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ DstAddress);}
\DoxyCodeLine{01415\ \ \ \}}
\DoxyCodeLine{01416\ \}}
\DoxyCodeLine{01417\ }
\DoxyCodeLine{01436\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01437\ \{}
\DoxyCodeLine{01438\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ MemoryAddress);}
\DoxyCodeLine{01439\ \}}
\DoxyCodeLine{01440\ }
\DoxyCodeLine{01459\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ PeriphAddress)}
\DoxyCodeLine{01460\ \{}
\DoxyCodeLine{01461\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ PeriphAddress);}
\DoxyCodeLine{01462\ \}}
\DoxyCodeLine{01463\ }
\DoxyCodeLine{01480\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01481\ \{}
\DoxyCodeLine{01482\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR));}
\DoxyCodeLine{01483\ \}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01501\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01502\ \{}
\DoxyCodeLine{01503\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR));}
\DoxyCodeLine{01504\ \}}
\DoxyCodeLine{01505\ }
\DoxyCodeLine{01524\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01525\ \{}
\DoxyCodeLine{01526\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ MemoryAddress);}
\DoxyCodeLine{01527\ \}}
\DoxyCodeLine{01528\ }
\DoxyCodeLine{01547\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01548\ \ \ \{}
\DoxyCodeLine{01549\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ MemoryAddress);}
\DoxyCodeLine{01550\ \ \ \}}
\DoxyCodeLine{01551\ }
\DoxyCodeLine{01568\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01569\ \ \ \{}
\DoxyCodeLine{01570\ \ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR));}
\DoxyCodeLine{01571\ \ \ \}}
\DoxyCodeLine{01572\ }
\DoxyCodeLine{01589\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01590\ \{}
\DoxyCodeLine{01591\ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR));}
\DoxyCodeLine{01592\ \}}
\DoxyCodeLine{01593\ }
\DoxyCodeLine{01610\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemory1Address(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Address)}
\DoxyCodeLine{01611\ \{}
\DoxyCodeLine{01612\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M1AR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{DMA\_SxM1AR\_M1A}},\ Address);}
\DoxyCodeLine{01613\ \}}
\DoxyCodeLine{01614\ }
\DoxyCodeLine{01630\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_GetMemory1Address(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01631\ \{}
\DoxyCodeLine{01632\ \ \ \textcolor{keywordflow}{return}\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M1AR);}
\DoxyCodeLine{01633\ \}}
\DoxyCodeLine{01634\ }
\DoxyCodeLine{01638\ }
\DoxyCodeLine{01642\ }
\DoxyCodeLine{01649\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01650\ \{}
\DoxyCodeLine{01651\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\_LISR\_HTIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\_LISR\_HTIF0}}));}
\DoxyCodeLine{01652\ \}}
\DoxyCodeLine{01653\ }
\DoxyCodeLine{01660\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01661\ \{}
\DoxyCodeLine{01662\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\_LISR\_HTIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\_LISR\_HTIF1}}));}
\DoxyCodeLine{01663\ \}}
\DoxyCodeLine{01664\ }
\DoxyCodeLine{01671\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01672\ \{}
\DoxyCodeLine{01673\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\_LISR\_HTIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\_LISR\_HTIF2}}));}
\DoxyCodeLine{01674\ \}}
\DoxyCodeLine{01675\ }
\DoxyCodeLine{01682\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01683\ \{}
\DoxyCodeLine{01684\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\_LISR\_HTIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\_LISR\_HTIF3}}));}
\DoxyCodeLine{01685\ \}}
\DoxyCodeLine{01686\ }
\DoxyCodeLine{01693\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01694\ \{}
\DoxyCodeLine{01695\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\_HISR\_HTIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\_HISR\_HTIF4}}));}
\DoxyCodeLine{01696\ \}}
\DoxyCodeLine{01697\ }
\DoxyCodeLine{01704\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01705\ \{}
\DoxyCodeLine{01706\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\_HISR\_HTIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\_HISR\_HTIF5}}));}
\DoxyCodeLine{01707\ \}}
\DoxyCodeLine{01708\ }
\DoxyCodeLine{01715\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01716\ \{}
\DoxyCodeLine{01717\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\_HISR\_HTIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\_HISR\_HTIF6}}));}
\DoxyCodeLine{01718\ \}}
\DoxyCodeLine{01719\ }
\DoxyCodeLine{01726\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01727\ \{}
\DoxyCodeLine{01728\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\_HISR\_HTIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\_HISR\_HTIF7}}));}
\DoxyCodeLine{01729\ \}\ }
\DoxyCodeLine{01730\ }
\DoxyCodeLine{01737\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01738\ \{}
\DoxyCodeLine{01739\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\_LISR\_TCIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\_LISR\_TCIF0}}));}
\DoxyCodeLine{01740\ \}}
\DoxyCodeLine{01741\ }
\DoxyCodeLine{01748\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01749\ \{}
\DoxyCodeLine{01750\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\_LISR\_TCIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\_LISR\_TCIF1}}));}
\DoxyCodeLine{01751\ \}}
\DoxyCodeLine{01752\ }
\DoxyCodeLine{01759\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01760\ \{}
\DoxyCodeLine{01761\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\_LISR\_TCIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\_LISR\_TCIF2}}));}
\DoxyCodeLine{01762\ \}}
\DoxyCodeLine{01763\ }
\DoxyCodeLine{01770\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01771\ \{}
\DoxyCodeLine{01772\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\_LISR\_TCIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\_LISR\_TCIF3}}));}
\DoxyCodeLine{01773\ \}}
\DoxyCodeLine{01774\ }
\DoxyCodeLine{01781\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01782\ \{}
\DoxyCodeLine{01783\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\_HISR\_TCIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\_HISR\_TCIF4}}));}
\DoxyCodeLine{01784\ \}}
\DoxyCodeLine{01785\ }
\DoxyCodeLine{01792\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01793\ \{}
\DoxyCodeLine{01794\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\_HISR\_TCIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\_HISR\_TCIF5}}));}
\DoxyCodeLine{01795\ \}}
\DoxyCodeLine{01796\ }
\DoxyCodeLine{01803\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01804\ \{}
\DoxyCodeLine{01805\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\_HISR\_TCIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\_HISR\_TCIF6}}));}
\DoxyCodeLine{01806\ \}}
\DoxyCodeLine{01807\ }
\DoxyCodeLine{01814\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01815\ \{}
\DoxyCodeLine{01816\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\_HISR\_TCIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\_HISR\_TCIF7}}));}
\DoxyCodeLine{01817\ \}\ }
\DoxyCodeLine{01818\ }
\DoxyCodeLine{01825\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01826\ \{}
\DoxyCodeLine{01827\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\_LISR\_TEIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\_LISR\_TEIF0}}));}
\DoxyCodeLine{01828\ \}}
\DoxyCodeLine{01829\ }
\DoxyCodeLine{01836\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01837\ \{}
\DoxyCodeLine{01838\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\_LISR\_TEIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\_LISR\_TEIF1}}));}
\DoxyCodeLine{01839\ \}}
\DoxyCodeLine{01840\ }
\DoxyCodeLine{01847\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01848\ \{}
\DoxyCodeLine{01849\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\_LISR\_TEIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\_LISR\_TEIF2}}));}
\DoxyCodeLine{01850\ \}}
\DoxyCodeLine{01851\ }
\DoxyCodeLine{01858\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01859\ \{}
\DoxyCodeLine{01860\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\_LISR\_TEIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\_LISR\_TEIF3}}));}
\DoxyCodeLine{01861\ \}}
\DoxyCodeLine{01862\ }
\DoxyCodeLine{01869\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01870\ \{}
\DoxyCodeLine{01871\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\_HISR\_TEIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\_HISR\_TEIF4}}));}
\DoxyCodeLine{01872\ \}}
\DoxyCodeLine{01873\ }
\DoxyCodeLine{01880\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01881\ \{}
\DoxyCodeLine{01882\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\_HISR\_TEIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\_HISR\_TEIF5}}));}
\DoxyCodeLine{01883\ \}}
\DoxyCodeLine{01884\ }
\DoxyCodeLine{01891\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01892\ \{}
\DoxyCodeLine{01893\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\_HISR\_TEIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\_HISR\_TEIF6}}));}
\DoxyCodeLine{01894\ \}}
\DoxyCodeLine{01895\ }
\DoxyCodeLine{01902\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01903\ \{}
\DoxyCodeLine{01904\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\_HISR\_TEIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\_HISR\_TEIF7}}));}
\DoxyCodeLine{01905\ \}\ }
\DoxyCodeLine{01906\ }
\DoxyCodeLine{01913\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01914\ \{}
\DoxyCodeLine{01915\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\_LISR\_DMEIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\_LISR\_DMEIF0}}));}
\DoxyCodeLine{01916\ \}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01924\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01925\ \{}
\DoxyCodeLine{01926\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\_LISR\_DMEIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\_LISR\_DMEIF1}}));}
\DoxyCodeLine{01927\ \}}
\DoxyCodeLine{01928\ }
\DoxyCodeLine{01935\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01936\ \{}
\DoxyCodeLine{01937\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\_LISR\_DMEIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\_LISR\_DMEIF2}}));}
\DoxyCodeLine{01938\ \}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01946\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01947\ \{}
\DoxyCodeLine{01948\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\_LISR\_DMEIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\_LISR\_DMEIF3}}));}
\DoxyCodeLine{01949\ \}}
\DoxyCodeLine{01950\ }
\DoxyCodeLine{01957\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01958\ \{}
\DoxyCodeLine{01959\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\_HISR\_DMEIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\_HISR\_DMEIF4}}));}
\DoxyCodeLine{01960\ \}}
\DoxyCodeLine{01961\ }
\DoxyCodeLine{01968\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01969\ \{}
\DoxyCodeLine{01970\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\_HISR\_DMEIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\_HISR\_DMEIF5}}));}
\DoxyCodeLine{01971\ \}}
\DoxyCodeLine{01972\ }
\DoxyCodeLine{01979\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01980\ \{}
\DoxyCodeLine{01981\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\_HISR\_DMEIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\_HISR\_DMEIF6}}));}
\DoxyCodeLine{01982\ \}}
\DoxyCodeLine{01983\ }
\DoxyCodeLine{01990\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01991\ \{}
\DoxyCodeLine{01992\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\_HISR\_DMEIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\_HISR\_DMEIF7}}));}
\DoxyCodeLine{01993\ \}}
\DoxyCodeLine{01994\ }
\DoxyCodeLine{02001\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02002\ \{}
\DoxyCodeLine{02003\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\_LISR\_FEIF0}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\_LISR\_FEIF0}}));}
\DoxyCodeLine{02004\ \}}
\DoxyCodeLine{02005\ }
\DoxyCodeLine{02012\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02013\ \{}
\DoxyCodeLine{02014\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\_LISR\_FEIF1}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\_LISR\_FEIF1}}));}
\DoxyCodeLine{02015\ \}}
\DoxyCodeLine{02016\ }
\DoxyCodeLine{02023\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02024\ \{}
\DoxyCodeLine{02025\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\_LISR\_FEIF2}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\_LISR\_FEIF2}}));}
\DoxyCodeLine{02026\ \}}
\DoxyCodeLine{02027\ }
\DoxyCodeLine{02034\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02035\ \{}
\DoxyCodeLine{02036\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\_LISR\_FEIF3}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\_LISR\_FEIF3}}));}
\DoxyCodeLine{02037\ \}}
\DoxyCodeLine{02038\ }
\DoxyCodeLine{02045\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02046\ \{}
\DoxyCodeLine{02047\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\_HISR\_FEIF4}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\_HISR\_FEIF4}}));}
\DoxyCodeLine{02048\ \}}
\DoxyCodeLine{02049\ }
\DoxyCodeLine{02056\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02057\ \{}
\DoxyCodeLine{02058\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\_HISR\_FEIF5}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\_HISR\_FEIF5}}));}
\DoxyCodeLine{02059\ \}}
\DoxyCodeLine{02060\ }
\DoxyCodeLine{02067\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02068\ \{}
\DoxyCodeLine{02069\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\_HISR\_FEIF6}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\_HISR\_FEIF6}}));}
\DoxyCodeLine{02070\ \}}
\DoxyCodeLine{02071\ }
\DoxyCodeLine{02078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02079\ \{}
\DoxyCodeLine{02080\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}\ ,\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\_HISR\_FEIF7}})==(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\_HISR\_FEIF7}}));}
\DoxyCodeLine{02081\ \}}
\DoxyCodeLine{02082\ }
\DoxyCodeLine{02089\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02090\ \{}
\DoxyCodeLine{02091\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{DMA\_LIFCR\_CHTIF0}});}
\DoxyCodeLine{02092\ \}}
\DoxyCodeLine{02093\ }
\DoxyCodeLine{02100\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02101\ \{}
\DoxyCodeLine{02102\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{DMA\_LIFCR\_CHTIF1}});}
\DoxyCodeLine{02103\ \}}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02111\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02112\ \{}
\DoxyCodeLine{02113\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{DMA\_LIFCR\_CHTIF2}});}
\DoxyCodeLine{02114\ \}}
\DoxyCodeLine{02115\ }
\DoxyCodeLine{02122\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02123\ \{}
\DoxyCodeLine{02124\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{DMA\_LIFCR\_CHTIF3}});}
\DoxyCodeLine{02125\ \}}
\DoxyCodeLine{02126\ }
\DoxyCodeLine{02133\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02134\ \{}
\DoxyCodeLine{02135\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{DMA\_HIFCR\_CHTIF4}});}
\DoxyCodeLine{02136\ \}}
\DoxyCodeLine{02137\ }
\DoxyCodeLine{02144\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02145\ \{}
\DoxyCodeLine{02146\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{DMA\_HIFCR\_CHTIF5}});}
\DoxyCodeLine{02147\ \}}
\DoxyCodeLine{02148\ }
\DoxyCodeLine{02155\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02156\ \{}
\DoxyCodeLine{02157\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{DMA\_HIFCR\_CHTIF6}});}
\DoxyCodeLine{02158\ \}}
\DoxyCodeLine{02159\ }
\DoxyCodeLine{02166\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02167\ \{}
\DoxyCodeLine{02168\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{DMA\_HIFCR\_CHTIF7}});}
\DoxyCodeLine{02169\ \}}
\DoxyCodeLine{02170\ }
\DoxyCodeLine{02177\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02178\ \{}
\DoxyCodeLine{02179\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{DMA\_LIFCR\_CTCIF0}});}
\DoxyCodeLine{02180\ \}}
\DoxyCodeLine{02181\ }
\DoxyCodeLine{02188\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02189\ \{}
\DoxyCodeLine{02190\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{DMA\_LIFCR\_CTCIF1}});}
\DoxyCodeLine{02191\ \}}
\DoxyCodeLine{02192\ }
\DoxyCodeLine{02199\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02200\ \{}
\DoxyCodeLine{02201\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{DMA\_LIFCR\_CTCIF2}});}
\DoxyCodeLine{02202\ \}}
\DoxyCodeLine{02203\ }
\DoxyCodeLine{02210\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02211\ \{}
\DoxyCodeLine{02212\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{DMA\_LIFCR\_CTCIF3}});}
\DoxyCodeLine{02213\ \}}
\DoxyCodeLine{02214\ }
\DoxyCodeLine{02221\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02222\ \{}
\DoxyCodeLine{02223\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{DMA\_HIFCR\_CTCIF4}});}
\DoxyCodeLine{02224\ \}}
\DoxyCodeLine{02225\ }
\DoxyCodeLine{02232\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02233\ \{}
\DoxyCodeLine{02234\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{DMA\_HIFCR\_CTCIF5}});}
\DoxyCodeLine{02235\ \}}
\DoxyCodeLine{02236\ }
\DoxyCodeLine{02243\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02244\ \{}
\DoxyCodeLine{02245\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{DMA\_HIFCR\_CTCIF6}});}
\DoxyCodeLine{02246\ \}}
\DoxyCodeLine{02247\ }
\DoxyCodeLine{02254\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02255\ \{}
\DoxyCodeLine{02256\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{DMA\_HIFCR\_CTCIF7}});}
\DoxyCodeLine{02257\ \}}
\DoxyCodeLine{02258\ }
\DoxyCodeLine{02265\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02266\ \{}
\DoxyCodeLine{02267\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{DMA\_LIFCR\_CTEIF0}});}
\DoxyCodeLine{02268\ \}}
\DoxyCodeLine{02269\ }
\DoxyCodeLine{02276\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02277\ \{}
\DoxyCodeLine{02278\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{DMA\_LIFCR\_CTEIF1}});}
\DoxyCodeLine{02279\ \}}
\DoxyCodeLine{02280\ }
\DoxyCodeLine{02287\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02288\ \{}
\DoxyCodeLine{02289\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{DMA\_LIFCR\_CTEIF2}});}
\DoxyCodeLine{02290\ \}}
\DoxyCodeLine{02291\ }
\DoxyCodeLine{02298\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02299\ \{}
\DoxyCodeLine{02300\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{DMA\_LIFCR\_CTEIF3}});}
\DoxyCodeLine{02301\ \}}
\DoxyCodeLine{02302\ }
\DoxyCodeLine{02309\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02310\ \{}
\DoxyCodeLine{02311\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{DMA\_HIFCR\_CTEIF4}});}
\DoxyCodeLine{02312\ \}}
\DoxyCodeLine{02313\ }
\DoxyCodeLine{02320\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02321\ \{}
\DoxyCodeLine{02322\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{DMA\_HIFCR\_CTEIF5}});}
\DoxyCodeLine{02323\ \}}
\DoxyCodeLine{02324\ }
\DoxyCodeLine{02331\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02332\ \{}
\DoxyCodeLine{02333\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{DMA\_HIFCR\_CTEIF6}});}
\DoxyCodeLine{02334\ \}}
\DoxyCodeLine{02335\ }
\DoxyCodeLine{02342\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02343\ \{}
\DoxyCodeLine{02344\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{DMA\_HIFCR\_CTEIF7}});}
\DoxyCodeLine{02345\ \}}
\DoxyCodeLine{02346\ }
\DoxyCodeLine{02353\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02354\ \{}
\DoxyCodeLine{02355\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{DMA\_LIFCR\_CDMEIF0}});}
\DoxyCodeLine{02356\ \}}
\DoxyCodeLine{02357\ }
\DoxyCodeLine{02364\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02365\ \{}
\DoxyCodeLine{02366\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{DMA\_LIFCR\_CDMEIF1}});}
\DoxyCodeLine{02367\ \}}
\DoxyCodeLine{02368\ }
\DoxyCodeLine{02375\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02376\ \{}
\DoxyCodeLine{02377\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{DMA\_LIFCR\_CDMEIF2}});}
\DoxyCodeLine{02378\ \}}
\DoxyCodeLine{02379\ }
\DoxyCodeLine{02386\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02387\ \{}
\DoxyCodeLine{02388\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{DMA\_LIFCR\_CDMEIF3}});}
\DoxyCodeLine{02389\ \}}
\DoxyCodeLine{02390\ }
\DoxyCodeLine{02397\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02398\ \{}
\DoxyCodeLine{02399\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{DMA\_HIFCR\_CDMEIF4}});}
\DoxyCodeLine{02400\ \}}
\DoxyCodeLine{02401\ }
\DoxyCodeLine{02408\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02409\ \{}
\DoxyCodeLine{02410\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{DMA\_HIFCR\_CDMEIF5}});}
\DoxyCodeLine{02411\ \}}
\DoxyCodeLine{02412\ }
\DoxyCodeLine{02419\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02420\ \{}
\DoxyCodeLine{02421\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{DMA\_HIFCR\_CDMEIF6}});}
\DoxyCodeLine{02422\ \}}
\DoxyCodeLine{02423\ }
\DoxyCodeLine{02430\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02431\ \{}
\DoxyCodeLine{02432\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{DMA\_HIFCR\_CDMEIF7}});}
\DoxyCodeLine{02433\ \}}
\DoxyCodeLine{02434\ }
\DoxyCodeLine{02441\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02442\ \{}
\DoxyCodeLine{02443\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{DMA\_LIFCR\_CFEIF0}});}
\DoxyCodeLine{02444\ \}}
\DoxyCodeLine{02445\ }
\DoxyCodeLine{02452\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02453\ \{}
\DoxyCodeLine{02454\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{DMA\_LIFCR\_CFEIF1}});}
\DoxyCodeLine{02455\ \}}
\DoxyCodeLine{02456\ }
\DoxyCodeLine{02463\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02464\ \{}
\DoxyCodeLine{02465\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{DMA\_LIFCR\_CFEIF2}});}
\DoxyCodeLine{02466\ \}}
\DoxyCodeLine{02467\ }
\DoxyCodeLine{02474\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02475\ \{}
\DoxyCodeLine{02476\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{DMA\_LIFCR\_CFEIF3}});}
\DoxyCodeLine{02477\ \}}
\DoxyCodeLine{02478\ }
\DoxyCodeLine{02485\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02486\ \{}
\DoxyCodeLine{02487\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{DMA\_HIFCR\_CFEIF4}});}
\DoxyCodeLine{02488\ \}}
\DoxyCodeLine{02489\ }
\DoxyCodeLine{02496\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02497\ \{}
\DoxyCodeLine{02498\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{DMA\_HIFCR\_CFEIF5}});}
\DoxyCodeLine{02499\ \}}
\DoxyCodeLine{02500\ }
\DoxyCodeLine{02507\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02508\ \{}
\DoxyCodeLine{02509\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{DMA\_HIFCR\_CFEIF6}});}
\DoxyCodeLine{02510\ \}}
\DoxyCodeLine{02511\ }
\DoxyCodeLine{02518\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02519\ \{}
\DoxyCodeLine{02520\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}\ ,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{DMA\_HIFCR\_CFEIF7}});}
\DoxyCodeLine{02521\ \}}
\DoxyCodeLine{02522\ }
\DoxyCodeLine{02526\ }
\DoxyCodeLine{02530\ }
\DoxyCodeLine{02546\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02547\ \{}
\DoxyCodeLine{02548\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}});}
\DoxyCodeLine{02549\ \}}
\DoxyCodeLine{02550\ }
\DoxyCodeLine{02566\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02567\ \{}
\DoxyCodeLine{02568\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}});}
\DoxyCodeLine{02569\ \}}
\DoxyCodeLine{02570\ }
\DoxyCodeLine{02586\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02587\ \{}
\DoxyCodeLine{02588\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}});}
\DoxyCodeLine{02589\ \}}
\DoxyCodeLine{02590\ }
\DoxyCodeLine{02606\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02607\ \{}
\DoxyCodeLine{02608\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}});}
\DoxyCodeLine{02609\ \}}
\DoxyCodeLine{02610\ }
\DoxyCodeLine{02626\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02627\ \{}
\DoxyCodeLine{02628\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}});}
\DoxyCodeLine{02629\ \}}
\DoxyCodeLine{02630\ }
\DoxyCodeLine{02646\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02647\ \{}
\DoxyCodeLine{02648\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}});}
\DoxyCodeLine{02649\ \}}
\DoxyCodeLine{02650\ }
\DoxyCodeLine{02666\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02667\ \{}
\DoxyCodeLine{02668\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}});}
\DoxyCodeLine{02669\ \}}
\DoxyCodeLine{02670\ }
\DoxyCodeLine{02686\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02687\ \{}
\DoxyCodeLine{02688\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}});}
\DoxyCodeLine{02689\ \}}
\DoxyCodeLine{02690\ }
\DoxyCodeLine{02706\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02707\ \{}
\DoxyCodeLine{02708\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}});}
\DoxyCodeLine{02709\ \}}
\DoxyCodeLine{02710\ }
\DoxyCodeLine{02726\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02727\ \{}
\DoxyCodeLine{02728\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}});}
\DoxyCodeLine{02729\ \}}
\DoxyCodeLine{02730\ }
\DoxyCodeLine{02746\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02747\ \{}
\DoxyCodeLine{02748\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\_SxCR\_HTIE}});}
\DoxyCodeLine{02749\ \}}
\DoxyCodeLine{02750\ }
\DoxyCodeLine{02766\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02767\ \{}
\DoxyCodeLine{02768\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\_SxCR\_TEIE}});}
\DoxyCodeLine{02769\ \}}
\DoxyCodeLine{02770\ }
\DoxyCodeLine{02786\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02787\ \{}
\DoxyCodeLine{02788\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\_SxCR\_TCIE}});}
\DoxyCodeLine{02789\ \}}
\DoxyCodeLine{02790\ }
\DoxyCodeLine{02806\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02807\ \{}
\DoxyCodeLine{02808\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\_SxCR\_DMEIE}});}
\DoxyCodeLine{02809\ \}}
\DoxyCodeLine{02810\ }
\DoxyCodeLine{02826\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_DMA\_IsEnabledIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02827\ \{}
\DoxyCodeLine{02828\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\_SxFCR\_FEIE}});}
\DoxyCodeLine{02829\ \}}
\DoxyCodeLine{02830\ }
\DoxyCodeLine{02834\ }
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02839\ }
\DoxyCodeLine{02840\ uint32\_t\ LL\_DMA\_Init(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{02841\ uint32\_t\ LL\_DMA\_DeInit(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream);}
\DoxyCodeLine{02842\ \textcolor{keywordtype}{void}\ LL\_DMA\_StructInit(LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{02843\ }
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02848\ }
\DoxyCodeLine{02852\ }
\DoxyCodeLine{02856\ }
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA1\ ||\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02858\ }
\DoxyCodeLine{02862\ }
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02864\ \}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02866\ }
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_DMA\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02868\ }

\end{DoxyCode}
