
---------- Begin Simulation Statistics ----------
host_inst_rate                                 192068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 324356                       # Number of bytes of host memory used
host_seconds                                   104.13                       # Real time elapsed on the host
host_tick_rate                              323920556                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.033730                       # Number of seconds simulated
sim_ticks                                 33729774000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5543277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34488.214655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29534.113252                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5092675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15540458500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081288                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               450602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9598321000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          324991                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1478356                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61764.371481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 60261.575399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1262937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13305219140                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            74972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8463557480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140447                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49062.405757                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.795101                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14208                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    697078661                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7021633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43310.462643                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 38806.196486                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6355612                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     28845677640                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094853                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                666021                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18061878480                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996667                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001313                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.586575                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.344661                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7021633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43310.462643                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 38806.196486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6355612                       # number of overall hits
system.cpu.dcache.overall_miss_latency    28845677640                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094853                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               666021                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200583                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18061878480                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384639                       # number of replacements
system.cpu.dcache.sampled_refs                 385663                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.914443                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6477249                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501853350000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145926                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13284049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14379.958734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11414.177126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13243338                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      585422500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                40711                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    451990000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.002981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39599                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 334.427727                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13284049                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14379.958734                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11414.177126                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13243338                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       585422500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003065                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 40711                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    451990000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.002981                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39599                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435740                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.098850                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13284049                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14379.958734                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11414.177126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13243338                       # number of overall hits
system.cpu.icache.overall_miss_latency      585422500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003065                       # miss rate for overall accesses
system.cpu.icache.overall_misses                40711                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    451990000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.002981                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39369                       # number of replacements
system.cpu.icache.sampled_refs                  39600                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.098850                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13243338                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 43503.736482                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2717678418                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 62470                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     60902.284688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 45436.692506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8570                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3460041500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.868926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      56813                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     311                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2567264000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.864170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 56502                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     359880                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59887.394549                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44213.116255                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         244779                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6893099000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.319832                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       115101                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       395                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5071465500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.318731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  114705                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   80945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61829.618865                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 46200.438557                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5004798499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     80945                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3739694499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                80945                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145926                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145926                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.971120                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425263                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60222.788720                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   44616.922789                       # average overall mshr miss latency
system.l2.demand_hits                          253349                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10353140500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.404253                       # miss rate for demand accesses
system.l2.demand_misses                        171914                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7638729500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.402591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   171207                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.411071                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.258973                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6734.987969                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4243.007947                       # Average occupied blocks per context
system.l2.overall_accesses                     425263                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60222.788720                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44319.329322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         253349                       # number of overall hits
system.l2.overall_miss_latency            10353140500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.404253                       # miss rate for overall accesses
system.l2.overall_misses                       171914                       # number of overall misses
system.l2.overall_mshr_hits                       706                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10356407918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.549488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  233677                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.396366                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         24761                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         8557                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        72555                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            63125                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          873                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         175168                       # number of replacements
system.l2.sampled_refs                         186532                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10977.995916                       # Cycle average of tags in use
system.l2.total_refs                           367677                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            67407                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980961                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2928099                       # DTB hits
system.switch_cpus.dtb.data_misses              52862                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2265150                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2214283                       # DTB read hits
system.switch_cpus.dtb.read_misses              50867                       # DTB read misses
system.switch_cpus.dtb.write_accesses          715811                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              713816                       # DTB write hits
system.switch_cpus.dtb.write_misses              1995                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052875                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052863                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44247152                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2981586                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2497407                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3268540                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       296128                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3267149                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3846021                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171404                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1304150                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       335215                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17145538                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.620331                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.513731                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12830311     74.83%     74.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2180615     12.72%     87.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       791795      4.62%     92.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       425852      2.48%     94.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       258264      1.51%     96.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       136417      0.80%     96.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112193      0.65%     97.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        74876      0.44%     98.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       335215      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17145538                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10635912                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2365482                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3130022                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       295941                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10635912                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13165108                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.321239                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.321239                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4566894                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       397039                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27948470                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7280000                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5204686                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2001303                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          625                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        93957                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4720033                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4560330                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159703                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3819581                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3664347                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           155234                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        900452                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            895983                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4469                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3846021                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3231184                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8798119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29620886                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        534860                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.165688                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3231184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2668811                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.276081                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19146841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.547038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.750198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13579942     70.93%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         475413      2.48%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         347531      1.82%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         476822      2.49%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1337308      6.98%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         263222      1.37%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         259884      1.36%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         458453      2.39%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1948266     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19146841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4065554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2072530                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1521659                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.662356                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4721022                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           900452                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12935450                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14764250                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.736418                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9525902                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.636050                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14990698                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       348360                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2783131                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5741574                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       348585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1818337                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24572292                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3820570                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       409004                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15374878                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       131704                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2001303                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       169265                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       232764                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       104276                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          317                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        20542                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3376083                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1053792                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        20542                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        65682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       282678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.430804                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.430804                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10351475     65.58%     65.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47402      0.30%     65.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229308      1.45%     67.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7088      0.04%     67.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202888      1.29%     68.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19302      0.12%     68.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64654      0.41%     69.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3943111     24.98%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       918655      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15783883                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       146088                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009256                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23786     16.28%     16.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           64      0.04%     16.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           21      0.01%     16.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           23      0.02%     16.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73197     50.10%     66.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        43660     29.89%     96.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5337      3.65%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19146841                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.824360                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.354772                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11976838     62.55%     62.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3048237     15.92%     78.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1698112      8.87%     87.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1108598      5.79%     93.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       786753      4.11%     97.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       330854      1.73%     98.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       174170      0.91%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18906      0.10%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4373      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19146841                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.679976                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23050633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15783883                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12773576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        27911                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11213473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3231220                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3231184                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              36                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2568336                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       846618                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5741574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1818337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23212395                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3792146                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8001224                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       336829                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7605560                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       396922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15809                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34735808                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26961442                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20005751                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4970994                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2001303                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       776837                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12004497                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1943916                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 92558                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
