# GCN-ASIC-Implementation
RTL-to-layout implementation of a Graph Convolution Network (GCN) accelerator in SystemVerilog, with verification, synthesis, and APR artifacts.
