
IMU_HW_579.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b594  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  0800b748  0800b748  0001b748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcfc  0800bcfc  0002024c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcfc  0800bcfc  0001bcfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd04  0800bd04  0002024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd04  0800bd04  0001bd04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd08  0800bd08  0001bd08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  0800bd0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002024c  2**0
                  CONTENTS
 10 .bss          00000298  20000250  20000250  00020250  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200004e8  200004e8  00020250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ab5  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002aa9  00000000  00000000  00030d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ca8  00000000  00000000  000337e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b88  00000000  00000000  00034488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a91  00000000  00000000  00035010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011e09  00000000  00000000  0005aaa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6b9c  00000000  00000000  0006c8aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00143446  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004820  00000000  00000000  00143498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000250 	.word	0x20000250
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b72c 	.word	0x0800b72c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000254 	.word	0x20000254
 80001ec:	0800b72c 	.word	0x0800b72c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <Accel_init>:
uint8_t accel_buf[6] ;
ADXL345 ACCEL;
extern HW579 hw579;

void Accel_init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	//printf("0x%X\r\n", ACCEL.accel_address);

	I2C_Writebyte(&ACCEL, ADXL345_POWER_CTL, 0, accel);
 800101c:	2301      	movs	r3, #1
 800101e:	2200      	movs	r2, #0
 8001020:	212d      	movs	r1, #45	; 0x2d
 8001022:	4808      	ldr	r0, [pc, #32]	; (8001044 <Accel_init+0x2c>)
 8001024:	f000 f8a8 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&ACCEL, ADXL345_POWER_CTL, 16, accel);
 8001028:	2301      	movs	r3, #1
 800102a:	2210      	movs	r2, #16
 800102c:	212d      	movs	r1, #45	; 0x2d
 800102e:	4805      	ldr	r0, [pc, #20]	; (8001044 <Accel_init+0x2c>)
 8001030:	f000 f8a2 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&ACCEL, ADXL345_POWER_CTL, 8, accel);
 8001034:	2301      	movs	r3, #1
 8001036:	2208      	movs	r2, #8
 8001038:	212d      	movs	r1, #45	; 0x2d
 800103a:	4802      	ldr	r0, [pc, #8]	; (8001044 <Accel_init+0x2c>)
 800103c:	f000 f89c 	bl	8001178 <I2C_Writebyte>

}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000270 	.word	0x20000270

08001048 <Magneto_init>:

HMC5883L MAGNETO = {.m_Scale = 1};


void Magneto_init()
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
	//printf("0x%X\r\n", MAGNETO.magneto_address);
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <getI2C_Address>:


SENSOR_ENUM sensor_enum;

uint8_t* getI2C_Address(I2C_HandleTypeDef *hi2c)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef state;
	uint8_t slave_address;
	uint8_t numSensors = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	73bb      	strb	r3, [r7, #14]
	static uint8_t sensors[3] = {0, };

	//hw579.i2c = hi2c;
	hw579.MAGNETO_HW579 = &MAGNETO;
 8001064:	4b3b      	ldr	r3, [pc, #236]	; (8001154 <getI2C_Address+0xfc>)
 8001066:	4a3c      	ldr	r2, [pc, #240]	; (8001158 <getI2C_Address+0x100>)
 8001068:	655a      	str	r2, [r3, #84]	; 0x54
	hw579.ACCEL_HW579 = &ACCEL;
 800106a:	4b3a      	ldr	r3, [pc, #232]	; (8001154 <getI2C_Address+0xfc>)
 800106c:	4a3b      	ldr	r2, [pc, #236]	; (800115c <getI2C_Address+0x104>)
 800106e:	659a      	str	r2, [r3, #88]	; 0x58
	hw579.GYRO_HW579 = &GYRO;
 8001070:	4b38      	ldr	r3, [pc, #224]	; (8001154 <getI2C_Address+0xfc>)
 8001072:	4a3b      	ldr	r2, [pc, #236]	; (8001160 <getI2C_Address+0x108>)
 8001074:	65da      	str	r2, [r3, #92]	; 0x5c


	for(slave_address = 1; slave_address < 128; slave_address++)
 8001076:	2301      	movs	r3, #1
 8001078:	73fb      	strb	r3, [r7, #15]
 800107a:	e01f      	b.n	80010bc <getI2C_Address+0x64>
	{
		state = HAL_I2C_IsDeviceReady(hi2c, (uint16_t)(slave_address << 1), 3, 10);
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	b29b      	uxth	r3, r3
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	b299      	uxth	r1, r3
 8001084:	230a      	movs	r3, #10
 8001086:	2203      	movs	r2, #3
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f001 ff4d 	bl	8002f28 <HAL_I2C_IsDeviceReady>
 800108e:	4603      	mov	r3, r0
 8001090:	737b      	strb	r3, [r7, #13]
	    if (state == HAL_OK)
 8001092:	7b7b      	ldrb	r3, [r7, #13]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d107      	bne.n	80010a8 <getI2C_Address+0x50>
		{
		  sensors[numSensors] = slave_address;
 8001098:	7bbb      	ldrb	r3, [r7, #14]
 800109a:	4932      	ldr	r1, [pc, #200]	; (8001164 <getI2C_Address+0x10c>)
 800109c:	7bfa      	ldrb	r2, [r7, #15]
 800109e:	54ca      	strb	r2, [r1, r3]
		  numSensors++;
 80010a0:	7bbb      	ldrb	r3, [r7, #14]
 80010a2:	3301      	adds	r3, #1
 80010a4:	73bb      	strb	r3, [r7, #14]
 80010a6:	e006      	b.n	80010b6 <getI2C_Address+0x5e>
		  printf("Address : 0x%X\r\n", slave_address);	// !HAL_OK = 1
#endif
	    }
	    else
	    {
		  while(HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY);
 80010a8:	bf00      	nop
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f002 faea 	bl	8003684 <HAL_I2C_GetState>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b20      	cmp	r3, #32
 80010b4:	d1f9      	bne.n	80010aa <getI2C_Address+0x52>
	for(slave_address = 1; slave_address < 128; slave_address++)
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	3301      	adds	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	dadb      	bge.n	800107c <getI2C_Address+0x24>
	    }
	}


	hw579.MAGNETO_HW579->magneto_address   = sensors[0] << 1;
 80010c4:	4b27      	ldr	r3, [pc, #156]	; (8001164 <getI2C_Address+0x10c>)
 80010c6:	781a      	ldrb	r2, [r3, #0]
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <getI2C_Address+0xfc>)
 80010ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010cc:	0052      	lsls	r2, r2, #1
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hw579.ACCEL_HW579->accel_address	   = sensors[1] << 1;
 80010d4:	4b23      	ldr	r3, [pc, #140]	; (8001164 <getI2C_Address+0x10c>)
 80010d6:	785a      	ldrb	r2, [r3, #1]
 80010d8:	4b1e      	ldr	r3, [pc, #120]	; (8001154 <getI2C_Address+0xfc>)
 80010da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010dc:	0052      	lsls	r2, r2, #1
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hw579.GYRO_HW579->gyro_address   	   = sensors[2] << 1;
 80010e4:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <getI2C_Address+0x10c>)
 80010e6:	789a      	ldrb	r2, [r3, #2]
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <getI2C_Address+0xfc>)
 80010ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010ec:	0052      	lsls	r2, r2, #1
 80010ee:	b2d2      	uxtb	r2, r2
 80010f0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54


	printf("enum : %d %d %d\r\n", magneto, accel ,gyro);
 80010f4:	2302      	movs	r3, #2
 80010f6:	2201      	movs	r2, #1
 80010f8:	2100      	movs	r1, #0
 80010fa:	481b      	ldr	r0, [pc, #108]	; (8001168 <getI2C_Address+0x110>)
 80010fc:	f006 fca4 	bl	8007a48 <iprintf>
	printf("MAGNETO : 0x%X  = 0x%X\r\n", hw579.MAGNETO_HW579->magneto_address, sensors[0]<< 1);
 8001100:	4b14      	ldr	r3, [pc, #80]	; (8001154 <getI2C_Address+0xfc>)
 8001102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001104:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001108:	4619      	mov	r1, r3
 800110a:	4b16      	ldr	r3, [pc, #88]	; (8001164 <getI2C_Address+0x10c>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	461a      	mov	r2, r3
 8001112:	4816      	ldr	r0, [pc, #88]	; (800116c <getI2C_Address+0x114>)
 8001114:	f006 fc98 	bl	8007a48 <iprintf>
	printf("ACCEL   : 0x%X  = 0x%X\r\n", hw579.ACCEL_HW579->accel_address, sensors[1]<< 1);
 8001118:	4b0e      	ldr	r3, [pc, #56]	; (8001154 <getI2C_Address+0xfc>)
 800111a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800111c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001120:	4619      	mov	r1, r3
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <getI2C_Address+0x10c>)
 8001124:	785b      	ldrb	r3, [r3, #1]
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	461a      	mov	r2, r3
 800112a:	4811      	ldr	r0, [pc, #68]	; (8001170 <getI2C_Address+0x118>)
 800112c:	f006 fc8c 	bl	8007a48 <iprintf>
	printf("GYRO    : 0x%X  = 0x%X\r\n", hw579.GYRO_HW579->gyro_address, sensors[2]<< 1);
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <getI2C_Address+0xfc>)
 8001132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001134:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001138:	4619      	mov	r1, r3
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <getI2C_Address+0x10c>)
 800113c:	789b      	ldrb	r3, [r3, #2]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	461a      	mov	r2, r3
 8001142:	480c      	ldr	r0, [pc, #48]	; (8001174 <getI2C_Address+0x11c>)
 8001144:	f006 fc80 	bl	8007a48 <iprintf>
	printf("MAGNETO : 0x%X\r\n", sensors[0] << 1);
	printf("ACCEL   : 0x%X\r\n", sensors[1] << 1);
	printf("GYRO    : 0x%X\r\n", sensors[2] << 1);
#endif

	return sensors;
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <getI2C_Address+0x10c>)
}
 800114a:	4618      	mov	r0, r3
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000300 	.word	0x20000300
 8001158:	20000000 	.word	0x20000000
 800115c:	20000270 	.word	0x20000270
 8001160:	20000364 	.word	0x20000364
 8001164:	20000360 	.word	0x20000360
 8001168:	0800b748 	.word	0x0800b748
 800116c:	0800b75c 	.word	0x0800b75c
 8001170:	0800b778 	.word	0x0800b778
 8001174:	0800b794 	.word	0x0800b794

08001178 <I2C_Writebyte>:

void I2C_Writebyte(void * SENSOR, uint8_t register_address, uint8_t data, uint8_t TYPE)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af02      	add	r7, sp, #8
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	4608      	mov	r0, r1
 8001182:	4611      	mov	r1, r2
 8001184:	461a      	mov	r2, r3
 8001186:	4603      	mov	r3, r0
 8001188:	70fb      	strb	r3, [r7, #3]
 800118a:	460b      	mov	r3, r1
 800118c:	70bb      	strb	r3, [r7, #2]
 800118e:	4613      	mov	r3, r2
 8001190:	707b      	strb	r3, [r7, #1]
	uint8_t Trans[2] = {register_address, data};
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	733b      	strb	r3, [r7, #12]
 8001196:	78bb      	ldrb	r3, [r7, #2]
 8001198:	737b      	strb	r3, [r7, #13]

	switch(TYPE)
 800119a:	787b      	ldrb	r3, [r7, #1]
 800119c:	2b02      	cmp	r3, #2
 800119e:	d030      	beq.n	8001202 <I2C_Writebyte+0x8a>
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	dc42      	bgt.n	800122a <I2C_Writebyte+0xb2>
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <I2C_Writebyte+0x36>
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d014      	beq.n	80011d6 <I2C_Writebyte+0x5e>
 80011ac:	e03d      	b.n	800122a <I2C_Writebyte+0xb2>
	{
		case magneto:
			HAL_I2C_Master_Transmit(&(((HMC5883L *)SENSOR)->i2c), ((HMC5883L *)SENSOR)->magneto_address, Trans, 2, 10);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80011b6:	b299      	uxth	r1, r3
 80011b8:	f107 020c 	add.w	r2, r7, #12
 80011bc:	230a      	movs	r3, #10
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	2302      	movs	r3, #2
 80011c2:	f001 fb8d 	bl	80028e0 <HAL_I2C_Master_Transmit>
			printf("M : 0x%X\r\n", ((HMC5883L *)SENSOR)->magneto_address);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80011cc:	4619      	mov	r1, r3
 80011ce:	481b      	ldr	r0, [pc, #108]	; (800123c <I2C_Writebyte+0xc4>)
 80011d0:	f006 fc3a 	bl	8007a48 <iprintf>
			break;
 80011d4:	e02d      	b.n	8001232 <I2C_Writebyte+0xba>

		case accel:
			HAL_I2C_Master_Transmit(&(((ADXL345 *)SENSOR)->i2c), hw579.ACCEL_HW579->accel_address, Trans, 2, 10);
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <I2C_Writebyte+0xc8>)
 80011da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011dc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80011e0:	b299      	uxth	r1, r3
 80011e2:	f107 020c 	add.w	r2, r7, #12
 80011e6:	230a      	movs	r3, #10
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2302      	movs	r3, #2
 80011ec:	f001 fb78 	bl	80028e0 <HAL_I2C_Master_Transmit>
			printf("A : 0x%X\r\n", hw579.ACCEL_HW579->accel_address);
 80011f0:	4b13      	ldr	r3, [pc, #76]	; (8001240 <I2C_Writebyte+0xc8>)
 80011f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80011f8:	4619      	mov	r1, r3
 80011fa:	4812      	ldr	r0, [pc, #72]	; (8001244 <I2C_Writebyte+0xcc>)
 80011fc:	f006 fc24 	bl	8007a48 <iprintf>
			break;
 8001200:	e017      	b.n	8001232 <I2C_Writebyte+0xba>

		case gyro:
			HAL_I2C_Master_Transmit(&(((ITG3205 *)SENSOR)->i2c), ((ITG3205 *)SENSOR)->gyro_address, Trans, 2, 10);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800120a:	b299      	uxth	r1, r3
 800120c:	f107 020c 	add.w	r2, r7, #12
 8001210:	230a      	movs	r3, #10
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	2302      	movs	r3, #2
 8001216:	f001 fb63 	bl	80028e0 <HAL_I2C_Master_Transmit>
			printf("G : 0x%X\r\n",  ((ITG3205 *)SENSOR)->gyro_address);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001220:	4619      	mov	r1, r3
 8001222:	4809      	ldr	r0, [pc, #36]	; (8001248 <I2C_Writebyte+0xd0>)
 8001224:	f006 fc10 	bl	8007a48 <iprintf>
			break;
 8001228:	e003      	b.n	8001232 <I2C_Writebyte+0xba>

		default:
			printf("Wrong TYPE");
 800122a:	4808      	ldr	r0, [pc, #32]	; (800124c <I2C_Writebyte+0xd4>)
 800122c:	f006 fc0c 	bl	8007a48 <iprintf>
			break;
 8001230:	bf00      	nop
	}


}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	0800b7b0 	.word	0x0800b7b0
 8001240:	20000300 	.word	0x20000300
 8001244:	0800b7bc 	.word	0x0800b7bc
 8001248:	0800b7c8 	.word	0x0800b7c8
 800124c:	0800b7d4 	.word	0x0800b7d4

08001250 <HW579_init>:




void HW579_init(I2C_HandleTypeDef *hi2c)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	hw579.i2c = *hi2c;
 8001258:	4a0b      	ldr	r2, [pc, #44]	; (8001288 <HW579_init+0x38>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	2354      	movs	r3, #84	; 0x54
 8001262:	461a      	mov	r2, r3
 8001264:	f005 fd60 	bl	8006d28 <memcpy>

	getI2C_Address(hi2c);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff fef5 	bl	8001058 <getI2C_Address>

	Magneto_init();
 800126e:	f7ff feeb 	bl	8001048 <Magneto_init>
	Accel_init();
 8001272:	f7ff fed1 	bl	8001018 <Accel_init>
	//printf("INIT :0x%X\r\n", hw579.GYRO_HW579->gyro_address);
	//printf("INIT :0x%X\r\n", GYRO.gyro_address);
	Gyro_init(hw579.GYRO_HW579);
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <HW579_init+0x38>)
 8001278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800127a:	4618      	mov	r0, r3
 800127c:	f000 f806 	bl	800128c <Gyro_init>

}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000300 	.word	0x20000300

0800128c <Gyro_init>:
	return Receive[0];
}


void Gyro_init(ITG3205* SENSOR)	// struct -> i2c
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]

	printf("INIT G : 0x%X\r\n", GYRO.gyro_address);
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <Gyro_init+0x9c>)
 8001296:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800129a:	4619      	mov	r1, r3
 800129c:	4823      	ldr	r0, [pc, #140]	; (800132c <Gyro_init+0xa0>)
 800129e:	f006 fbd3 	bl	8007a48 <iprintf>
	GYRO.i2c = SENSOR->i2c;
 80012a2:	4a21      	ldr	r2, [pc, #132]	; (8001328 <Gyro_init+0x9c>)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4610      	mov	r0, r2
 80012a8:	4619      	mov	r1, r3
 80012aa:	2354      	movs	r3, #84	; 0x54
 80012ac:	461a      	mov	r2, r3
 80012ae:	f005 fd3b 	bl	8006d28 <memcpy>

	I2C_Writebyte(&GYRO, PWR_MGM, 0x00, gyro);
 80012b2:	2302      	movs	r3, #2
 80012b4:	2200      	movs	r2, #0
 80012b6:	213e      	movs	r1, #62	; 0x3e
 80012b8:	481b      	ldr	r0, [pc, #108]	; (8001328 <Gyro_init+0x9c>)
 80012ba:	f7ff ff5d 	bl	8001178 <I2C_Writebyte>
	HAL_Delay(100);
 80012be:	2064      	movs	r0, #100	; 0x64
 80012c0:	f000 fe2e 	bl	8001f20 <HAL_Delay>
	I2C_Writebyte(&GYRO, PWR_MGM, 0x01, gyro);
 80012c4:	2302      	movs	r3, #2
 80012c6:	2201      	movs	r2, #1
 80012c8:	213e      	movs	r1, #62	; 0x3e
 80012ca:	4817      	ldr	r0, [pc, #92]	; (8001328 <Gyro_init+0x9c>)
 80012cc:	f7ff ff54 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&GYRO, SMPLRT_DIV, NOSRDIVIDER, gyro);
 80012d0:	2302      	movs	r3, #2
 80012d2:	2200      	movs	r2, #0
 80012d4:	2115      	movs	r1, #21
 80012d6:	4814      	ldr	r0, [pc, #80]	; (8001328 <Gyro_init+0x9c>)
 80012d8:	f7ff ff4e 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&GYRO, DLPFFS_FS_SEL, RANGE2000 << 3, gyro);
 80012dc:	2302      	movs	r3, #2
 80012de:	2218      	movs	r2, #24
 80012e0:	2118      	movs	r1, #24
 80012e2:	4811      	ldr	r0, [pc, #68]	; (8001328 <Gyro_init+0x9c>)
 80012e4:	f7ff ff48 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&GYRO, DLPFFS_DLPF_CFG, BW256_SR8, gyro);
 80012e8:	2302      	movs	r3, #2
 80012ea:	2200      	movs	r2, #0
 80012ec:	2107      	movs	r1, #7
 80012ee:	480e      	ldr	r0, [pc, #56]	; (8001328 <Gyro_init+0x9c>)
 80012f0:	f7ff ff42 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&GYRO, PWRMGM_CLK_SEL, PLL_ZGYRO_REF, gyro);
 80012f4:	2302      	movs	r3, #2
 80012f6:	2203      	movs	r2, #3
 80012f8:	2107      	movs	r1, #7
 80012fa:	480b      	ldr	r0, [pc, #44]	; (8001328 <Gyro_init+0x9c>)
 80012fc:	f7ff ff3c 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&GYRO, INTCFG_ITG_RDY_EN, INTSTATUS_ITG_RDY, gyro);
 8001300:	2302      	movs	r3, #2
 8001302:	2204      	movs	r2, #4
 8001304:	2104      	movs	r1, #4
 8001306:	4808      	ldr	r0, [pc, #32]	; (8001328 <Gyro_init+0x9c>)
 8001308:	f7ff ff36 	bl	8001178 <I2C_Writebyte>
	I2C_Writebyte(&GYRO, INTCFG_RAW_RDY_EN, INTSTATUS_RAW_DATA_RDY, gyro);
 800130c:	2302      	movs	r3, #2
 800130e:	2201      	movs	r2, #1
 8001310:	2101      	movs	r1, #1
 8001312:	4805      	ldr	r0, [pc, #20]	; (8001328 <Gyro_init+0x9c>)
 8001314:	f7ff ff30 	bl	8001178 <I2C_Writebyte>


	HAL_Delay(GYROSTART_UP_DELAY);
 8001318:	2046      	movs	r0, #70	; 0x46
 800131a:	f000 fe01 	bl	8001f20 <HAL_Delay>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000364 	.word	0x20000364
 800132c:	0800b7e0 	.word	0x0800b7e0

08001330 <Gyro_Read>:

void Gyro_Read(I2C_HandleTypeDef *i2c)
{
 8001330:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001334:	b088      	sub	sp, #32
 8001336:	af04      	add	r7, sp, #16
 8001338:	6078      	str	r0, [r7, #4]


	//GYRO.i2c = *i2c;
	GYRO.i2c = hi2c1;
 800133a:	4a53      	ldr	r2, [pc, #332]	; (8001488 <Gyro_Read+0x158>)
 800133c:	4b53      	ldr	r3, [pc, #332]	; (800148c <Gyro_Read+0x15c>)
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	2354      	movs	r3, #84	; 0x54
 8001344:	461a      	mov	r2, r3
 8001346:	f005 fcef 	bl	8006d28 <memcpy>
	//printf("Gyro_Read : 0x%X\r\n", GYRO.gyro_address);

	//readGyroRaw();
	uint8_t gyro_buf[8];
	HAL_I2C_Mem_Read(&(GYRO.i2c), GYRO.gyro_address, TEMP_OUT, I2C_MEMADD_SIZE_8BIT, gyro_buf, sizeof(gyro_buf), 10);
 800134a:	4b4f      	ldr	r3, [pc, #316]	; (8001488 <Gyro_Read+0x158>)
 800134c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001350:	b299      	uxth	r1, r3
 8001352:	230a      	movs	r3, #10
 8001354:	9302      	str	r3, [sp, #8]
 8001356:	2308      	movs	r3, #8
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	2301      	movs	r3, #1
 8001362:	221b      	movs	r2, #27
 8001364:	4848      	ldr	r0, [pc, #288]	; (8001488 <Gyro_Read+0x158>)
 8001366:	f001 fbb9 	bl	8002adc <HAL_I2C_Mem_Read>
	//HAL_I2C_Mem_Read(&(SENSOR->i2c), SENSOR->gyro_address, TEMP_OUT, I2C_MEMADD_SIZE_8BIT, gyro_buf, sizeof(gyro_buf), 10);
	GYRO.scaled_gyro_temp = ((float)((gyro_buf[0] << 8) | gyro_buf[1]))/16.4;
 800136a:	7a3b      	ldrb	r3, [r7, #8]
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	7a7a      	ldrb	r2, [r7, #9]
 8001370:	4313      	orrs	r3, r2
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800137a:	ee17 0a90 	vmov	r0, s15
 800137e:	f7ff f8f3 	bl	8000568 <__aeabi_f2d>
 8001382:	a33f      	add	r3, pc, #252	; (adr r3, 8001480 <Gyro_Read+0x150>)
 8001384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001388:	f7ff fa70 	bl	800086c <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4610      	mov	r0, r2
 8001392:	4619      	mov	r1, r3
 8001394:	f7ff fc38 	bl	8000c08 <__aeabi_d2f>
 8001398:	4603      	mov	r3, r0
 800139a:	4a3b      	ldr	r2, [pc, #236]	; (8001488 <Gyro_Read+0x158>)
 800139c:	6713      	str	r3, [r2, #112]	; 0x70
	GYRO.scaled_gyro_X = ((float)((gyro_buf[2] << 8) | gyro_buf[3]))/16.4;
 800139e:	7abb      	ldrb	r3, [r7, #10]
 80013a0:	021b      	lsls	r3, r3, #8
 80013a2:	7afa      	ldrb	r2, [r7, #11]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ae:	ee17 0a90 	vmov	r0, s15
 80013b2:	f7ff f8d9 	bl	8000568 <__aeabi_f2d>
 80013b6:	a332      	add	r3, pc, #200	; (adr r3, 8001480 <Gyro_Read+0x150>)
 80013b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013bc:	f7ff fa56 	bl	800086c <__aeabi_ddiv>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	4610      	mov	r0, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	f7ff fc1e 	bl	8000c08 <__aeabi_d2f>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a2e      	ldr	r2, [pc, #184]	; (8001488 <Gyro_Read+0x158>)
 80013d0:	6753      	str	r3, [r2, #116]	; 0x74
	GYRO.scaled_gyro_Y = ((float)((gyro_buf[4] << 8) | gyro_buf[5]))/16.4;
 80013d2:	7b3b      	ldrb	r3, [r7, #12]
 80013d4:	021b      	lsls	r3, r3, #8
 80013d6:	7b7a      	ldrb	r2, [r7, #13]
 80013d8:	4313      	orrs	r3, r2
 80013da:	ee07 3a90 	vmov	s15, r3
 80013de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e2:	ee17 0a90 	vmov	r0, s15
 80013e6:	f7ff f8bf 	bl	8000568 <__aeabi_f2d>
 80013ea:	a325      	add	r3, pc, #148	; (adr r3, 8001480 <Gyro_Read+0x150>)
 80013ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f0:	f7ff fa3c 	bl	800086c <__aeabi_ddiv>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	f7ff fc04 	bl	8000c08 <__aeabi_d2f>
 8001400:	4603      	mov	r3, r0
 8001402:	4a21      	ldr	r2, [pc, #132]	; (8001488 <Gyro_Read+0x158>)
 8001404:	6793      	str	r3, [r2, #120]	; 0x78
	GYRO.scaled_gyro_Z = ((float)((gyro_buf[6] << 8) | gyro_buf[7]))/16.4;
 8001406:	7bbb      	ldrb	r3, [r7, #14]
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	7bfa      	ldrb	r2, [r7, #15]
 800140c:	4313      	orrs	r3, r2
 800140e:	ee07 3a90 	vmov	s15, r3
 8001412:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001416:	ee17 0a90 	vmov	r0, s15
 800141a:	f7ff f8a5 	bl	8000568 <__aeabi_f2d>
 800141e:	a318      	add	r3, pc, #96	; (adr r3, 8001480 <Gyro_Read+0x150>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff fa22 	bl	800086c <__aeabi_ddiv>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff fbea 	bl	8000c08 <__aeabi_d2f>
 8001434:	4603      	mov	r3, r0
 8001436:	4a14      	ldr	r2, [pc, #80]	; (8001488 <Gyro_Read+0x158>)
 8001438:	67d3      	str	r3, [r2, #124]	; 0x7c


	printf("%8.2f %8.2f %8.2f\r\n", GYRO.scaled_gyro_X, GYRO.scaled_gyro_Y, GYRO.scaled_gyro_Z);
 800143a:	4b13      	ldr	r3, [pc, #76]	; (8001488 <Gyro_Read+0x158>)
 800143c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f892 	bl	8000568 <__aeabi_f2d>
 8001444:	4680      	mov	r8, r0
 8001446:	4689      	mov	r9, r1
 8001448:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <Gyro_Read+0x158>)
 800144a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f88b 	bl	8000568 <__aeabi_f2d>
 8001452:	4604      	mov	r4, r0
 8001454:	460d      	mov	r5, r1
 8001456:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <Gyro_Read+0x158>)
 8001458:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff f884 	bl	8000568 <__aeabi_f2d>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001468:	e9cd 4500 	strd	r4, r5, [sp]
 800146c:	4642      	mov	r2, r8
 800146e:	464b      	mov	r3, r9
 8001470:	4807      	ldr	r0, [pc, #28]	; (8001490 <Gyro_Read+0x160>)
 8001472:	f006 fae9 	bl	8007a48 <iprintf>

}
 8001476:	bf00      	nop
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001480:	66666666 	.word	0x66666666
 8001484:	40306666 	.word	0x40306666
 8001488:	20000364 	.word	0x20000364
 800148c:	200003e4 	.word	0x200003e4
 8001490:	0800b7f0 	.word	0x0800b7f0

08001494 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08c      	sub	sp, #48	; 0x30
 8001498:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	61bb      	str	r3, [r7, #24]
 80014ae:	4b7c      	ldr	r3, [pc, #496]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4a7b      	ldr	r2, [pc, #492]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4b79      	ldr	r3, [pc, #484]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	61bb      	str	r3, [r7, #24]
 80014c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	4b75      	ldr	r3, [pc, #468]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4a74      	ldr	r2, [pc, #464]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014d0:	f043 0320 	orr.w	r3, r3, #32
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4b72      	ldr	r3, [pc, #456]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0320 	and.w	r3, r3, #32
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	4b6e      	ldr	r3, [pc, #440]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a6d      	ldr	r2, [pc, #436]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b6b      	ldr	r3, [pc, #428]	; (80016a0 <MX_GPIO_Init+0x20c>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	4b67      	ldr	r3, [pc, #412]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a66      	ldr	r2, [pc, #408]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b64      	ldr	r3, [pc, #400]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	4b60      	ldr	r3, [pc, #384]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a5f      	ldr	r2, [pc, #380]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b5d      	ldr	r3, [pc, #372]	; (80016a0 <MX_GPIO_Init+0x20c>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	4b59      	ldr	r3, [pc, #356]	; (80016a0 <MX_GPIO_Init+0x20c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a58      	ldr	r2, [pc, #352]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b56      	ldr	r3, [pc, #344]	; (80016a0 <MX_GPIO_Init+0x20c>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f244 0181 	movw	r1, #16513	; 0x4081
 8001558:	4852      	ldr	r0, [pc, #328]	; (80016a4 <MX_GPIO_Init+0x210>)
 800155a:	f001 f863 	bl	8002624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800155e:	2200      	movs	r2, #0
 8001560:	2140      	movs	r1, #64	; 0x40
 8001562:	4851      	ldr	r0, [pc, #324]	; (80016a8 <MX_GPIO_Init+0x214>)
 8001564:	f001 f85e 	bl	8002624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001568:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800156c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800156e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001572:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	4619      	mov	r1, r3
 800157e:	484b      	ldr	r0, [pc, #300]	; (80016ac <MX_GPIO_Init+0x218>)
 8001580:	f000 fea4 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001584:	2332      	movs	r3, #50	; 0x32
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001590:	2303      	movs	r3, #3
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001594:	230b      	movs	r3, #11
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 031c 	add.w	r3, r7, #28
 800159c:	4619      	mov	r1, r3
 800159e:	4843      	ldr	r0, [pc, #268]	; (80016ac <MX_GPIO_Init+0x218>)
 80015a0:	f000 fe94 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80015a4:	2386      	movs	r3, #134	; 0x86
 80015a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a8:	2302      	movs	r3, #2
 80015aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b0:	2303      	movs	r3, #3
 80015b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015b4:	230b      	movs	r3, #11
 80015b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	4619      	mov	r1, r3
 80015be:	483c      	ldr	r0, [pc, #240]	; (80016b0 <MX_GPIO_Init+0x21c>)
 80015c0:	f000 fe84 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80015c4:	f244 0381 	movw	r3, #16513	; 0x4081
 80015c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ca:	2301      	movs	r3, #1
 80015cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d6:	f107 031c 	add.w	r3, r7, #28
 80015da:	4619      	mov	r1, r3
 80015dc:	4831      	ldr	r0, [pc, #196]	; (80016a4 <MX_GPIO_Init+0x210>)
 80015de:	f000 fe75 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e8:	2302      	movs	r3, #2
 80015ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f0:	2303      	movs	r3, #3
 80015f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015f4:	230b      	movs	r3, #11
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80015f8:	f107 031c 	add.w	r3, r7, #28
 80015fc:	4619      	mov	r1, r3
 80015fe:	4829      	ldr	r0, [pc, #164]	; (80016a4 <MX_GPIO_Init+0x210>)
 8001600:	f000 fe64 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001604:	2340      	movs	r3, #64	; 0x40
 8001606:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 031c 	add.w	r3, r7, #28
 8001618:	4619      	mov	r1, r3
 800161a:	4823      	ldr	r0, [pc, #140]	; (80016a8 <MX_GPIO_Init+0x214>)
 800161c:	f000 fe56 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001620:	2380      	movs	r3, #128	; 0x80
 8001622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001624:	2300      	movs	r3, #0
 8001626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800162c:	f107 031c 	add.w	r3, r7, #28
 8001630:	4619      	mov	r1, r3
 8001632:	481d      	ldr	r0, [pc, #116]	; (80016a8 <MX_GPIO_Init+0x214>)
 8001634:	f000 fe4a 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001638:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800163c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001646:	2303      	movs	r3, #3
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800164a:	230a      	movs	r3, #10
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 031c 	add.w	r3, r7, #28
 8001652:	4619      	mov	r1, r3
 8001654:	4816      	ldr	r0, [pc, #88]	; (80016b0 <MX_GPIO_Init+0x21c>)
 8001656:	f000 fe39 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800165a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800165e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001668:	f107 031c 	add.w	r3, r7, #28
 800166c:	4619      	mov	r1, r3
 800166e:	4810      	ldr	r0, [pc, #64]	; (80016b0 <MX_GPIO_Init+0x21c>)
 8001670:	f000 fe2c 	bl	80022cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001674:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167a:	2302      	movs	r3, #2
 800167c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001682:	2303      	movs	r3, #3
 8001684:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001686:	230b      	movs	r3, #11
 8001688:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800168a:	f107 031c 	add.w	r3, r7, #28
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	; (80016a8 <MX_GPIO_Init+0x214>)
 8001692:	f000 fe1b 	bl	80022cc <HAL_GPIO_Init>

}
 8001696:	bf00      	nop
 8001698:	3730      	adds	r7, #48	; 0x30
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40020400 	.word	0x40020400
 80016a8:	40021800 	.word	0x40021800
 80016ac:	40020800 	.word	0x40020800
 80016b0:	40020000 	.word	0x40020000

080016b4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <MX_I2C1_Init+0x74>)
 80016ba:	4a1c      	ldr	r2, [pc, #112]	; (800172c <MX_I2C1_Init+0x78>)
 80016bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016be:	4b1a      	ldr	r3, [pc, #104]	; (8001728 <MX_I2C1_Init+0x74>)
 80016c0:	4a1b      	ldr	r2, [pc, #108]	; (8001730 <MX_I2C1_Init+0x7c>)
 80016c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c4:	4b18      	ldr	r3, [pc, #96]	; (8001728 <MX_I2C1_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016ca:	4b17      	ldr	r3, [pc, #92]	; (8001728 <MX_I2C1_Init+0x74>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d0:	4b15      	ldr	r3, [pc, #84]	; (8001728 <MX_I2C1_Init+0x74>)
 80016d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d8:	4b13      	ldr	r3, [pc, #76]	; (8001728 <MX_I2C1_Init+0x74>)
 80016da:	2200      	movs	r2, #0
 80016dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <MX_I2C1_Init+0x74>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e4:	4b10      	ldr	r3, [pc, #64]	; (8001728 <MX_I2C1_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ea:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <MX_I2C1_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f0:	480d      	ldr	r0, [pc, #52]	; (8001728 <MX_I2C1_Init+0x74>)
 80016f2:	f000 ffb1 	bl	8002658 <HAL_I2C_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016fc:	f000 f9b4 	bl	8001a68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001700:	2100      	movs	r1, #0
 8001702:	4809      	ldr	r0, [pc, #36]	; (8001728 <MX_I2C1_Init+0x74>)
 8001704:	f003 fd6e 	bl	80051e4 <HAL_I2CEx_ConfigAnalogFilter>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800170e:	f000 f9ab 	bl	8001a68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001712:	2100      	movs	r1, #0
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <MX_I2C1_Init+0x74>)
 8001716:	f003 fda1 	bl	800525c <HAL_I2CEx_ConfigDigitalFilter>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001720:	f000 f9a2 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200003e4 	.word	0x200003e4
 800172c:	40005400 	.word	0x40005400
 8001730:	000186a0 	.word	0x000186a0

08001734 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001738:	4b1b      	ldr	r3, [pc, #108]	; (80017a8 <MX_I2C2_Init+0x74>)
 800173a:	4a1c      	ldr	r2, [pc, #112]	; (80017ac <MX_I2C2_Init+0x78>)
 800173c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800173e:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001740:	4a1b      	ldr	r2, [pc, #108]	; (80017b0 <MX_I2C2_Init+0x7c>)
 8001742:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <MX_I2C2_Init+0x74>)
 800174c:	2200      	movs	r2, #0
 800174e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001750:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001752:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001756:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001758:	4b13      	ldr	r3, [pc, #76]	; (80017a8 <MX_I2C2_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800175e:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <MX_I2C2_Init+0x74>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001770:	480d      	ldr	r0, [pc, #52]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001772:	f000 ff71 	bl	8002658 <HAL_I2C_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800177c:	f000 f974 	bl	8001a68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001780:	2100      	movs	r1, #0
 8001782:	4809      	ldr	r0, [pc, #36]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001784:	f003 fd2e 	bl	80051e4 <HAL_I2CEx_ConfigAnalogFilter>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800178e:	f000 f96b 	bl	8001a68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001792:	2100      	movs	r1, #0
 8001794:	4804      	ldr	r0, [pc, #16]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001796:	f003 fd61 	bl	800525c <HAL_I2CEx_ConfigDigitalFilter>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80017a0:	f000 f962 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000438 	.word	0x20000438
 80017ac:	40005800 	.word	0x40005800
 80017b0:	000186a0 	.word	0x000186a0

080017b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08c      	sub	sp, #48	; 0x30
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a42      	ldr	r2, [pc, #264]	; (80018dc <HAL_I2C_MspInit+0x128>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d13d      	bne.n	8001852 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	4b41      	ldr	r3, [pc, #260]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a40      	ldr	r2, [pc, #256]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b3e      	ldr	r3, [pc, #248]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f8:	2312      	movs	r3, #18
 80017fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001800:	2303      	movs	r3, #3
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001804:	2304      	movs	r3, #4
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001808:	f107 031c 	add.w	r3, r7, #28
 800180c:	4619      	mov	r1, r3
 800180e:	4835      	ldr	r0, [pc, #212]	; (80018e4 <HAL_I2C_MspInit+0x130>)
 8001810:	f000 fd5c 	bl	80022cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	4a30      	ldr	r2, [pc, #192]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 800181e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001822:	6413      	str	r3, [r2, #64]	; 0x40
 8001824:	4b2e      	ldr	r3, [pc, #184]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 8001826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001828:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	201f      	movs	r0, #31
 8001836:	f000 fc72 	bl	800211e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800183a:	201f      	movs	r0, #31
 800183c:	f000 fc8b 	bl	8002156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001840:	2200      	movs	r2, #0
 8001842:	2100      	movs	r1, #0
 8001844:	2020      	movs	r0, #32
 8001846:	f000 fc6a 	bl	800211e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800184a:	2020      	movs	r0, #32
 800184c:	f000 fc83 	bl	8002156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001850:	e040      	b.n	80018d4 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C2)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a24      	ldr	r2, [pc, #144]	; (80018e8 <HAL_I2C_MspInit+0x134>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d13b      	bne.n	80018d4 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 8001862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001864:	4a1e      	ldr	r2, [pc, #120]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 8001866:	f043 0320 	orr.w	r3, r3, #32
 800186a:	6313      	str	r3, [r2, #48]	; 0x30
 800186c:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	f003 0320 	and.w	r3, r3, #32
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001878:	2303      	movs	r3, #3
 800187a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800187c:	2312      	movs	r3, #18
 800187e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001884:	2303      	movs	r3, #3
 8001886:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001888:	2304      	movs	r3, #4
 800188a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800188c:	f107 031c 	add.w	r3, r7, #28
 8001890:	4619      	mov	r1, r3
 8001892:	4816      	ldr	r0, [pc, #88]	; (80018ec <HAL_I2C_MspInit+0x138>)
 8001894:	f000 fd1a 	bl	80022cc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001898:	2300      	movs	r3, #0
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	4a0f      	ldr	r2, [pc, #60]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 80018a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018a6:	6413      	str	r3, [r2, #64]	; 0x40
 80018a8:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <HAL_I2C_MspInit+0x12c>)
 80018aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2100      	movs	r1, #0
 80018b8:	2021      	movs	r0, #33	; 0x21
 80018ba:	f000 fc30 	bl	800211e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80018be:	2021      	movs	r0, #33	; 0x21
 80018c0:	f000 fc49 	bl	8002156 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80018c4:	2200      	movs	r2, #0
 80018c6:	2100      	movs	r1, #0
 80018c8:	2022      	movs	r0, #34	; 0x22
 80018ca:	f000 fc28 	bl	800211e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80018ce:	2022      	movs	r0, #34	; 0x22
 80018d0:	f000 fc41 	bl	8002156 <HAL_NVIC_EnableIRQ>
}
 80018d4:	bf00      	nop
 80018d6:	3730      	adds	r7, #48	; 0x30
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40005400 	.word	0x40005400
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40020400 	.word	0x40020400
 80018e8:	40005800 	.word	0x40005800
 80018ec:	40021400 	.word	0x40021400

080018f0 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *p, int len)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart3, (uint8_t *)p, len, 10) == HAL_OK) return len;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	230a      	movs	r3, #10
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	4806      	ldr	r0, [pc, #24]	; (8001920 <_write+0x30>)
 8001906:	f004 fa1e 	bl	8005d46 <HAL_UART_Transmit>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d101      	bne.n	8001914 <_write+0x24>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	e000      	b.n	8001916 <_write+0x26>
	else return 0;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000490 	.word	0x20000490

08001924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001928:	f000 fa88 	bl	8001e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800192c:	f000 f82c 	bl	8001988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001930:	f7ff fdb0 	bl	8001494 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001934:	f7ff febe 	bl	80016b4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001938:	f000 f9dc 	bl	8001cf4 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 800193c:	f7ff fefa 	bl	8001734 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HW579_init(&hi2c1);
 8001940:	480c      	ldr	r0, [pc, #48]	; (8001974 <main+0x50>)
 8001942:	f7ff fc85 	bl	8001250 <HW579_init>

//  uint8_t state_buffer[128] = {0, };

//  uint8_t nDevices;

  HAL_Delay(1000);
 8001946:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800194a:	f000 fae9 	bl	8001f20 <HAL_Delay>
  printf("I2C Scan Start\r\n");
 800194e:	480a      	ldr	r0, [pc, #40]	; (8001978 <main+0x54>)
 8001950:	f006 f900 	bl	8007b54 <puts>
  printf("==================\r\n");
 8001954:	4809      	ldr	r0, [pc, #36]	; (800197c <main+0x58>)
 8001956:	f006 f8fd 	bl	8007b54 <puts>

  //getI2C_Address(&hi2c1);

  printf("==================\r\n");
 800195a:	4808      	ldr	r0, [pc, #32]	; (800197c <main+0x58>)
 800195c:	f006 f8fa 	bl	8007b54 <puts>
  printf("End Scanning\r\n");
 8001960:	4807      	ldr	r0, [pc, #28]	; (8001980 <main+0x5c>)
 8001962:	f006 f8f7 	bl	8007b54 <puts>


  while (1)
  {
	  //HW579_Read();
	  Gyro_Read(&GYRO);
 8001966:	4807      	ldr	r0, [pc, #28]	; (8001984 <main+0x60>)
 8001968:	f7ff fce2 	bl	8001330 <Gyro_Read>

	  HAL_Delay(100);
 800196c:	2064      	movs	r0, #100	; 0x64
 800196e:	f000 fad7 	bl	8001f20 <HAL_Delay>
	  Gyro_Read(&GYRO);
 8001972:	e7f8      	b.n	8001966 <main+0x42>
 8001974:	200003e4 	.word	0x200003e4
 8001978:	0800b804 	.word	0x0800b804
 800197c:	0800b814 	.word	0x0800b814
 8001980:	0800b828 	.word	0x0800b828
 8001984:	20000364 	.word	0x20000364

08001988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b094      	sub	sp, #80	; 0x50
 800198c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2230      	movs	r2, #48	; 0x30
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f005 f9d4 	bl	8006d44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ac:	2300      	movs	r3, #0
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	4b2b      	ldr	r3, [pc, #172]	; (8001a60 <SystemClock_Config+0xd8>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	4a2a      	ldr	r2, [pc, #168]	; (8001a60 <SystemClock_Config+0xd8>)
 80019b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ba:	6413      	str	r3, [r2, #64]	; 0x40
 80019bc:	4b28      	ldr	r3, [pc, #160]	; (8001a60 <SystemClock_Config+0xd8>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c8:	2300      	movs	r3, #0
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <SystemClock_Config+0xdc>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a24      	ldr	r2, [pc, #144]	; (8001a64 <SystemClock_Config+0xdc>)
 80019d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019d6:	6013      	str	r3, [r2, #0]
 80019d8:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <SystemClock_Config+0xdc>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019e4:	2301      	movs	r3, #1
 80019e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019e8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ee:	2302      	movs	r3, #2
 80019f0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019f8:	2304      	movs	r3, #4
 80019fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80019fc:	23b4      	movs	r3, #180	; 0xb4
 80019fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a00:	2302      	movs	r3, #2
 8001a02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a04:	2304      	movs	r3, #4
 8001a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f003 fcb5 	bl	800537c <HAL_RCC_OscConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a18:	f000 f826 	bl	8001a68 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a1c:	f003 fc5e 	bl	80052dc <HAL_PWREx_EnableOverDrive>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001a26:	f000 f81f 	bl	8001a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a2a:	230f      	movs	r3, #15
 8001a2c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a36:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a40:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a42:	f107 030c 	add.w	r3, r7, #12
 8001a46:	2105      	movs	r1, #5
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f003 ff0f 	bl	800586c <HAL_RCC_ClockConfig>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001a54:	f000 f808 	bl	8001a68 <Error_Handler>
  }
}
 8001a58:	bf00      	nop
 8001a5a:	3750      	adds	r7, #80	; 0x50
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40007000 	.word	0x40007000

08001a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a6c:	b672      	cpsid	i
}
 8001a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <Error_Handler+0x8>
	...

08001a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <HAL_MspInit+0x4c>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a82:	4a0f      	ldr	r2, [pc, #60]	; (8001ac0 <HAL_MspInit+0x4c>)
 8001a84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a88:	6453      	str	r3, [r2, #68]	; 0x44
 8001a8a:	4b0d      	ldr	r3, [pc, #52]	; (8001ac0 <HAL_MspInit+0x4c>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	603b      	str	r3, [r7, #0]
 8001a9a:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <HAL_MspInit+0x4c>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9e:	4a08      	ldr	r2, [pc, #32]	; (8001ac0 <HAL_MspInit+0x4c>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa6:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <HAL_MspInit+0x4c>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800

08001ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <NMI_Handler+0x4>

08001aca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ace:	e7fe      	b.n	8001ace <HardFault_Handler+0x4>

08001ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad4:	e7fe      	b.n	8001ad4 <MemManage_Handler+0x4>

08001ad6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ada:	e7fe      	b.n	8001ada <BusFault_Handler+0x4>

08001adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <UsageFault_Handler+0x4>

08001ae2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b10:	f000 f9e6 	bl	8001ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <I2C1_EV_IRQHandler+0x10>)
 8001b1e:	f001 fb31 	bl	8003184 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	200003e4 	.word	0x200003e4

08001b2c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001b30:	4802      	ldr	r0, [pc, #8]	; (8001b3c <I2C1_ER_IRQHandler+0x10>)
 8001b32:	f001 fc98 	bl	8003466 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200003e4 	.word	0x200003e4

08001b40 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001b44:	4802      	ldr	r0, [pc, #8]	; (8001b50 <I2C2_EV_IRQHandler+0x10>)
 8001b46:	f001 fb1d 	bl	8003184 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000438 	.word	0x20000438

08001b54 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <I2C2_ER_IRQHandler+0x10>)
 8001b5a:	f001 fc84 	bl	8003466 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000438 	.word	0x20000438

08001b68 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b6c:	4802      	ldr	r0, [pc, #8]	; (8001b78 <USART3_IRQHandler+0x10>)
 8001b6e:	f004 f97d 	bl	8005e6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000490 	.word	0x20000490

08001b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
	return 1;
 8001b80:	2301      	movs	r3, #1
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_kill>:

int _kill(int pid, int sig)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b96:	f005 f89d 	bl	8006cd4 <__errno>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2216      	movs	r2, #22
 8001b9e:	601a      	str	r2, [r3, #0]
	return -1;
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_exit>:

void _exit (int status)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ffe7 	bl	8001b8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bbe:	e7fe      	b.n	8001bbe <_exit+0x12>

08001bc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	e00a      	b.n	8001be8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bd2:	f3af 8000 	nop.w
 8001bd6:	4601      	mov	r1, r0
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	60ba      	str	r2, [r7, #8]
 8001bde:	b2ca      	uxtb	r2, r1
 8001be0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dbf0      	blt.n	8001bd2 <_read+0x12>
	}

return len;
 8001bf0:	687b      	ldr	r3, [r7, #4]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_close>:
	}
	return len;
}

int _close(int file)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
	return -1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c22:	605a      	str	r2, [r3, #4]
	return 0;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <_isatty>:

int _isatty(int file)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
	return 1;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
	return 0;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c6c:	4a14      	ldr	r2, [pc, #80]	; (8001cc0 <_sbrk+0x5c>)
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <_sbrk+0x60>)
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c78:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <_sbrk+0x64>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <_sbrk+0x64>)
 8001c82:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <_sbrk+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c86:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d207      	bcs.n	8001ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c94:	f005 f81e 	bl	8006cd4 <__errno>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	220c      	movs	r2, #12
 8001c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca2:	e009      	b.n	8001cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca4:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <_sbrk+0x64>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001caa:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <_sbrk+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4a05      	ldr	r2, [pc, #20]	; (8001cc8 <_sbrk+0x64>)
 8001cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20030000 	.word	0x20030000
 8001cc4:	00000400 	.word	0x00000400
 8001cc8:	2000048c 	.word	0x2000048c
 8001ccc:	200004e8 	.word	0x200004e8

08001cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <SystemInit+0x20>)
 8001cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cda:	4a05      	ldr	r2, [pc, #20]	; (8001cf0 <SystemInit+0x20>)
 8001cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001cfa:	4a12      	ldr	r2, [pc, #72]	; (8001d44 <MX_USART3_UART_Init+0x50>)
 8001cfc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cfe:	4b10      	ldr	r3, [pc, #64]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d04:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d12:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d18:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d1a:	220c      	movs	r2, #12
 8001d1c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1e:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d2a:	4805      	ldr	r0, [pc, #20]	; (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d2c:	f003 ffbe 	bl	8005cac <HAL_UART_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d36:	f7ff fe97 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000490 	.word	0x20000490
 8001d44:	40004800 	.word	0x40004800

08001d48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	; 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a1d      	ldr	r2, [pc, #116]	; (8001ddc <HAL_UART_MspInit+0x94>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d134      	bne.n	8001dd4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <HAL_UART_MspInit+0x98>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	4a1b      	ldr	r2, [pc, #108]	; (8001de0 <HAL_UART_MspInit+0x98>)
 8001d74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d78:	6413      	str	r3, [r2, #64]	; 0x40
 8001d7a:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <HAL_UART_MspInit+0x98>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d82:	613b      	str	r3, [r7, #16]
 8001d84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <HAL_UART_MspInit+0x98>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <HAL_UART_MspInit+0x98>)
 8001d90:	f043 0302 	orr.w	r3, r3, #2
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <HAL_UART_MspInit+0x98>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001da2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da8:	2302      	movs	r3, #2
 8001daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db0:	2303      	movs	r3, #3
 8001db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001db4:	2307      	movs	r3, #7
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db8:	f107 0314 	add.w	r3, r7, #20
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4809      	ldr	r0, [pc, #36]	; (8001de4 <HAL_UART_MspInit+0x9c>)
 8001dc0:	f000 fa84 	bl	80022cc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	2027      	movs	r0, #39	; 0x27
 8001dca:	f000 f9a8 	bl	800211e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001dce:	2027      	movs	r0, #39	; 0x27
 8001dd0:	f000 f9c1 	bl	8002156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	3728      	adds	r7, #40	; 0x28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40004800 	.word	0x40004800
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020400 	.word	0x40020400

08001de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001de8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e20 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dec:	480d      	ldr	r0, [pc, #52]	; (8001e24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dee:	490e      	ldr	r1, [pc, #56]	; (8001e28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001df0:	4a0e      	ldr	r2, [pc, #56]	; (8001e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df4:	e002      	b.n	8001dfc <LoopCopyDataInit>

08001df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dfa:	3304      	adds	r3, #4

08001dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e00:	d3f9      	bcc.n	8001df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e02:	4a0b      	ldr	r2, [pc, #44]	; (8001e30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e04:	4c0b      	ldr	r4, [pc, #44]	; (8001e34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e08:	e001      	b.n	8001e0e <LoopFillZerobss>

08001e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e0c:	3204      	adds	r2, #4

08001e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e10:	d3fb      	bcc.n	8001e0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e12:	f7ff ff5d 	bl	8001cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e16:	f004 ff63 	bl	8006ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e1a:	f7ff fd83 	bl	8001924 <main>
  bx  lr    
 8001e1e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e20:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e28:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8001e2c:	0800bd0c 	.word	0x0800bd0c
  ldr r2, =_sbss
 8001e30:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8001e34:	200004e8 	.word	0x200004e8

08001e38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e38:	e7fe      	b.n	8001e38 <ADC_IRQHandler>
	...

08001e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e40:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0d      	ldr	r2, [pc, #52]	; (8001e7c <HAL_Init+0x40>)
 8001e46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <HAL_Init+0x40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a0a      	ldr	r2, [pc, #40]	; (8001e7c <HAL_Init+0x40>)
 8001e52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e58:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <HAL_Init+0x40>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a07      	ldr	r2, [pc, #28]	; (8001e7c <HAL_Init+0x40>)
 8001e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e64:	2003      	movs	r0, #3
 8001e66:	f000 f94f 	bl	8002108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	f000 f808 	bl	8001e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e70:	f7ff fe00 	bl	8001a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40023c00 	.word	0x40023c00

08001e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_InitTick+0x54>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <HAL_InitTick+0x58>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	4619      	mov	r1, r3
 8001e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f000 f967 	bl	8002172 <HAL_SYSTICK_Config>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e00e      	b.n	8001ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b0f      	cmp	r3, #15
 8001eb2:	d80a      	bhi.n	8001eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ebc:	f000 f92f 	bl	800211e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ec0:	4a06      	ldr	r2, [pc, #24]	; (8001edc <HAL_InitTick+0x5c>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e000      	b.n	8001ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	2000006c 	.word	0x2000006c
 8001ed8:	20000074 	.word	0x20000074
 8001edc:	20000070 	.word	0x20000070

08001ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <HAL_IncTick+0x20>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_IncTick+0x24>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4413      	add	r3, r2
 8001ef0:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <HAL_IncTick+0x24>)
 8001ef2:	6013      	str	r3, [r2, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000074 	.word	0x20000074
 8001f04:	200004d4 	.word	0x200004d4

08001f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	; (8001f1c <HAL_GetTick+0x14>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	200004d4 	.word	0x200004d4

08001f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff ffee 	bl	8001f08 <HAL_GetTick>
 8001f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f38:	d005      	beq.n	8001f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <HAL_Delay+0x44>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4413      	add	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f46:	bf00      	nop
 8001f48:	f7ff ffde 	bl	8001f08 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d8f7      	bhi.n	8001f48 <HAL_Delay+0x28>
  {
  }
}
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000074 	.word	0x20000074

08001f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f78:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <__NVIC_SetPriorityGrouping+0x44>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f7e:	68ba      	ldr	r2, [r7, #8]
 8001f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f84:	4013      	ands	r3, r2
 8001f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f9a:	4a04      	ldr	r2, [pc, #16]	; (8001fac <__NVIC_SetPriorityGrouping+0x44>)
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	60d3      	str	r3, [r2, #12]
}
 8001fa0:	bf00      	nop
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb4:	4b04      	ldr	r3, [pc, #16]	; (8001fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	0a1b      	lsrs	r3, r3, #8
 8001fba:	f003 0307 	and.w	r3, r3, #7
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	e000ed00 	.word	0xe000ed00

08001fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	db0b      	blt.n	8001ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	f003 021f 	and.w	r2, r3, #31
 8001fe4:	4907      	ldr	r1, [pc, #28]	; (8002004 <__NVIC_EnableIRQ+0x38>)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	095b      	lsrs	r3, r3, #5
 8001fec:	2001      	movs	r0, #1
 8001fee:	fa00 f202 	lsl.w	r2, r0, r2
 8001ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000e100 	.word	0xe000e100

08002008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	6039      	str	r1, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	db0a      	blt.n	8002032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	b2da      	uxtb	r2, r3
 8002020:	490c      	ldr	r1, [pc, #48]	; (8002054 <__NVIC_SetPriority+0x4c>)
 8002022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002026:	0112      	lsls	r2, r2, #4
 8002028:	b2d2      	uxtb	r2, r2
 800202a:	440b      	add	r3, r1
 800202c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002030:	e00a      	b.n	8002048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4908      	ldr	r1, [pc, #32]	; (8002058 <__NVIC_SetPriority+0x50>)
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	f003 030f 	and.w	r3, r3, #15
 800203e:	3b04      	subs	r3, #4
 8002040:	0112      	lsls	r2, r2, #4
 8002042:	b2d2      	uxtb	r2, r2
 8002044:	440b      	add	r3, r1
 8002046:	761a      	strb	r2, [r3, #24]
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	e000e100 	.word	0xe000e100
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800205c:	b480      	push	{r7}
 800205e:	b089      	sub	sp, #36	; 0x24
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f1c3 0307 	rsb	r3, r3, #7
 8002076:	2b04      	cmp	r3, #4
 8002078:	bf28      	it	cs
 800207a:	2304      	movcs	r3, #4
 800207c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	3304      	adds	r3, #4
 8002082:	2b06      	cmp	r3, #6
 8002084:	d902      	bls.n	800208c <NVIC_EncodePriority+0x30>
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	3b03      	subs	r3, #3
 800208a:	e000      	b.n	800208e <NVIC_EncodePriority+0x32>
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	f04f 32ff 	mov.w	r2, #4294967295
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43da      	mvns	r2, r3
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	401a      	ands	r2, r3
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a4:	f04f 31ff 	mov.w	r1, #4294967295
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	fa01 f303 	lsl.w	r3, r1, r3
 80020ae:	43d9      	mvns	r1, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b4:	4313      	orrs	r3, r2
         );
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3724      	adds	r7, #36	; 0x24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020d4:	d301      	bcc.n	80020da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00f      	b.n	80020fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020da:	4a0a      	ldr	r2, [pc, #40]	; (8002104 <SysTick_Config+0x40>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3b01      	subs	r3, #1
 80020e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020e2:	210f      	movs	r1, #15
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f7ff ff8e 	bl	8002008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020ec:	4b05      	ldr	r3, [pc, #20]	; (8002104 <SysTick_Config+0x40>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020f2:	4b04      	ldr	r3, [pc, #16]	; (8002104 <SysTick_Config+0x40>)
 80020f4:	2207      	movs	r2, #7
 80020f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	e000e010 	.word	0xe000e010

08002108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff ff29 	bl	8001f68 <__NVIC_SetPriorityGrouping>
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800211e:	b580      	push	{r7, lr}
 8002120:	b086      	sub	sp, #24
 8002122:	af00      	add	r7, sp, #0
 8002124:	4603      	mov	r3, r0
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002130:	f7ff ff3e 	bl	8001fb0 <__NVIC_GetPriorityGrouping>
 8002134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68b9      	ldr	r1, [r7, #8]
 800213a:	6978      	ldr	r0, [r7, #20]
 800213c:	f7ff ff8e 	bl	800205c <NVIC_EncodePriority>
 8002140:	4602      	mov	r2, r0
 8002142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff5d 	bl	8002008 <__NVIC_SetPriority>
}
 800214e:	bf00      	nop
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	4603      	mov	r3, r0
 800215e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff31 	bl	8001fcc <__NVIC_EnableIRQ>
}
 800216a:	bf00      	nop
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff ffa2 	bl	80020c4 <SysTick_Config>
 8002180:	4603      	mov	r3, r0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002196:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002198:	f7ff feb6 	bl	8001f08 <HAL_GetTick>
 800219c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d008      	beq.n	80021bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2280      	movs	r2, #128	; 0x80
 80021ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e052      	b.n	8002262 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0216 	bic.w	r2, r2, #22
 80021ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	695a      	ldr	r2, [r3, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d103      	bne.n	80021ec <HAL_DMA_Abort+0x62>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d007      	beq.n	80021fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0208 	bic.w	r2, r2, #8
 80021fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0201 	bic.w	r2, r2, #1
 800220a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800220c:	e013      	b.n	8002236 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800220e:	f7ff fe7b 	bl	8001f08 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b05      	cmp	r3, #5
 800221a:	d90c      	bls.n	8002236 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2220      	movs	r2, #32
 8002220:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2203      	movs	r2, #3
 8002226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e015      	b.n	8002262 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1e4      	bne.n	800220e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002248:	223f      	movs	r2, #63	; 0x3f
 800224a:	409a      	lsls	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d004      	beq.n	8002288 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2280      	movs	r2, #128	; 0x80
 8002282:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e00c      	b.n	80022a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2205      	movs	r2, #5
 800228c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0201 	bic.w	r2, r2, #1
 800229e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022bc:	b2db      	uxtb	r3, r3
}
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
	...

080022cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b089      	sub	sp, #36	; 0x24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022da:	2300      	movs	r3, #0
 80022dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022de:	2300      	movs	r3, #0
 80022e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
 80022e6:	e177      	b.n	80025d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022e8:	2201      	movs	r2, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	4013      	ands	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	429a      	cmp	r2, r3
 8002302:	f040 8166 	bne.w	80025d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 0303 	and.w	r3, r3, #3
 800230e:	2b01      	cmp	r3, #1
 8002310:	d005      	beq.n	800231e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800231a:	2b02      	cmp	r3, #2
 800231c:	d130      	bne.n	8002380 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	2203      	movs	r2, #3
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	4013      	ands	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68da      	ldr	r2, [r3, #12]
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002354:	2201      	movs	r2, #1
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	43db      	mvns	r3, r3
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	4013      	ands	r3, r2
 8002362:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	091b      	lsrs	r3, r3, #4
 800236a:	f003 0201 	and.w	r2, r3, #1
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	2b03      	cmp	r3, #3
 800238a:	d017      	beq.n	80023bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	2203      	movs	r2, #3
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4013      	ands	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 0303 	and.w	r3, r3, #3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d123      	bne.n	8002410 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	08da      	lsrs	r2, r3, #3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3208      	adds	r2, #8
 80023d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	220f      	movs	r2, #15
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	691a      	ldr	r2, [r3, #16]
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	08da      	lsrs	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3208      	adds	r2, #8
 800240a:	69b9      	ldr	r1, [r7, #24]
 800240c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	2203      	movs	r2, #3
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	43db      	mvns	r3, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4013      	ands	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 0203 	and.w	r2, r3, #3
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 80c0 	beq.w	80025d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	4b66      	ldr	r3, [pc, #408]	; (80025f0 <HAL_GPIO_Init+0x324>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	4a65      	ldr	r2, [pc, #404]	; (80025f0 <HAL_GPIO_Init+0x324>)
 800245c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002460:	6453      	str	r3, [r2, #68]	; 0x44
 8002462:	4b63      	ldr	r3, [pc, #396]	; (80025f0 <HAL_GPIO_Init+0x324>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800246e:	4a61      	ldr	r2, [pc, #388]	; (80025f4 <HAL_GPIO_Init+0x328>)
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	089b      	lsrs	r3, r3, #2
 8002474:	3302      	adds	r3, #2
 8002476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800247a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	220f      	movs	r2, #15
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a58      	ldr	r2, [pc, #352]	; (80025f8 <HAL_GPIO_Init+0x32c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d037      	beq.n	800250a <HAL_GPIO_Init+0x23e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a57      	ldr	r2, [pc, #348]	; (80025fc <HAL_GPIO_Init+0x330>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d031      	beq.n	8002506 <HAL_GPIO_Init+0x23a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a56      	ldr	r2, [pc, #344]	; (8002600 <HAL_GPIO_Init+0x334>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d02b      	beq.n	8002502 <HAL_GPIO_Init+0x236>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a55      	ldr	r2, [pc, #340]	; (8002604 <HAL_GPIO_Init+0x338>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d025      	beq.n	80024fe <HAL_GPIO_Init+0x232>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a54      	ldr	r2, [pc, #336]	; (8002608 <HAL_GPIO_Init+0x33c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d01f      	beq.n	80024fa <HAL_GPIO_Init+0x22e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a53      	ldr	r2, [pc, #332]	; (800260c <HAL_GPIO_Init+0x340>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d019      	beq.n	80024f6 <HAL_GPIO_Init+0x22a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a52      	ldr	r2, [pc, #328]	; (8002610 <HAL_GPIO_Init+0x344>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d013      	beq.n	80024f2 <HAL_GPIO_Init+0x226>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a51      	ldr	r2, [pc, #324]	; (8002614 <HAL_GPIO_Init+0x348>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d00d      	beq.n	80024ee <HAL_GPIO_Init+0x222>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a50      	ldr	r2, [pc, #320]	; (8002618 <HAL_GPIO_Init+0x34c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d007      	beq.n	80024ea <HAL_GPIO_Init+0x21e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a4f      	ldr	r2, [pc, #316]	; (800261c <HAL_GPIO_Init+0x350>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d101      	bne.n	80024e6 <HAL_GPIO_Init+0x21a>
 80024e2:	2309      	movs	r3, #9
 80024e4:	e012      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024e6:	230a      	movs	r3, #10
 80024e8:	e010      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024ea:	2308      	movs	r3, #8
 80024ec:	e00e      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024ee:	2307      	movs	r3, #7
 80024f0:	e00c      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024f2:	2306      	movs	r3, #6
 80024f4:	e00a      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024f6:	2305      	movs	r3, #5
 80024f8:	e008      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024fa:	2304      	movs	r3, #4
 80024fc:	e006      	b.n	800250c <HAL_GPIO_Init+0x240>
 80024fe:	2303      	movs	r3, #3
 8002500:	e004      	b.n	800250c <HAL_GPIO_Init+0x240>
 8002502:	2302      	movs	r3, #2
 8002504:	e002      	b.n	800250c <HAL_GPIO_Init+0x240>
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <HAL_GPIO_Init+0x240>
 800250a:	2300      	movs	r3, #0
 800250c:	69fa      	ldr	r2, [r7, #28]
 800250e:	f002 0203 	and.w	r2, r2, #3
 8002512:	0092      	lsls	r2, r2, #2
 8002514:	4093      	lsls	r3, r2
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800251c:	4935      	ldr	r1, [pc, #212]	; (80025f4 <HAL_GPIO_Init+0x328>)
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	089b      	lsrs	r3, r3, #2
 8002522:	3302      	adds	r3, #2
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800252a:	4b3d      	ldr	r3, [pc, #244]	; (8002620 <HAL_GPIO_Init+0x354>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	43db      	mvns	r3, r3
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	4013      	ands	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800254e:	4a34      	ldr	r2, [pc, #208]	; (8002620 <HAL_GPIO_Init+0x354>)
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002554:	4b32      	ldr	r3, [pc, #200]	; (8002620 <HAL_GPIO_Init+0x354>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	43db      	mvns	r3, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4013      	ands	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d003      	beq.n	8002578 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002578:	4a29      	ldr	r2, [pc, #164]	; (8002620 <HAL_GPIO_Init+0x354>)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800257e:	4b28      	ldr	r3, [pc, #160]	; (8002620 <HAL_GPIO_Init+0x354>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	43db      	mvns	r3, r3
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	4013      	ands	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025a2:	4a1f      	ldr	r2, [pc, #124]	; (8002620 <HAL_GPIO_Init+0x354>)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025a8:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <HAL_GPIO_Init+0x354>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	43db      	mvns	r3, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4013      	ands	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d003      	beq.n	80025cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025cc:	4a14      	ldr	r2, [pc, #80]	; (8002620 <HAL_GPIO_Init+0x354>)
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	3301      	adds	r3, #1
 80025d6:	61fb      	str	r3, [r7, #28]
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	2b0f      	cmp	r3, #15
 80025dc:	f67f ae84 	bls.w	80022e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3724      	adds	r7, #36	; 0x24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40013800 	.word	0x40013800
 80025f8:	40020000 	.word	0x40020000
 80025fc:	40020400 	.word	0x40020400
 8002600:	40020800 	.word	0x40020800
 8002604:	40020c00 	.word	0x40020c00
 8002608:	40021000 	.word	0x40021000
 800260c:	40021400 	.word	0x40021400
 8002610:	40021800 	.word	0x40021800
 8002614:	40021c00 	.word	0x40021c00
 8002618:	40022000 	.word	0x40022000
 800261c:	40022400 	.word	0x40022400
 8002620:	40013c00 	.word	0x40013c00

08002624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	807b      	strh	r3, [r7, #2]
 8002630:	4613      	mov	r3, r2
 8002632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002634:	787b      	ldrb	r3, [r7, #1]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800263a:	887a      	ldrh	r2, [r7, #2]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002640:	e003      	b.n	800264a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002642:	887b      	ldrh	r3, [r7, #2]
 8002644:	041a      	lsls	r2, r3, #16
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	619a      	str	r2, [r3, #24]
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e12b      	b.n	80028c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d106      	bne.n	8002684 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff f898 	bl	80017b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2224      	movs	r2, #36	; 0x24
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0201 	bic.w	r2, r2, #1
 800269a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026bc:	f003 face 	bl	8005c5c <HAL_RCC_GetPCLK1Freq>
 80026c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4a81      	ldr	r2, [pc, #516]	; (80028cc <HAL_I2C_Init+0x274>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d807      	bhi.n	80026dc <HAL_I2C_Init+0x84>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4a80      	ldr	r2, [pc, #512]	; (80028d0 <HAL_I2C_Init+0x278>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	bf94      	ite	ls
 80026d4:	2301      	movls	r3, #1
 80026d6:	2300      	movhi	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	e006      	b.n	80026ea <HAL_I2C_Init+0x92>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4a7d      	ldr	r2, [pc, #500]	; (80028d4 <HAL_I2C_Init+0x27c>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	bf94      	ite	ls
 80026e4:	2301      	movls	r3, #1
 80026e6:	2300      	movhi	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e0e7      	b.n	80028c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4a78      	ldr	r2, [pc, #480]	; (80028d8 <HAL_I2C_Init+0x280>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	0c9b      	lsrs	r3, r3, #18
 80026fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	430a      	orrs	r2, r1
 8002710:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	4a6a      	ldr	r2, [pc, #424]	; (80028cc <HAL_I2C_Init+0x274>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d802      	bhi.n	800272c <HAL_I2C_Init+0xd4>
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	3301      	adds	r3, #1
 800272a:	e009      	b.n	8002740 <HAL_I2C_Init+0xe8>
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002732:	fb02 f303 	mul.w	r3, r2, r3
 8002736:	4a69      	ldr	r2, [pc, #420]	; (80028dc <HAL_I2C_Init+0x284>)
 8002738:	fba2 2303 	umull	r2, r3, r2, r3
 800273c:	099b      	lsrs	r3, r3, #6
 800273e:	3301      	adds	r3, #1
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	430b      	orrs	r3, r1
 8002746:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002752:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	495c      	ldr	r1, [pc, #368]	; (80028cc <HAL_I2C_Init+0x274>)
 800275c:	428b      	cmp	r3, r1
 800275e:	d819      	bhi.n	8002794 <HAL_I2C_Init+0x13c>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	1e59      	subs	r1, r3, #1
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	fbb1 f3f3 	udiv	r3, r1, r3
 800276e:	1c59      	adds	r1, r3, #1
 8002770:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002774:	400b      	ands	r3, r1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00a      	beq.n	8002790 <HAL_I2C_Init+0x138>
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	1e59      	subs	r1, r3, #1
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	fbb1 f3f3 	udiv	r3, r1, r3
 8002788:	3301      	adds	r3, #1
 800278a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800278e:	e051      	b.n	8002834 <HAL_I2C_Init+0x1dc>
 8002790:	2304      	movs	r3, #4
 8002792:	e04f      	b.n	8002834 <HAL_I2C_Init+0x1dc>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d111      	bne.n	80027c0 <HAL_I2C_Init+0x168>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1e58      	subs	r0, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6859      	ldr	r1, [r3, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	440b      	add	r3, r1
 80027aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ae:	3301      	adds	r3, #1
 80027b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	bf0c      	ite	eq
 80027b8:	2301      	moveq	r3, #1
 80027ba:	2300      	movne	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	e012      	b.n	80027e6 <HAL_I2C_Init+0x18e>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1e58      	subs	r0, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6859      	ldr	r1, [r3, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	0099      	lsls	r1, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d6:	3301      	adds	r3, #1
 80027d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027dc:	2b00      	cmp	r3, #0
 80027de:	bf0c      	ite	eq
 80027e0:	2301      	moveq	r3, #1
 80027e2:	2300      	movne	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_I2C_Init+0x196>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e022      	b.n	8002834 <HAL_I2C_Init+0x1dc>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10e      	bne.n	8002814 <HAL_I2C_Init+0x1bc>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	1e58      	subs	r0, r3, #1
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6859      	ldr	r1, [r3, #4]
 80027fe:	460b      	mov	r3, r1
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	440b      	add	r3, r1
 8002804:	fbb0 f3f3 	udiv	r3, r0, r3
 8002808:	3301      	adds	r3, #1
 800280a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800280e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002812:	e00f      	b.n	8002834 <HAL_I2C_Init+0x1dc>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	1e58      	subs	r0, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6859      	ldr	r1, [r3, #4]
 800281c:	460b      	mov	r3, r1
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	0099      	lsls	r1, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	fbb0 f3f3 	udiv	r3, r0, r3
 800282a:	3301      	adds	r3, #1
 800282c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002830:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	6809      	ldr	r1, [r1, #0]
 8002838:	4313      	orrs	r3, r2
 800283a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69da      	ldr	r2, [r3, #28]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002862:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6911      	ldr	r1, [r2, #16]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	68d2      	ldr	r2, [r2, #12]
 800286e:	4311      	orrs	r1, r2
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6812      	ldr	r2, [r2, #0]
 8002874:	430b      	orrs	r3, r1
 8002876:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695a      	ldr	r2, [r3, #20]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f042 0201 	orr.w	r2, r2, #1
 80028a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2220      	movs	r2, #32
 80028ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	000186a0 	.word	0x000186a0
 80028d0:	001e847f 	.word	0x001e847f
 80028d4:	003d08ff 	.word	0x003d08ff
 80028d8:	431bde83 	.word	0x431bde83
 80028dc:	10624dd3 	.word	0x10624dd3

080028e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b088      	sub	sp, #32
 80028e4:	af02      	add	r7, sp, #8
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	607a      	str	r2, [r7, #4]
 80028ea:	461a      	mov	r2, r3
 80028ec:	460b      	mov	r3, r1
 80028ee:	817b      	strh	r3, [r7, #10]
 80028f0:	4613      	mov	r3, r2
 80028f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028f4:	f7ff fb08 	bl	8001f08 <HAL_GetTick>
 80028f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b20      	cmp	r3, #32
 8002904:	f040 80e0 	bne.w	8002ac8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	2319      	movs	r3, #25
 800290e:	2201      	movs	r2, #1
 8002910:	4970      	ldr	r1, [pc, #448]	; (8002ad4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f002 fa3c 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800291e:	2302      	movs	r3, #2
 8002920:	e0d3      	b.n	8002aca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_I2C_Master_Transmit+0x50>
 800292c:	2302      	movs	r3, #2
 800292e:	e0cc      	b.n	8002aca <HAL_I2C_Master_Transmit+0x1ea>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b01      	cmp	r3, #1
 8002944:	d007      	beq.n	8002956 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f042 0201 	orr.w	r2, r2, #1
 8002954:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002964:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2221      	movs	r2, #33	; 0x21
 800296a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2210      	movs	r2, #16
 8002972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	893a      	ldrh	r2, [r7, #8]
 8002986:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4a50      	ldr	r2, [pc, #320]	; (8002ad8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002996:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002998:	8979      	ldrh	r1, [r7, #10]
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	6a3a      	ldr	r2, [r7, #32]
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f001 ffe4 	bl	800496c <I2C_MasterRequestWrite>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e08d      	b.n	8002aca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	695b      	ldr	r3, [r3, #20]
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80029c4:	e066      	b.n	8002a94 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	6a39      	ldr	r1, [r7, #32]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f002 fab6 	bl	8004f3c <I2C_WaitOnTXEFlagUntilTimeout>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00d      	beq.n	80029f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d107      	bne.n	80029ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e06b      	b.n	8002aca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	781a      	ldrb	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	1c5a      	adds	r2, r3, #1
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	f003 0304 	and.w	r3, r3, #4
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	d11b      	bne.n	8002a68 <HAL_I2C_Master_Transmit+0x188>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d017      	beq.n	8002a68 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3c:	781a      	ldrb	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	1c5a      	adds	r2, r3, #1
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	3b01      	subs	r3, #1
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	6a39      	ldr	r1, [r7, #32]
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f002 faa6 	bl	8004fbe <I2C_WaitOnBTFFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00d      	beq.n	8002a94 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	d107      	bne.n	8002a90 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a8e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e01a      	b.n	8002aca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d194      	bne.n	80029c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2220      	movs	r2, #32
 8002ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	e000      	b.n	8002aca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ac8:	2302      	movs	r3, #2
  }
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	00100002 	.word	0x00100002
 8002ad8:	ffff0000 	.word	0xffff0000

08002adc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08c      	sub	sp, #48	; 0x30
 8002ae0:	af02      	add	r7, sp, #8
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	4608      	mov	r0, r1
 8002ae6:	4611      	mov	r1, r2
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4603      	mov	r3, r0
 8002aec:	817b      	strh	r3, [r7, #10]
 8002aee:	460b      	mov	r3, r1
 8002af0:	813b      	strh	r3, [r7, #8]
 8002af2:	4613      	mov	r3, r2
 8002af4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002af6:	f7ff fa07 	bl	8001f08 <HAL_GetTick>
 8002afa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b20      	cmp	r3, #32
 8002b06:	f040 8208 	bne.w	8002f1a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	2319      	movs	r3, #25
 8002b10:	2201      	movs	r2, #1
 8002b12:	497b      	ldr	r1, [pc, #492]	; (8002d00 <HAL_I2C_Mem_Read+0x224>)
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f002 f93b 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002b20:	2302      	movs	r3, #2
 8002b22:	e1fb      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d101      	bne.n	8002b32 <HAL_I2C_Mem_Read+0x56>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e1f4      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d007      	beq.n	8002b58 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 0201 	orr.w	r2, r2, #1
 8002b56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2222      	movs	r2, #34	; 0x22
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2240      	movs	r2, #64	; 0x40
 8002b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002b88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	4a5b      	ldr	r2, [pc, #364]	; (8002d04 <HAL_I2C_Mem_Read+0x228>)
 8002b98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b9a:	88f8      	ldrh	r0, [r7, #6]
 8002b9c:	893a      	ldrh	r2, [r7, #8]
 8002b9e:	8979      	ldrh	r1, [r7, #10]
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba2:	9301      	str	r3, [sp, #4]
 8002ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	4603      	mov	r3, r0
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f001 ff60 	bl	8004a70 <I2C_RequestMemoryRead>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e1b0      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d113      	bne.n	8002bea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	623b      	str	r3, [r7, #32]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	623b      	str	r3, [r7, #32]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	623b      	str	r3, [r7, #32]
 8002bd6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e184      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d11b      	bne.n	8002c2a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c02:	2300      	movs	r3, #0
 8002c04:	61fb      	str	r3, [r7, #28]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	61fb      	str	r3, [r7, #28]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	61fb      	str	r3, [r7, #28]
 8002c16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	e164      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d11b      	bne.n	8002c6a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c52:	2300      	movs	r3, #0
 8002c54:	61bb      	str	r3, [r7, #24]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	61bb      	str	r3, [r7, #24]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	61bb      	str	r3, [r7, #24]
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	e144      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	617b      	str	r3, [r7, #20]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002c80:	e138      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c86:	2b03      	cmp	r3, #3
 8002c88:	f200 80f1 	bhi.w	8002e6e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d123      	bne.n	8002cdc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f002 fa03 	bl	80050a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e139      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	1c5a      	adds	r2, r3, #1
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	b29a      	uxth	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cda:	e10b      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d14e      	bne.n	8002d82 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cea:	2200      	movs	r2, #0
 8002cec:	4906      	ldr	r1, [pc, #24]	; (8002d08 <HAL_I2C_Mem_Read+0x22c>)
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f002 f84e 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d008      	beq.n	8002d0c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e10e      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
 8002cfe:	bf00      	nop
 8002d00:	00100002 	.word	0x00100002
 8002d04:	ffff0000 	.word	0xffff0000
 8002d08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	691a      	ldr	r2, [r3, #16]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	3b01      	subs	r3, #1
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	691a      	ldr	r2, [r3, #16]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d80:	e0b8      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d88:	2200      	movs	r2, #0
 8002d8a:	4966      	ldr	r1, [pc, #408]	; (8002f24 <HAL_I2C_Mem_Read+0x448>)
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f001 ffff 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e0bf      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002daa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691a      	ldr	r2, [r3, #16]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de4:	2200      	movs	r2, #0
 8002de6:	494f      	ldr	r1, [pc, #316]	; (8002f24 <HAL_I2C_Mem_Read+0x448>)
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f001 ffd1 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e091      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	691a      	ldr	r2, [r3, #16]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	1c5a      	adds	r2, r3, #1
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e6c:	e042      	b.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f002 f916 	bl	80050a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e04c      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	691a      	ldr	r2, [r3, #16]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d118      	bne.n	8002ef4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	3b01      	subs	r3, #1
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f47f aec2 	bne.w	8002c82 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2220      	movs	r2, #32
 8002f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	e000      	b.n	8002f1c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002f1a:	2302      	movs	r3, #2
  }
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3728      	adds	r7, #40	; 0x28
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	00010004 	.word	0x00010004

08002f28 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08a      	sub	sp, #40	; 0x28
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	607a      	str	r2, [r7, #4]
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	460b      	mov	r3, r1
 8002f36:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002f38:	f7fe ffe6 	bl	8001f08 <HAL_GetTick>
 8002f3c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b20      	cmp	r3, #32
 8002f4c:	f040 8111 	bne.w	8003172 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	2319      	movs	r3, #25
 8002f56:	2201      	movs	r2, #1
 8002f58:	4988      	ldr	r1, [pc, #544]	; (800317c <HAL_I2C_IsDeviceReady+0x254>)
 8002f5a:	68f8      	ldr	r0, [r7, #12]
 8002f5c:	f001 ff18 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002f66:	2302      	movs	r3, #2
 8002f68:	e104      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_I2C_IsDeviceReady+0x50>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e0fd      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d007      	beq.n	8002f9e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f042 0201 	orr.w	r2, r2, #1
 8002f9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2224      	movs	r2, #36	; 0x24
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4a70      	ldr	r2, [pc, #448]	; (8003180 <HAL_I2C_IsDeviceReady+0x258>)
 8002fc0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fd0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f001 fed6 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00d      	beq.n	8003006 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ff8:	d103      	bne.n	8003002 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003000:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e0b6      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003006:	897b      	ldrh	r3, [r7, #10]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	461a      	mov	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003014:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003016:	f7fe ff77 	bl	8001f08 <HAL_GetTick>
 800301a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b02      	cmp	r3, #2
 8003028:	bf0c      	ite	eq
 800302a:	2301      	moveq	r3, #1
 800302c:	2300      	movne	r3, #0
 800302e:	b2db      	uxtb	r3, r3
 8003030:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003040:	bf0c      	ite	eq
 8003042:	2301      	moveq	r3, #1
 8003044:	2300      	movne	r3, #0
 8003046:	b2db      	uxtb	r3, r3
 8003048:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800304a:	e025      	b.n	8003098 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800304c:	f7fe ff5c 	bl	8001f08 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d302      	bcc.n	8003062 <HAL_I2C_IsDeviceReady+0x13a>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d103      	bne.n	800306a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	22a0      	movs	r2, #160	; 0xa0
 8003066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b02      	cmp	r3, #2
 8003076:	bf0c      	ite	eq
 8003078:	2301      	moveq	r3, #1
 800307a:	2300      	movne	r3, #0
 800307c:	b2db      	uxtb	r3, r3
 800307e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800308a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800308e:	bf0c      	ite	eq
 8003090:	2301      	moveq	r3, #1
 8003092:	2300      	movne	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2ba0      	cmp	r3, #160	; 0xa0
 80030a2:	d005      	beq.n	80030b0 <HAL_I2C_IsDeviceReady+0x188>
 80030a4:	7dfb      	ldrb	r3, [r7, #23]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d102      	bne.n	80030b0 <HAL_I2C_IsDeviceReady+0x188>
 80030aa:	7dbb      	ldrb	r3, [r7, #22]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0cd      	beq.n	800304c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2220      	movs	r2, #32
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d129      	bne.n	800311a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d6:	2300      	movs	r3, #0
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	613b      	str	r3, [r7, #16]
 80030ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	2319      	movs	r3, #25
 80030f2:	2201      	movs	r2, #1
 80030f4:	4921      	ldr	r1, [pc, #132]	; (800317c <HAL_I2C_IsDeviceReady+0x254>)
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f001 fe4a 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e036      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	e02c      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003128:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003132:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	2319      	movs	r3, #25
 800313a:	2201      	movs	r2, #1
 800313c:	490f      	ldr	r1, [pc, #60]	; (800317c <HAL_I2C_IsDeviceReady+0x254>)
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f001 fe26 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e012      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	3301      	adds	r3, #1
 8003152:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	429a      	cmp	r2, r3
 800315a:	f4ff af32 	bcc.w	8002fc2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2220      	movs	r2, #32
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
  }
}
 8003174:	4618      	mov	r0, r3
 8003176:	3720      	adds	r7, #32
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	00100002 	.word	0x00100002
 8003180:	ffff0000 	.word	0xffff0000

08003184 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031a4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ac:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	2b10      	cmp	r3, #16
 80031b2:	d003      	beq.n	80031bc <HAL_I2C_EV_IRQHandler+0x38>
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	2b40      	cmp	r3, #64	; 0x40
 80031b8:	f040 80c1 	bne.w	800333e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10d      	bne.n	80031f2 <HAL_I2C_EV_IRQHandler+0x6e>
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80031dc:	d003      	beq.n	80031e6 <HAL_I2C_EV_IRQHandler+0x62>
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80031e4:	d101      	bne.n	80031ea <HAL_I2C_EV_IRQHandler+0x66>
 80031e6:	2301      	movs	r3, #1
 80031e8:	e000      	b.n	80031ec <HAL_I2C_EV_IRQHandler+0x68>
 80031ea:	2300      	movs	r3, #0
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	f000 8132 	beq.w	8003456 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00c      	beq.n	8003216 <HAL_I2C_EV_IRQHandler+0x92>
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	0a5b      	lsrs	r3, r3, #9
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	d006      	beq.n	8003216 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f001 ffd0 	bl	80051ae <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 fd91 	bl	8003d36 <I2C_Master_SB>
 8003214:	e092      	b.n	800333c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	08db      	lsrs	r3, r3, #3
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d009      	beq.n	8003236 <HAL_I2C_EV_IRQHandler+0xb2>
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	0a5b      	lsrs	r3, r3, #9
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fe07 	bl	8003e42 <I2C_Master_ADD10>
 8003234:	e082      	b.n	800333c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	085b      	lsrs	r3, r3, #1
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d009      	beq.n	8003256 <HAL_I2C_EV_IRQHandler+0xd2>
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	0a5b      	lsrs	r3, r3, #9
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fe21 	bl	8003e96 <I2C_Master_ADDR>
 8003254:	e072      	b.n	800333c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	089b      	lsrs	r3, r3, #2
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d03b      	beq.n	80032da <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003270:	f000 80f3 	beq.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	09db      	lsrs	r3, r3, #7
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00f      	beq.n	80032a0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	0a9b      	lsrs	r3, r3, #10
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <HAL_I2C_EV_IRQHandler+0x11c>
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	089b      	lsrs	r3, r3, #2
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	d103      	bne.n	80032a0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 fa01 	bl	80036a0 <I2C_MasterTransmit_TXE>
 800329e:	e04d      	b.n	800333c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	089b      	lsrs	r3, r3, #2
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 80d6 	beq.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	0a5b      	lsrs	r3, r3, #9
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 80cf 	beq.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80032bc:	7bbb      	ldrb	r3, [r7, #14]
 80032be:	2b21      	cmp	r3, #33	; 0x21
 80032c0:	d103      	bne.n	80032ca <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 fa88 	bl	80037d8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032c8:	e0c7      	b.n	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
 80032cc:	2b40      	cmp	r3, #64	; 0x40
 80032ce:	f040 80c4 	bne.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 faf6 	bl	80038c4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032d8:	e0bf      	b.n	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032e8:	f000 80b7 	beq.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	099b      	lsrs	r3, r3, #6
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00f      	beq.n	8003318 <HAL_I2C_EV_IRQHandler+0x194>
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	0a9b      	lsrs	r3, r3, #10
 80032fc:	f003 0301 	and.w	r3, r3, #1
 8003300:	2b00      	cmp	r3, #0
 8003302:	d009      	beq.n	8003318 <HAL_I2C_EV_IRQHandler+0x194>
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	089b      	lsrs	r3, r3, #2
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d103      	bne.n	8003318 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 fb6b 	bl	80039ec <I2C_MasterReceive_RXNE>
 8003316:	e011      	b.n	800333c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	089b      	lsrs	r3, r3, #2
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 809a 	beq.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	0a5b      	lsrs	r3, r3, #9
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 8093 	beq.w	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 fc14 	bl	8003b62 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800333a:	e08e      	b.n	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
 800333c:	e08d      	b.n	800345a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	2b00      	cmp	r3, #0
 8003344:	d004      	beq.n	8003350 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	695b      	ldr	r3, [r3, #20]
 800334c:	61fb      	str	r3, [r7, #28]
 800334e:	e007      	b.n	8003360 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	085b      	lsrs	r3, r3, #1
 8003364:	f003 0301 	and.w	r3, r3, #1
 8003368:	2b00      	cmp	r3, #0
 800336a:	d012      	beq.n	8003392 <HAL_I2C_EV_IRQHandler+0x20e>
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	0a5b      	lsrs	r3, r3, #9
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00c      	beq.n	8003392 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	2b00      	cmp	r3, #0
 800337e:	d003      	beq.n	8003388 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003388:	69b9      	ldr	r1, [r7, #24]
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 ffd2 	bl	8004334 <I2C_Slave_ADDR>
 8003390:	e066      	b.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	091b      	lsrs	r3, r3, #4
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <HAL_I2C_EV_IRQHandler+0x22e>
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	0a5b      	lsrs	r3, r3, #9
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f001 f80c 	bl	80043c8 <I2C_Slave_STOPF>
 80033b0:	e056      	b.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80033b2:	7bbb      	ldrb	r3, [r7, #14]
 80033b4:	2b21      	cmp	r3, #33	; 0x21
 80033b6:	d002      	beq.n	80033be <HAL_I2C_EV_IRQHandler+0x23a>
 80033b8:	7bbb      	ldrb	r3, [r7, #14]
 80033ba:	2b29      	cmp	r3, #41	; 0x29
 80033bc:	d125      	bne.n	800340a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	09db      	lsrs	r3, r3, #7
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00f      	beq.n	80033ea <HAL_I2C_EV_IRQHandler+0x266>
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	0a9b      	lsrs	r3, r3, #10
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d009      	beq.n	80033ea <HAL_I2C_EV_IRQHandler+0x266>
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	089b      	lsrs	r3, r3, #2
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d103      	bne.n	80033ea <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 fee8 	bl	80041b8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033e8:	e039      	b.n	800345e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	089b      	lsrs	r3, r3, #2
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d033      	beq.n	800345e <HAL_I2C_EV_IRQHandler+0x2da>
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	0a5b      	lsrs	r3, r3, #9
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d02d      	beq.n	800345e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 ff15 	bl	8004232 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003408:	e029      	b.n	800345e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	099b      	lsrs	r3, r3, #6
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00f      	beq.n	8003436 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	0a9b      	lsrs	r3, r3, #10
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d009      	beq.n	8003436 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	089b      	lsrs	r3, r3, #2
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d103      	bne.n	8003436 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 ff20 	bl	8004274 <I2C_SlaveReceive_RXNE>
 8003434:	e014      	b.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00e      	beq.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	0a5b      	lsrs	r3, r3, #9
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 ff4e 	bl	80042f0 <I2C_SlaveReceive_BTF>
 8003454:	e004      	b.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003456:	bf00      	nop
 8003458:	e002      	b.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800345a:	bf00      	nop
 800345c:	e000      	b.n	8003460 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800345e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b08a      	sub	sp, #40	; 0x28
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800347e:	2300      	movs	r3, #0
 8003480:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003488:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00e      	beq.n	80034b4 <HAL_I2C_ER_IRQHandler+0x4e>
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	0a1b      	lsrs	r3, r3, #8
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d008      	beq.n	80034b4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	f043 0301 	orr.w	r3, r3, #1
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80034b2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	0a5b      	lsrs	r3, r3, #9
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00e      	beq.n	80034de <HAL_I2C_ER_IRQHandler+0x78>
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	0a1b      	lsrs	r3, r3, #8
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	f043 0302 	orr.w	r3, r3, #2
 80034d2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80034dc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	0a9b      	lsrs	r3, r3, #10
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d03f      	beq.n	800356a <HAL_I2C_ER_IRQHandler+0x104>
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	0a1b      	lsrs	r3, r3, #8
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d039      	beq.n	800356a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80034f6:	7efb      	ldrb	r3, [r7, #27]
 80034f8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fe:	b29b      	uxth	r3, r3
 8003500:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003508:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003510:	7ebb      	ldrb	r3, [r7, #26]
 8003512:	2b20      	cmp	r3, #32
 8003514:	d112      	bne.n	800353c <HAL_I2C_ER_IRQHandler+0xd6>
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d10f      	bne.n	800353c <HAL_I2C_ER_IRQHandler+0xd6>
 800351c:	7cfb      	ldrb	r3, [r7, #19]
 800351e:	2b21      	cmp	r3, #33	; 0x21
 8003520:	d008      	beq.n	8003534 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003522:	7cfb      	ldrb	r3, [r7, #19]
 8003524:	2b29      	cmp	r3, #41	; 0x29
 8003526:	d005      	beq.n	8003534 <HAL_I2C_ER_IRQHandler+0xce>
 8003528:	7cfb      	ldrb	r3, [r7, #19]
 800352a:	2b28      	cmp	r3, #40	; 0x28
 800352c:	d106      	bne.n	800353c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2b21      	cmp	r3, #33	; 0x21
 8003532:	d103      	bne.n	800353c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f001 f877 	bl	8004628 <I2C_Slave_AF>
 800353a:	e016      	b.n	800356a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003544:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	f043 0304 	orr.w	r3, r3, #4
 800354c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800354e:	7efb      	ldrb	r3, [r7, #27]
 8003550:	2b10      	cmp	r3, #16
 8003552:	d002      	beq.n	800355a <HAL_I2C_ER_IRQHandler+0xf4>
 8003554:	7efb      	ldrb	r3, [r7, #27]
 8003556:	2b40      	cmp	r3, #64	; 0x40
 8003558:	d107      	bne.n	800356a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003568:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	0adb      	lsrs	r3, r3, #11
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00e      	beq.n	8003594 <HAL_I2C_ER_IRQHandler+0x12e>
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	0a1b      	lsrs	r3, r3, #8
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d008      	beq.n	8003594 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003584:	f043 0308 	orr.w	r3, r3, #8
 8003588:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003592:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003596:	2b00      	cmp	r3, #0
 8003598:	d008      	beq.n	80035ac <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f001 f8ae 	bl	8004708 <I2C_ITError>
  }
}
 80035ac:	bf00      	nop
 80035ae:	3728      	adds	r7, #40	; 0x28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	460b      	mov	r3, r1
 800360e:	70fb      	strb	r3, [r7, #3]
 8003610:	4613      	mov	r3, r2
 8003612:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003692:	b2db      	uxtb	r3, r3
}
 8003694:	4618      	mov	r0, r3
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036bc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d150      	bne.n	8003768 <I2C_MasterTransmit_TXE+0xc8>
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	2b21      	cmp	r3, #33	; 0x21
 80036ca:	d14d      	bne.n	8003768 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d01d      	beq.n	800370e <I2C_MasterTransmit_TXE+0x6e>
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d01a      	beq.n	800370e <I2C_MasterTransmit_TXE+0x6e>
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036de:	d016      	beq.n	800370e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80036ee:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2211      	movs	r2, #17
 80036f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff ff54 	bl	80035b4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800370c:	e060      	b.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800371c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800372c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2220      	movs	r2, #32
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b40      	cmp	r3, #64	; 0x40
 8003746:	d107      	bne.n	8003758 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7ff ff6f 	bl	8003634 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003756:	e03b      	b.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff ff27 	bl	80035b4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003766:	e033      	b.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	2b21      	cmp	r3, #33	; 0x21
 800376c:	d005      	beq.n	800377a <I2C_MasterTransmit_TXE+0xda>
 800376e:	7bbb      	ldrb	r3, [r7, #14]
 8003770:	2b40      	cmp	r3, #64	; 0x40
 8003772:	d12d      	bne.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003774:	7bfb      	ldrb	r3, [r7, #15]
 8003776:	2b22      	cmp	r3, #34	; 0x22
 8003778:	d12a      	bne.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377e:	b29b      	uxth	r3, r3
 8003780:	2b00      	cmp	r3, #0
 8003782:	d108      	bne.n	8003796 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003792:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003794:	e01c      	b.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b40      	cmp	r3, #64	; 0x40
 80037a0:	d103      	bne.n	80037aa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f88e 	bl	80038c4 <I2C_MemoryTransmit_TXE_BTF>
}
 80037a8:	e012      	b.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	781a      	ldrb	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	3b01      	subs	r3, #1
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80037ce:	e7ff      	b.n	80037d0 <I2C_MasterTransmit_TXE+0x130>
 80037d0:	bf00      	nop
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b21      	cmp	r3, #33	; 0x21
 80037f0:	d164      	bne.n	80038bc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d012      	beq.n	8003822 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003800:	781a      	ldrb	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	1c5a      	adds	r2, r3, #1
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003816:	b29b      	uxth	r3, r3
 8003818:	3b01      	subs	r3, #1
 800381a:	b29a      	uxth	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003820:	e04c      	b.n	80038bc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2b08      	cmp	r3, #8
 8003826:	d01d      	beq.n	8003864 <I2C_MasterTransmit_BTF+0x8c>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b20      	cmp	r3, #32
 800382c:	d01a      	beq.n	8003864 <I2C_MasterTransmit_BTF+0x8c>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003834:	d016      	beq.n	8003864 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003844:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2211      	movs	r2, #17
 800384a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7ff fea9 	bl	80035b4 <HAL_I2C_MasterTxCpltCallback>
}
 8003862:	e02b      	b.n	80038bc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003872:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003882:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2220      	movs	r2, #32
 800388e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b40      	cmp	r3, #64	; 0x40
 800389c:	d107      	bne.n	80038ae <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff fec4 	bl	8003634 <HAL_I2C_MemTxCpltCallback>
}
 80038ac:	e006      	b.n	80038bc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7ff fe7c 	bl	80035b4 <HAL_I2C_MasterTxCpltCallback>
}
 80038bc:	bf00      	nop
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d11d      	bne.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d10b      	bne.n	80038fc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038f4:	1c9a      	adds	r2, r3, #2
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80038fa:	e073      	b.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003900:	b29b      	uxth	r3, r3
 8003902:	121b      	asrs	r3, r3, #8
 8003904:	b2da      	uxtb	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003910:	1c5a      	adds	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003916:	e065      	b.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800391c:	2b01      	cmp	r3, #1
 800391e:	d10b      	bne.n	8003938 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003924:	b2da      	uxtb	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003936:	e055      	b.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800393c:	2b02      	cmp	r3, #2
 800393e:	d151      	bne.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003940:	7bfb      	ldrb	r3, [r7, #15]
 8003942:	2b22      	cmp	r3, #34	; 0x22
 8003944:	d10d      	bne.n	8003962 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003954:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003960:	e040      	b.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d015      	beq.n	8003998 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800396c:	7bfb      	ldrb	r3, [r7, #15]
 800396e:	2b21      	cmp	r3, #33	; 0x21
 8003970:	d112      	bne.n	8003998 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	781a      	ldrb	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003996:	e025      	b.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d120      	bne.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80039a2:	7bfb      	ldrb	r3, [r7, #15]
 80039a4:	2b21      	cmp	r3, #33	; 0x21
 80039a6:	d11d      	bne.n	80039e4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039b6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2220      	movs	r2, #32
 80039d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff fe28 	bl	8003634 <HAL_I2C_MemTxCpltCallback>
}
 80039e4:	bf00      	nop
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b22      	cmp	r3, #34	; 0x22
 80039fe:	f040 80ac 	bne.w	8003b5a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	d921      	bls.n	8003a54 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	f040 808c 	bne.w	8003b5a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a50:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003a52:	e082      	b.n	8003b5a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d075      	beq.n	8003b48 <I2C_MasterReceive_RXNE+0x15c>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d002      	beq.n	8003a68 <I2C_MasterReceive_RXNE+0x7c>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d16f      	bne.n	8003b48 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f001 fae9 	bl	8005040 <I2C_WaitOnSTOPRequestThroughIT>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d142      	bne.n	8003afa <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a82:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685a      	ldr	r2, [r3, #4]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003a92:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	691a      	ldr	r2, [r3, #16]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b40      	cmp	r3, #64	; 0x40
 8003acc:	d10a      	bne.n	8003ae4 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7ff fdb3 	bl	8003648 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003ae2:	e03a      	b.n	8003b5a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2212      	movs	r2, #18
 8003af0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7ff fd68 	bl	80035c8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003af8:	e02f      	b.n	8003b5a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b08:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	691a      	ldr	r2, [r3, #16]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	b2d2      	uxtb	r2, r2
 8003b16:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	1c5a      	adds	r2, r3, #1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2220      	movs	r2, #32
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f7ff fd8b 	bl	800365c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b46:	e008      	b.n	8003b5a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b56:	605a      	str	r2, [r3, #4]
}
 8003b58:	e7ff      	b.n	8003b5a <I2C_MasterReceive_RXNE+0x16e>
 8003b5a:	bf00      	nop
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b084      	sub	sp, #16
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	d11b      	bne.n	8003bb2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b88:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003bb0:	e0bd      	b.n	8003d2e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b03      	cmp	r3, #3
 8003bba:	d129      	bne.n	8003c10 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bca:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b04      	cmp	r3, #4
 8003bd0:	d00a      	beq.n	8003be8 <I2C_MasterReceive_BTF+0x86>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d007      	beq.n	8003be8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691a      	ldr	r2, [r3, #16]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003c0e:	e08e      	b.n	8003d2e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d176      	bne.n	8003d08 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d002      	beq.n	8003c26 <I2C_MasterReceive_BTF+0xc4>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2b10      	cmp	r3, #16
 8003c24:	d108      	bne.n	8003c38 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e019      	b.n	8003c6c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b04      	cmp	r3, #4
 8003c3c:	d002      	beq.n	8003c44 <I2C_MasterReceive_BTF+0xe2>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d108      	bne.n	8003c56 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	e00a      	b.n	8003c6c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b10      	cmp	r3, #16
 8003c5a:	d007      	beq.n	8003c6c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	691a      	ldr	r2, [r3, #16]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	b2d2      	uxtb	r2, r2
 8003c9e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca4:	1c5a      	adds	r2, r3, #1
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003cc6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b40      	cmp	r3, #64	; 0x40
 8003cda:	d10a      	bne.n	8003cf2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7ff fcac 	bl	8003648 <HAL_I2C_MemRxCpltCallback>
}
 8003cf0:	e01d      	b.n	8003d2e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2212      	movs	r2, #18
 8003cfe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff fc61 	bl	80035c8 <HAL_I2C_MasterRxCpltCallback>
}
 8003d06:	e012      	b.n	8003d2e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003d2e:	bf00      	nop
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b40      	cmp	r3, #64	; 0x40
 8003d48:	d117      	bne.n	8003d7a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d109      	bne.n	8003d66 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	461a      	mov	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d62:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003d64:	e067      	b.n	8003e36 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	f043 0301 	orr.w	r3, r3, #1
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	611a      	str	r2, [r3, #16]
}
 8003d78:	e05d      	b.n	8003e36 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d82:	d133      	bne.n	8003dec <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	2b21      	cmp	r3, #33	; 0x21
 8003d8e:	d109      	bne.n	8003da4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	461a      	mov	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003da0:	611a      	str	r2, [r3, #16]
 8003da2:	e008      	b.n	8003db6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	f043 0301 	orr.w	r3, r3, #1
 8003dae:	b2da      	uxtb	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d004      	beq.n	8003dc8 <I2C_Master_SB+0x92>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d108      	bne.n	8003dda <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d032      	beq.n	8003e36 <I2C_Master_SB+0x100>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d02d      	beq.n	8003e36 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003de8:	605a      	str	r2, [r3, #4]
}
 8003dea:	e024      	b.n	8003e36 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10e      	bne.n	8003e12 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	11db      	asrs	r3, r3, #7
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	f003 0306 	and.w	r3, r3, #6
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	f063 030f 	orn	r3, r3, #15
 8003e08:	b2da      	uxtb	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	611a      	str	r2, [r3, #16]
}
 8003e10:	e011      	b.n	8003e36 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d10d      	bne.n	8003e36 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	11db      	asrs	r3, r3, #7
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	f003 0306 	and.w	r3, r3, #6
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	f063 030e 	orn	r3, r3, #14
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	611a      	str	r2, [r3, #16]
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d004      	beq.n	8003e68 <I2C_Master_ADD10+0x26>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d108      	bne.n	8003e7a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00c      	beq.n	8003e8a <I2C_Master_ADD10+0x48>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d007      	beq.n	8003e8a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e88:	605a      	str	r2, [r3, #4]
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b091      	sub	sp, #68	; 0x44
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ea4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eac:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b22      	cmp	r3, #34	; 0x22
 8003ebe:	f040 8169 	bne.w	8004194 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10f      	bne.n	8003eea <I2C_Master_ADDR+0x54>
 8003eca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d10b      	bne.n	8003eea <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee8:	e160      	b.n	80041ac <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d11d      	bne.n	8003f2e <I2C_Master_ADDR+0x98>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003efa:	d118      	bne.n	8003f2e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003efc:	2300      	movs	r3, #0
 8003efe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f20:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	651a      	str	r2, [r3, #80]	; 0x50
 8003f2c:	e13e      	b.n	80041ac <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d113      	bne.n	8003f60 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f38:	2300      	movs	r3, #0
 8003f3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	e115      	b.n	800418c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	f040 808a 	bne.w	8004080 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f6e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f72:	d137      	bne.n	8003fe4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f82:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f92:	d113      	bne.n	8003fbc <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fa2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fba:	e0e7      	b.n	800418c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	623b      	str	r3, [r7, #32]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	623b      	str	r3, [r7, #32]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	623b      	str	r3, [r7, #32]
 8003fd0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	e0d3      	b.n	800418c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe6:	2b08      	cmp	r3, #8
 8003fe8:	d02e      	beq.n	8004048 <I2C_Master_ADDR+0x1b2>
 8003fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fec:	2b20      	cmp	r3, #32
 8003fee:	d02b      	beq.n	8004048 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ff2:	2b12      	cmp	r3, #18
 8003ff4:	d102      	bne.n	8003ffc <I2C_Master_ADDR+0x166>
 8003ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d125      	bne.n	8004048 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d00e      	beq.n	8004020 <I2C_Master_ADDR+0x18a>
 8004002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004004:	2b02      	cmp	r3, #2
 8004006:	d00b      	beq.n	8004020 <I2C_Master_ADDR+0x18a>
 8004008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400a:	2b10      	cmp	r3, #16
 800400c:	d008      	beq.n	8004020 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	e007      	b.n	8004030 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800402e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004030:	2300      	movs	r3, #0
 8004032:	61fb      	str	r3, [r7, #28]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	61fb      	str	r3, [r7, #28]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	e0a1      	b.n	800418c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004056:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004058:	2300      	movs	r3, #0
 800405a:	61bb      	str	r3, [r7, #24]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	61bb      	str	r3, [r7, #24]
 800406c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	e085      	b.n	800418c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d14d      	bne.n	8004126 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800408a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408c:	2b04      	cmp	r3, #4
 800408e:	d016      	beq.n	80040be <I2C_Master_ADDR+0x228>
 8004090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004092:	2b02      	cmp	r3, #2
 8004094:	d013      	beq.n	80040be <I2C_Master_ADDR+0x228>
 8004096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004098:	2b10      	cmp	r3, #16
 800409a:	d010      	beq.n	80040be <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040aa:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e007      	b.n	80040ce <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040cc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040dc:	d117      	bne.n	800410e <I2C_Master_ADDR+0x278>
 80040de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040e4:	d00b      	beq.n	80040fe <I2C_Master_ADDR+0x268>
 80040e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d008      	beq.n	80040fe <I2C_Master_ADDR+0x268>
 80040ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d005      	beq.n	80040fe <I2C_Master_ADDR+0x268>
 80040f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f4:	2b10      	cmp	r3, #16
 80040f6:	d002      	beq.n	80040fe <I2C_Master_ADDR+0x268>
 80040f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d107      	bne.n	800410e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800410c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	617b      	str	r3, [r7, #20]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	e032      	b.n	800418c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004134:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004140:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004144:	d117      	bne.n	8004176 <I2C_Master_ADDR+0x2e0>
 8004146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004148:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800414c:	d00b      	beq.n	8004166 <I2C_Master_ADDR+0x2d0>
 800414e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004150:	2b01      	cmp	r3, #1
 8004152:	d008      	beq.n	8004166 <I2C_Master_ADDR+0x2d0>
 8004154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004156:	2b08      	cmp	r3, #8
 8004158:	d005      	beq.n	8004166 <I2C_Master_ADDR+0x2d0>
 800415a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800415c:	2b10      	cmp	r3, #16
 800415e:	d002      	beq.n	8004166 <I2C_Master_ADDR+0x2d0>
 8004160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004162:	2b20      	cmp	r3, #32
 8004164:	d107      	bne.n	8004176 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004174:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004176:	2300      	movs	r3, #0
 8004178:	613b      	str	r3, [r7, #16]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	613b      	str	r3, [r7, #16]
 800418a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004192:	e00b      	b.n	80041ac <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	68fb      	ldr	r3, [r7, #12]
}
 80041aa:	e7ff      	b.n	80041ac <I2C_Master_ADDR+0x316>
 80041ac:	bf00      	nop
 80041ae:	3744      	adds	r7, #68	; 0x44
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d02b      	beq.n	800422a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	781a      	ldrb	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	1c5a      	adds	r2, r3, #1
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d114      	bne.n	800422a <I2C_SlaveTransmit_TXE+0x72>
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	2b29      	cmp	r3, #41	; 0x29
 8004204:	d111      	bne.n	800422a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004214:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2221      	movs	r2, #33	; 0x21
 800421a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2228      	movs	r2, #40	; 0x28
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff f9d9 	bl	80035dc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800422a:	bf00      	nop
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800423e:	b29b      	uxth	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	d011      	beq.n	8004268 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	781a      	ldrb	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	1c5a      	adds	r2, r3, #1
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004282:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004288:	b29b      	uxth	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d02c      	beq.n	80042e8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	691a      	ldr	r2, [r3, #16]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	1c5a      	adds	r2, r3, #1
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d114      	bne.n	80042e8 <I2C_SlaveReceive_RXNE+0x74>
 80042be:	7bfb      	ldrb	r3, [r7, #15]
 80042c0:	2b2a      	cmp	r3, #42	; 0x2a
 80042c2:	d111      	bne.n	80042e8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042d2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2222      	movs	r2, #34	; 0x22
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2228      	movs	r2, #40	; 0x28
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff f984 	bl	80035f0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80042e8:	bf00      	nop
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d012      	beq.n	8004328 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	691a      	ldr	r2, [r3, #16]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	b2d2      	uxtb	r2, r2
 800430e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800433e:	2300      	movs	r3, #0
 8004340:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004348:	b2db      	uxtb	r3, r3
 800434a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800434e:	2b28      	cmp	r3, #40	; 0x28
 8004350:	d127      	bne.n	80043a2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004360:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	089b      	lsrs	r3, r3, #2
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800436e:	2301      	movs	r3, #1
 8004370:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	09db      	lsrs	r3, r3, #7
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d103      	bne.n	8004386 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	81bb      	strh	r3, [r7, #12]
 8004384:	e002      	b.n	800438c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004394:	89ba      	ldrh	r2, [r7, #12]
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	4619      	mov	r1, r3
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7ff f932 	bl	8003604 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80043a0:	e00e      	b.n	80043c0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a2:	2300      	movs	r3, #0
 80043a4:	60bb      	str	r3, [r7, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	60bb      	str	r3, [r7, #8]
 80043b6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80043c0:	bf00      	nop
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80043e6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80043e8:	2300      	movs	r3, #0
 80043ea:	60bb      	str	r3, [r7, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	60bb      	str	r3, [r7, #8]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0201 	orr.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004414:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004424:	d172      	bne.n	800450c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	2b22      	cmp	r3, #34	; 0x22
 800442a:	d002      	beq.n	8004432 <I2C_Slave_STOPF+0x6a>
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	2b2a      	cmp	r3, #42	; 0x2a
 8004430:	d135      	bne.n	800449e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	b29a      	uxth	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004444:	b29b      	uxth	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d005      	beq.n	8004456 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f043 0204 	orr.w	r2, r3, #4
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004464:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446a:	4618      	mov	r0, r3
 800446c:	f7fd ff1f 	bl	80022ae <HAL_DMA_GetState>
 8004470:	4603      	mov	r3, r0
 8004472:	2b01      	cmp	r3, #1
 8004474:	d049      	beq.n	800450a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447a:	4a69      	ldr	r2, [pc, #420]	; (8004620 <I2C_Slave_STOPF+0x258>)
 800447c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004482:	4618      	mov	r0, r3
 8004484:	f7fd fef1 	bl	800226a <HAL_DMA_Abort_IT>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d03d      	beq.n	800450a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004498:	4610      	mov	r0, r2
 800449a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800449c:	e035      	b.n	800450a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d005      	beq.n	80044c2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ba:	f043 0204 	orr.w	r2, r3, #4
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044d0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fd fee9 	bl	80022ae <HAL_DMA_GetState>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d014      	beq.n	800450c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e6:	4a4e      	ldr	r2, [pc, #312]	; (8004620 <I2C_Slave_STOPF+0x258>)
 80044e8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7fd febb 	bl	800226a <HAL_DMA_Abort_IT>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d008      	beq.n	800450c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004504:	4610      	mov	r0, r2
 8004506:	4798      	blx	r3
 8004508:	e000      	b.n	800450c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800450a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004510:	b29b      	uxth	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d03e      	beq.n	8004594 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b04      	cmp	r3, #4
 8004522:	d112      	bne.n	800454a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	691a      	ldr	r2, [r3, #16]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004554:	2b40      	cmp	r3, #64	; 0x40
 8004556:	d112      	bne.n	800457e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	691a      	ldr	r2, [r3, #16]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	b2d2      	uxtb	r2, r2
 8004564:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	1c5a      	adds	r2, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004582:	b29b      	uxth	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	d005      	beq.n	8004594 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458c:	f043 0204 	orr.w	r2, r3, #4
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f8b3 	bl	8004708 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80045a2:	e039      	b.n	8004618 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
 80045a6:	2b2a      	cmp	r3, #42	; 0x2a
 80045a8:	d109      	bne.n	80045be <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2228      	movs	r2, #40	; 0x28
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f7ff f819 	bl	80035f0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b28      	cmp	r3, #40	; 0x28
 80045c8:	d111      	bne.n	80045ee <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a15      	ldr	r2, [pc, #84]	; (8004624 <I2C_Slave_STOPF+0x25c>)
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7ff f81a 	bl	8003620 <HAL_I2C_ListenCpltCallback>
}
 80045ec:	e014      	b.n	8004618 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	2b22      	cmp	r3, #34	; 0x22
 80045f4:	d002      	beq.n	80045fc <I2C_Slave_STOPF+0x234>
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
 80045f8:	2b22      	cmp	r3, #34	; 0x22
 80045fa:	d10d      	bne.n	8004618 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2220      	movs	r2, #32
 8004606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7fe ffec 	bl	80035f0 <HAL_I2C_SlaveRxCpltCallback>
}
 8004618:	bf00      	nop
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	08004c41 	.word	0x08004c41
 8004624:	ffff0000 	.word	0xffff0000

08004628 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004636:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2b08      	cmp	r3, #8
 8004642:	d002      	beq.n	800464a <I2C_Slave_AF+0x22>
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b20      	cmp	r3, #32
 8004648:	d129      	bne.n	800469e <I2C_Slave_AF+0x76>
 800464a:	7bfb      	ldrb	r3, [r7, #15]
 800464c:	2b28      	cmp	r3, #40	; 0x28
 800464e:	d126      	bne.n	800469e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a2c      	ldr	r2, [pc, #176]	; (8004704 <I2C_Slave_AF+0xdc>)
 8004654:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004664:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800466e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800467e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fe ffc2 	bl	8003620 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800469c:	e02e      	b.n	80046fc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800469e:	7bfb      	ldrb	r3, [r7, #15]
 80046a0:	2b21      	cmp	r3, #33	; 0x21
 80046a2:	d126      	bne.n	80046f2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a17      	ldr	r2, [pc, #92]	; (8004704 <I2C_Slave_AF+0xdc>)
 80046a8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2221      	movs	r2, #33	; 0x21
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046ce:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046d8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046e8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fe ff76 	bl	80035dc <HAL_I2C_SlaveTxCpltCallback>
}
 80046f0:	e004      	b.n	80046fc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046fa:	615a      	str	r2, [r3, #20]
}
 80046fc:	bf00      	nop
 80046fe:	3710      	adds	r7, #16
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	ffff0000 	.word	0xffff0000

08004708 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004716:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800471e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004720:	7bbb      	ldrb	r3, [r7, #14]
 8004722:	2b10      	cmp	r3, #16
 8004724:	d002      	beq.n	800472c <I2C_ITError+0x24>
 8004726:	7bbb      	ldrb	r3, [r7, #14]
 8004728:	2b40      	cmp	r3, #64	; 0x40
 800472a:	d10a      	bne.n	8004742 <I2C_ITError+0x3a>
 800472c:	7bfb      	ldrb	r3, [r7, #15]
 800472e:	2b22      	cmp	r3, #34	; 0x22
 8004730:	d107      	bne.n	8004742 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004740:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004742:	7bfb      	ldrb	r3, [r7, #15]
 8004744:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004748:	2b28      	cmp	r3, #40	; 0x28
 800474a:	d107      	bne.n	800475c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2228      	movs	r2, #40	; 0x28
 8004756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800475a:	e015      	b.n	8004788 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004766:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800476a:	d00a      	beq.n	8004782 <I2C_ITError+0x7a>
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	2b60      	cmp	r3, #96	; 0x60
 8004770:	d007      	beq.n	8004782 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004792:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004796:	d162      	bne.n	800485e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047a6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d020      	beq.n	80047f8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ba:	4a6a      	ldr	r2, [pc, #424]	; (8004964 <I2C_ITError+0x25c>)
 80047bc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fd fd51 	bl	800226a <HAL_DMA_Abort_IT>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 8089 	beq.w	80048e2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0201 	bic.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047f2:	4610      	mov	r0, r2
 80047f4:	4798      	blx	r3
 80047f6:	e074      	b.n	80048e2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fc:	4a59      	ldr	r2, [pc, #356]	; (8004964 <I2C_ITError+0x25c>)
 80047fe:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004804:	4618      	mov	r0, r3
 8004806:	f7fd fd30 	bl	800226a <HAL_DMA_Abort_IT>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d068      	beq.n	80048e2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800481a:	2b40      	cmp	r3, #64	; 0x40
 800481c:	d10b      	bne.n	8004836 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	691a      	ldr	r2, [r3, #16]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	1c5a      	adds	r2, r3, #1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 0201 	bic.w	r2, r2, #1
 8004844:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2220      	movs	r2, #32
 800484a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004858:	4610      	mov	r0, r2
 800485a:	4798      	blx	r3
 800485c:	e041      	b.n	80048e2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b60      	cmp	r3, #96	; 0x60
 8004868:	d125      	bne.n	80048b6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004882:	2b40      	cmp	r3, #64	; 0x40
 8004884:	d10b      	bne.n	800489e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	691a      	ldr	r2, [r3, #16]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 0201 	bic.w	r2, r2, #1
 80048ac:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f7fe fede 	bl	8003670 <HAL_I2C_AbortCpltCallback>
 80048b4:	e015      	b.n	80048e2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c0:	2b40      	cmp	r3, #64	; 0x40
 80048c2:	d10b      	bne.n	80048dc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691a      	ldr	r2, [r3, #16]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f7fe febd 	bl	800365c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10e      	bne.n	8004910 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d109      	bne.n	8004910 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004902:	2b00      	cmp	r3, #0
 8004904:	d104      	bne.n	8004910 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800490c:	2b00      	cmp	r3, #0
 800490e:	d007      	beq.n	8004920 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800491e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004926:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492c:	f003 0304 	and.w	r3, r3, #4
 8004930:	2b04      	cmp	r3, #4
 8004932:	d113      	bne.n	800495c <I2C_ITError+0x254>
 8004934:	7bfb      	ldrb	r3, [r7, #15]
 8004936:	2b28      	cmp	r3, #40	; 0x28
 8004938:	d110      	bne.n	800495c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a0a      	ldr	r2, [pc, #40]	; (8004968 <I2C_ITError+0x260>)
 800493e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7fe fe62 	bl	8003620 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800495c:	bf00      	nop
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	08004c41 	.word	0x08004c41
 8004968:	ffff0000 	.word	0xffff0000

0800496c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b088      	sub	sp, #32
 8004970:	af02      	add	r7, sp, #8
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	607a      	str	r2, [r7, #4]
 8004976:	603b      	str	r3, [r7, #0]
 8004978:	460b      	mov	r3, r1
 800497a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004980:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	2b08      	cmp	r3, #8
 8004986:	d006      	beq.n	8004996 <I2C_MasterRequestWrite+0x2a>
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d003      	beq.n	8004996 <I2C_MasterRequestWrite+0x2a>
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004994:	d108      	bne.n	80049a8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	e00b      	b.n	80049c0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ac:	2b12      	cmp	r3, #18
 80049ae:	d107      	bne.n	80049c0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	9300      	str	r3, [sp, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 f9df 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00d      	beq.n	80049f4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049e6:	d103      	bne.n	80049f0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e035      	b.n	8004a60 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049fc:	d108      	bne.n	8004a10 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049fe:	897b      	ldrh	r3, [r7, #10]
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	461a      	mov	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a0c:	611a      	str	r2, [r3, #16]
 8004a0e:	e01b      	b.n	8004a48 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a10:	897b      	ldrh	r3, [r7, #10]
 8004a12:	11db      	asrs	r3, r3, #7
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	f003 0306 	and.w	r3, r3, #6
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	f063 030f 	orn	r3, r3, #15
 8004a20:	b2da      	uxtb	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	490e      	ldr	r1, [pc, #56]	; (8004a68 <I2C_MasterRequestWrite+0xfc>)
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 fa05 	bl	8004e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e010      	b.n	8004a60 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004a3e:	897b      	ldrh	r3, [r7, #10]
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	4907      	ldr	r1, [pc, #28]	; (8004a6c <I2C_MasterRequestWrite+0x100>)
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f000 f9f5 	bl	8004e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e000      	b.n	8004a60 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	00010008 	.word	0x00010008
 8004a6c:	00010002 	.word	0x00010002

08004a70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b088      	sub	sp, #32
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	4608      	mov	r0, r1
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4603      	mov	r3, r0
 8004a80:	817b      	strh	r3, [r7, #10]
 8004a82:	460b      	mov	r3, r1
 8004a84:	813b      	strh	r3, [r7, #8]
 8004a86:	4613      	mov	r3, r2
 8004a88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aa8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 f96a 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00d      	beq.n	8004ade <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004acc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ad0:	d103      	bne.n	8004ada <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ad8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e0aa      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ade:	897b      	ldrh	r3, [r7, #10]
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004aec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af0:	6a3a      	ldr	r2, [r7, #32]
 8004af2:	4952      	ldr	r1, [pc, #328]	; (8004c3c <I2C_RequestMemoryRead+0x1cc>)
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f000 f9a2 	bl	8004e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e097      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1c:	6a39      	ldr	r1, [r7, #32]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 fa0c 	bl	8004f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00d      	beq.n	8004b46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d107      	bne.n	8004b42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e076      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b46:	88fb      	ldrh	r3, [r7, #6]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d105      	bne.n	8004b58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b4c:	893b      	ldrh	r3, [r7, #8]
 8004b4e:	b2da      	uxtb	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	611a      	str	r2, [r3, #16]
 8004b56:	e021      	b.n	8004b9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b58:	893b      	ldrh	r3, [r7, #8]
 8004b5a:	0a1b      	lsrs	r3, r3, #8
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b68:	6a39      	ldr	r1, [r7, #32]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 f9e6 	bl	8004f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00d      	beq.n	8004b92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d107      	bne.n	8004b8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e050      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b92:	893b      	ldrh	r3, [r7, #8]
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b9e:	6a39      	ldr	r1, [r7, #32]
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f9cb 	bl	8004f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00d      	beq.n	8004bc8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d107      	bne.n	8004bc4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bc2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e035      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bd6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f8d3 	bl	8004d90 <I2C_WaitOnFlagUntilTimeout>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00d      	beq.n	8004c0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bfe:	d103      	bne.n	8004c08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e013      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004c0c:	897b      	ldrh	r3, [r7, #10]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	f043 0301 	orr.w	r3, r3, #1
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	6a3a      	ldr	r2, [r7, #32]
 8004c20:	4906      	ldr	r1, [pc, #24]	; (8004c3c <I2C_RequestMemoryRead+0x1cc>)
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 f90b 	bl	8004e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	00010002 	.word	0x00010002

08004c40 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c50:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c58:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c5a:	4b4b      	ldr	r3, [pc, #300]	; (8004d88 <I2C_DMAAbort+0x148>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	08db      	lsrs	r3, r3, #3
 8004c60:	4a4a      	ldr	r2, [pc, #296]	; (8004d8c <I2C_DMAAbort+0x14c>)
 8004c62:	fba2 2303 	umull	r2, r3, r2, r3
 8004c66:	0a1a      	lsrs	r2, r3, #8
 8004c68:	4613      	mov	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	00da      	lsls	r2, r3, #3
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d106      	bne.n	8004c88 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	f043 0220 	orr.w	r2, r3, #32
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004c86:	e00a      	b.n	8004c9e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c9c:	d0ea      	beq.n	8004c74 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004caa:	2200      	movs	r2, #0
 8004cac:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cba:	2200      	movs	r2, #0
 8004cbc:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ccc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 0201 	bic.w	r2, r2, #1
 8004d02:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b60      	cmp	r3, #96	; 0x60
 8004d0e:	d10e      	bne.n	8004d2e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2220      	movs	r2, #32
 8004d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	2200      	movs	r2, #0
 8004d24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d26:	6978      	ldr	r0, [r7, #20]
 8004d28:	f7fe fca2 	bl	8003670 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d2c:	e027      	b.n	8004d7e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d2e:	7cfb      	ldrb	r3, [r7, #19]
 8004d30:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d34:	2b28      	cmp	r3, #40	; 0x28
 8004d36:	d117      	bne.n	8004d68 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d56:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2228      	movs	r2, #40	; 0x28
 8004d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d66:	e007      	b.n	8004d78 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004d78:	6978      	ldr	r0, [r7, #20]
 8004d7a:	f7fe fc6f 	bl	800365c <HAL_I2C_ErrorCallback>
}
 8004d7e:	bf00      	nop
 8004d80:	3718      	adds	r7, #24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	2000006c 	.word	0x2000006c
 8004d8c:	14f8b589 	.word	0x14f8b589

08004d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	603b      	str	r3, [r7, #0]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004da0:	e025      	b.n	8004dee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da8:	d021      	beq.n	8004dee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004daa:	f7fd f8ad 	bl	8001f08 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d302      	bcc.n	8004dc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d116      	bne.n	8004dee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dda:	f043 0220 	orr.w	r2, r3, #32
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e023      	b.n	8004e36 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	0c1b      	lsrs	r3, r3, #16
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d10d      	bne.n	8004e14 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	43da      	mvns	r2, r3
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	4013      	ands	r3, r2
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	bf0c      	ite	eq
 8004e0a:	2301      	moveq	r3, #1
 8004e0c:	2300      	movne	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	e00c      	b.n	8004e2e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	43da      	mvns	r2, r3
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	bf0c      	ite	eq
 8004e26:	2301      	moveq	r3, #1
 8004e28:	2300      	movne	r3, #0
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d0b6      	beq.n	8004da2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b084      	sub	sp, #16
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	607a      	str	r2, [r7, #4]
 8004e4a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e4c:	e051      	b.n	8004ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e5c:	d123      	bne.n	8004ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e6c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e76:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	f043 0204 	orr.w	r2, r3, #4
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e046      	b.n	8004f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eac:	d021      	beq.n	8004ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eae:	f7fd f82b 	bl	8001f08 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d302      	bcc.n	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d116      	bne.n	8004ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2220      	movs	r2, #32
 8004ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ede:	f043 0220 	orr.w	r2, r3, #32
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e020      	b.n	8004f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	0c1b      	lsrs	r3, r3, #16
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d10c      	bne.n	8004f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	43da      	mvns	r2, r3
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	4013      	ands	r3, r2
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	bf14      	ite	ne
 8004f0e:	2301      	movne	r3, #1
 8004f10:	2300      	moveq	r3, #0
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	e00b      	b.n	8004f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	43da      	mvns	r2, r3
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	4013      	ands	r3, r2
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	bf14      	ite	ne
 8004f28:	2301      	movne	r3, #1
 8004f2a:	2300      	moveq	r3, #0
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d18d      	bne.n	8004e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3710      	adds	r7, #16
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f48:	e02d      	b.n	8004fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f000 f900 	bl	8005150 <I2C_IsAcknowledgeFailed>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e02d      	b.n	8004fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f60:	d021      	beq.n	8004fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f62:	f7fc ffd1 	bl	8001f08 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d302      	bcc.n	8004f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d116      	bne.n	8004fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2220      	movs	r2, #32
 8004f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f92:	f043 0220 	orr.w	r2, r3, #32
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e007      	b.n	8004fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb0:	2b80      	cmp	r3, #128	; 0x80
 8004fb2:	d1ca      	bne.n	8004f4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b084      	sub	sp, #16
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fca:	e02d      	b.n	8005028 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f8bf 	bl	8005150 <I2C_IsAcknowledgeFailed>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e02d      	b.n	8005038 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fe2:	d021      	beq.n	8005028 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fe4:	f7fc ff90 	bl	8001f08 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d302      	bcc.n	8004ffa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d116      	bne.n	8005028 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005014:	f043 0220 	orr.w	r2, r3, #32
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e007      	b.n	8005038 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f003 0304 	and.w	r3, r3, #4
 8005032:	2b04      	cmp	r3, #4
 8005034:	d1ca      	bne.n	8004fcc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3710      	adds	r7, #16
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800504c:	4b13      	ldr	r3, [pc, #76]	; (800509c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	08db      	lsrs	r3, r3, #3
 8005052:	4a13      	ldr	r2, [pc, #76]	; (80050a0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005054:	fba2 2303 	umull	r2, r3, r2, r3
 8005058:	0a1a      	lsrs	r2, r3, #8
 800505a:	4613      	mov	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	3b01      	subs	r3, #1
 8005066:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d107      	bne.n	800507e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005072:	f043 0220 	orr.w	r2, r3, #32
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e008      	b.n	8005090 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800508c:	d0e9      	beq.n	8005062 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	2000006c 	.word	0x2000006c
 80050a0:	14f8b589 	.word	0x14f8b589

080050a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050b0:	e042      	b.n	8005138 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	f003 0310 	and.w	r3, r3, #16
 80050bc:	2b10      	cmp	r3, #16
 80050be:	d119      	bne.n	80050f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f06f 0210 	mvn.w	r2, #16
 80050c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e029      	b.n	8005148 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050f4:	f7fc ff08 	bl	8001f08 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	429a      	cmp	r2, r3
 8005102:	d302      	bcc.n	800510a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d116      	bne.n	8005138 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005124:	f043 0220 	orr.w	r2, r3, #32
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e007      	b.n	8005148 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005142:	2b40      	cmp	r3, #64	; 0x40
 8005144:	d1b5      	bne.n	80050b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005166:	d11b      	bne.n	80051a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005170:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518c:	f043 0204 	orr.w	r2, r3, #4
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e000      	b.n	80051a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr

080051ae <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ba:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80051be:	d103      	bne.n	80051c8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80051c6:	e007      	b.n	80051d8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051cc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80051d0:	d102      	bne.n	80051d8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2208      	movs	r2, #8
 80051d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b20      	cmp	r3, #32
 80051f8:	d129      	bne.n	800524e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2224      	movs	r2, #36	; 0x24
 80051fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0210 	bic.w	r2, r2, #16
 8005220:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f042 0201 	orr.w	r2, r2, #1
 8005240:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2220      	movs	r2, #32
 8005246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	e000      	b.n	8005250 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800524e:	2302      	movs	r3, #2
  }
}
 8005250:	4618      	mov	r0, r3
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005266:	2300      	movs	r3, #0
 8005268:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b20      	cmp	r3, #32
 8005274:	d12a      	bne.n	80052cc <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2224      	movs	r2, #36	; 0x24
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0201 	bic.w	r2, r2, #1
 800528c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005294:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005296:	89fb      	ldrh	r3, [r7, #14]
 8005298:	f023 030f 	bic.w	r3, r3, #15
 800529c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	89fa      	ldrh	r2, [r7, #14]
 80052ae:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0201 	orr.w	r2, r2, #1
 80052be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80052c8:	2300      	movs	r3, #0
 80052ca:	e000      	b.n	80052ce <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80052cc:	2302      	movs	r3, #2
  }
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
	...

080052dc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	4b20      	ldr	r3, [pc, #128]	; (800536c <HAL_PWREx_EnableOverDrive+0x90>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	4a1f      	ldr	r2, [pc, #124]	; (800536c <HAL_PWREx_EnableOverDrive+0x90>)
 80052f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052f4:	6413      	str	r3, [r2, #64]	; 0x40
 80052f6:	4b1d      	ldr	r3, [pc, #116]	; (800536c <HAL_PWREx_EnableOverDrive+0x90>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005302:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <HAL_PWREx_EnableOverDrive+0x94>)
 8005304:	2201      	movs	r2, #1
 8005306:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005308:	f7fc fdfe 	bl	8001f08 <HAL_GetTick>
 800530c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800530e:	e009      	b.n	8005324 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005310:	f7fc fdfa 	bl	8001f08 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800531e:	d901      	bls.n	8005324 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e01f      	b.n	8005364 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005324:	4b13      	ldr	r3, [pc, #76]	; (8005374 <HAL_PWREx_EnableOverDrive+0x98>)
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800532c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005330:	d1ee      	bne.n	8005310 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005332:	4b11      	ldr	r3, [pc, #68]	; (8005378 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005334:	2201      	movs	r2, #1
 8005336:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005338:	f7fc fde6 	bl	8001f08 <HAL_GetTick>
 800533c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800533e:	e009      	b.n	8005354 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005340:	f7fc fde2 	bl	8001f08 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800534e:	d901      	bls.n	8005354 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e007      	b.n	8005364 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005354:	4b07      	ldr	r3, [pc, #28]	; (8005374 <HAL_PWREx_EnableOverDrive+0x98>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800535c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005360:	d1ee      	bne.n	8005340 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3708      	adds	r7, #8
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40023800 	.word	0x40023800
 8005370:	420e0040 	.word	0x420e0040
 8005374:	40007000 	.word	0x40007000
 8005378:	420e0044 	.word	0x420e0044

0800537c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b086      	sub	sp, #24
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e267      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b00      	cmp	r3, #0
 8005398:	d075      	beq.n	8005486 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800539a:	4b88      	ldr	r3, [pc, #544]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 030c 	and.w	r3, r3, #12
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d00c      	beq.n	80053c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053a6:	4b85      	ldr	r3, [pc, #532]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ae:	2b08      	cmp	r3, #8
 80053b0:	d112      	bne.n	80053d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053b2:	4b82      	ldr	r3, [pc, #520]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053be:	d10b      	bne.n	80053d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c0:	4b7e      	ldr	r3, [pc, #504]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d05b      	beq.n	8005484 <HAL_RCC_OscConfig+0x108>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d157      	bne.n	8005484 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e242      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053e0:	d106      	bne.n	80053f0 <HAL_RCC_OscConfig+0x74>
 80053e2:	4b76      	ldr	r3, [pc, #472]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a75      	ldr	r2, [pc, #468]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80053e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ec:	6013      	str	r3, [r2, #0]
 80053ee:	e01d      	b.n	800542c <HAL_RCC_OscConfig+0xb0>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053f8:	d10c      	bne.n	8005414 <HAL_RCC_OscConfig+0x98>
 80053fa:	4b70      	ldr	r3, [pc, #448]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a6f      	ldr	r2, [pc, #444]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005400:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	4b6d      	ldr	r3, [pc, #436]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a6c      	ldr	r2, [pc, #432]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 800540c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	e00b      	b.n	800542c <HAL_RCC_OscConfig+0xb0>
 8005414:	4b69      	ldr	r3, [pc, #420]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a68      	ldr	r2, [pc, #416]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 800541a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	4b66      	ldr	r3, [pc, #408]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a65      	ldr	r2, [pc, #404]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005426:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800542a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d013      	beq.n	800545c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005434:	f7fc fd68 	bl	8001f08 <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800543c:	f7fc fd64 	bl	8001f08 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b64      	cmp	r3, #100	; 0x64
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e207      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800544e:	4b5b      	ldr	r3, [pc, #364]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0f0      	beq.n	800543c <HAL_RCC_OscConfig+0xc0>
 800545a:	e014      	b.n	8005486 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800545c:	f7fc fd54 	bl	8001f08 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005462:	e008      	b.n	8005476 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005464:	f7fc fd50 	bl	8001f08 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b64      	cmp	r3, #100	; 0x64
 8005470:	d901      	bls.n	8005476 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e1f3      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005476:	4b51      	ldr	r3, [pc, #324]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1f0      	bne.n	8005464 <HAL_RCC_OscConfig+0xe8>
 8005482:	e000      	b.n	8005486 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d063      	beq.n	800555a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005492:	4b4a      	ldr	r3, [pc, #296]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00b      	beq.n	80054b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800549e:	4b47      	ldr	r3, [pc, #284]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054a6:	2b08      	cmp	r3, #8
 80054a8:	d11c      	bne.n	80054e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054aa:	4b44      	ldr	r3, [pc, #272]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d116      	bne.n	80054e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054b6:	4b41      	ldr	r3, [pc, #260]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d005      	beq.n	80054ce <HAL_RCC_OscConfig+0x152>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d001      	beq.n	80054ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e1c7      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ce:	4b3b      	ldr	r3, [pc, #236]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	00db      	lsls	r3, r3, #3
 80054dc:	4937      	ldr	r1, [pc, #220]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054e2:	e03a      	b.n	800555a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d020      	beq.n	800552e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054ec:	4b34      	ldr	r3, [pc, #208]	; (80055c0 <HAL_RCC_OscConfig+0x244>)
 80054ee:	2201      	movs	r2, #1
 80054f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f2:	f7fc fd09 	bl	8001f08 <HAL_GetTick>
 80054f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054f8:	e008      	b.n	800550c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054fa:	f7fc fd05 	bl	8001f08 <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	2b02      	cmp	r3, #2
 8005506:	d901      	bls.n	800550c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e1a8      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800550c:	4b2b      	ldr	r3, [pc, #172]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d0f0      	beq.n	80054fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005518:	4b28      	ldr	r3, [pc, #160]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	00db      	lsls	r3, r3, #3
 8005526:	4925      	ldr	r1, [pc, #148]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005528:	4313      	orrs	r3, r2
 800552a:	600b      	str	r3, [r1, #0]
 800552c:	e015      	b.n	800555a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800552e:	4b24      	ldr	r3, [pc, #144]	; (80055c0 <HAL_RCC_OscConfig+0x244>)
 8005530:	2200      	movs	r2, #0
 8005532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005534:	f7fc fce8 	bl	8001f08 <HAL_GetTick>
 8005538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800553a:	e008      	b.n	800554e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800553c:	f7fc fce4 	bl	8001f08 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e187      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800554e:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f0      	bne.n	800553c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	2b00      	cmp	r3, #0
 8005564:	d036      	beq.n	80055d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d016      	beq.n	800559c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800556e:	4b15      	ldr	r3, [pc, #84]	; (80055c4 <HAL_RCC_OscConfig+0x248>)
 8005570:	2201      	movs	r2, #1
 8005572:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005574:	f7fc fcc8 	bl	8001f08 <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800557c:	f7fc fcc4 	bl	8001f08 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e167      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800558e:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <HAL_RCC_OscConfig+0x240>)
 8005590:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0f0      	beq.n	800557c <HAL_RCC_OscConfig+0x200>
 800559a:	e01b      	b.n	80055d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800559c:	4b09      	ldr	r3, [pc, #36]	; (80055c4 <HAL_RCC_OscConfig+0x248>)
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055a2:	f7fc fcb1 	bl	8001f08 <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055a8:	e00e      	b.n	80055c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055aa:	f7fc fcad 	bl	8001f08 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d907      	bls.n	80055c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e150      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
 80055bc:	40023800 	.word	0x40023800
 80055c0:	42470000 	.word	0x42470000
 80055c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055c8:	4b88      	ldr	r3, [pc, #544]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80055ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055cc:	f003 0302 	and.w	r3, r3, #2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1ea      	bne.n	80055aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	f000 8097 	beq.w	8005710 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055e2:	2300      	movs	r3, #0
 80055e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055e6:	4b81      	ldr	r3, [pc, #516]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80055e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10f      	bne.n	8005612 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055f2:	2300      	movs	r3, #0
 80055f4:	60bb      	str	r3, [r7, #8]
 80055f6:	4b7d      	ldr	r3, [pc, #500]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	4a7c      	ldr	r2, [pc, #496]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80055fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005600:	6413      	str	r3, [r2, #64]	; 0x40
 8005602:	4b7a      	ldr	r3, [pc, #488]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560a:	60bb      	str	r3, [r7, #8]
 800560c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800560e:	2301      	movs	r3, #1
 8005610:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005612:	4b77      	ldr	r3, [pc, #476]	; (80057f0 <HAL_RCC_OscConfig+0x474>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561a:	2b00      	cmp	r3, #0
 800561c:	d118      	bne.n	8005650 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800561e:	4b74      	ldr	r3, [pc, #464]	; (80057f0 <HAL_RCC_OscConfig+0x474>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a73      	ldr	r2, [pc, #460]	; (80057f0 <HAL_RCC_OscConfig+0x474>)
 8005624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005628:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800562a:	f7fc fc6d 	bl	8001f08 <HAL_GetTick>
 800562e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005630:	e008      	b.n	8005644 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005632:	f7fc fc69 	bl	8001f08 <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d901      	bls.n	8005644 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e10c      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005644:	4b6a      	ldr	r3, [pc, #424]	; (80057f0 <HAL_RCC_OscConfig+0x474>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0f0      	beq.n	8005632 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	2b01      	cmp	r3, #1
 8005656:	d106      	bne.n	8005666 <HAL_RCC_OscConfig+0x2ea>
 8005658:	4b64      	ldr	r3, [pc, #400]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800565a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800565c:	4a63      	ldr	r2, [pc, #396]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800565e:	f043 0301 	orr.w	r3, r3, #1
 8005662:	6713      	str	r3, [r2, #112]	; 0x70
 8005664:	e01c      	b.n	80056a0 <HAL_RCC_OscConfig+0x324>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	2b05      	cmp	r3, #5
 800566c:	d10c      	bne.n	8005688 <HAL_RCC_OscConfig+0x30c>
 800566e:	4b5f      	ldr	r3, [pc, #380]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005672:	4a5e      	ldr	r2, [pc, #376]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005674:	f043 0304 	orr.w	r3, r3, #4
 8005678:	6713      	str	r3, [r2, #112]	; 0x70
 800567a:	4b5c      	ldr	r3, [pc, #368]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800567c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567e:	4a5b      	ldr	r2, [pc, #364]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	6713      	str	r3, [r2, #112]	; 0x70
 8005686:	e00b      	b.n	80056a0 <HAL_RCC_OscConfig+0x324>
 8005688:	4b58      	ldr	r3, [pc, #352]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800568a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568c:	4a57      	ldr	r2, [pc, #348]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800568e:	f023 0301 	bic.w	r3, r3, #1
 8005692:	6713      	str	r3, [r2, #112]	; 0x70
 8005694:	4b55      	ldr	r3, [pc, #340]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005698:	4a54      	ldr	r2, [pc, #336]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800569a:	f023 0304 	bic.w	r3, r3, #4
 800569e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d015      	beq.n	80056d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a8:	f7fc fc2e 	bl	8001f08 <HAL_GetTick>
 80056ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ae:	e00a      	b.n	80056c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b0:	f7fc fc2a 	bl	8001f08 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80056be:	4293      	cmp	r3, r2
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e0cb      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056c6:	4b49      	ldr	r3, [pc, #292]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80056c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d0ee      	beq.n	80056b0 <HAL_RCC_OscConfig+0x334>
 80056d2:	e014      	b.n	80056fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056d4:	f7fc fc18 	bl	8001f08 <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056da:	e00a      	b.n	80056f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056dc:	f7fc fc14 	bl	8001f08 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e0b5      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056f2:	4b3e      	ldr	r3, [pc, #248]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80056f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1ee      	bne.n	80056dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056fe:	7dfb      	ldrb	r3, [r7, #23]
 8005700:	2b01      	cmp	r3, #1
 8005702:	d105      	bne.n	8005710 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005704:	4b39      	ldr	r3, [pc, #228]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005708:	4a38      	ldr	r2, [pc, #224]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800570a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800570e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	2b00      	cmp	r3, #0
 8005716:	f000 80a1 	beq.w	800585c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800571a:	4b34      	ldr	r3, [pc, #208]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 030c 	and.w	r3, r3, #12
 8005722:	2b08      	cmp	r3, #8
 8005724:	d05c      	beq.n	80057e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	2b02      	cmp	r3, #2
 800572c:	d141      	bne.n	80057b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800572e:	4b31      	ldr	r3, [pc, #196]	; (80057f4 <HAL_RCC_OscConfig+0x478>)
 8005730:	2200      	movs	r2, #0
 8005732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005734:	f7fc fbe8 	bl	8001f08 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800573a:	e008      	b.n	800574e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800573c:	f7fc fbe4 	bl	8001f08 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b02      	cmp	r3, #2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e087      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800574e:	4b27      	ldr	r3, [pc, #156]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1f0      	bne.n	800573c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	69da      	ldr	r2, [r3, #28]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	431a      	orrs	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	019b      	lsls	r3, r3, #6
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005770:	085b      	lsrs	r3, r3, #1
 8005772:	3b01      	subs	r3, #1
 8005774:	041b      	lsls	r3, r3, #16
 8005776:	431a      	orrs	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577c:	061b      	lsls	r3, r3, #24
 800577e:	491b      	ldr	r1, [pc, #108]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 8005780:	4313      	orrs	r3, r2
 8005782:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005784:	4b1b      	ldr	r3, [pc, #108]	; (80057f4 <HAL_RCC_OscConfig+0x478>)
 8005786:	2201      	movs	r2, #1
 8005788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800578a:	f7fc fbbd 	bl	8001f08 <HAL_GetTick>
 800578e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005790:	e008      	b.n	80057a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005792:	f7fc fbb9 	bl	8001f08 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e05c      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057a4:	4b11      	ldr	r3, [pc, #68]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0f0      	beq.n	8005792 <HAL_RCC_OscConfig+0x416>
 80057b0:	e054      	b.n	800585c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057b2:	4b10      	ldr	r3, [pc, #64]	; (80057f4 <HAL_RCC_OscConfig+0x478>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b8:	f7fc fba6 	bl	8001f08 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057c0:	f7fc fba2 	bl	8001f08 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e045      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057d2:	4b06      	ldr	r3, [pc, #24]	; (80057ec <HAL_RCC_OscConfig+0x470>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x444>
 80057de:	e03d      	b.n	800585c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d107      	bne.n	80057f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e038      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
 80057ec:	40023800 	.word	0x40023800
 80057f0:	40007000 	.word	0x40007000
 80057f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057f8:	4b1b      	ldr	r3, [pc, #108]	; (8005868 <HAL_RCC_OscConfig+0x4ec>)
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d028      	beq.n	8005858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005810:	429a      	cmp	r2, r3
 8005812:	d121      	bne.n	8005858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800581e:	429a      	cmp	r2, r3
 8005820:	d11a      	bne.n	8005858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005828:	4013      	ands	r3, r2
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800582e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005830:	4293      	cmp	r3, r2
 8005832:	d111      	bne.n	8005858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583e:	085b      	lsrs	r3, r3, #1
 8005840:	3b01      	subs	r3, #1
 8005842:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005844:	429a      	cmp	r2, r3
 8005846:	d107      	bne.n	8005858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005852:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005854:	429a      	cmp	r2, r3
 8005856:	d001      	beq.n	800585c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e000      	b.n	800585e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3718      	adds	r7, #24
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	40023800 	.word	0x40023800

0800586c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d101      	bne.n	8005880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e0cc      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005880:	4b68      	ldr	r3, [pc, #416]	; (8005a24 <HAL_RCC_ClockConfig+0x1b8>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 030f 	and.w	r3, r3, #15
 8005888:	683a      	ldr	r2, [r7, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d90c      	bls.n	80058a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800588e:	4b65      	ldr	r3, [pc, #404]	; (8005a24 <HAL_RCC_ClockConfig+0x1b8>)
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005896:	4b63      	ldr	r3, [pc, #396]	; (8005a24 <HAL_RCC_ClockConfig+0x1b8>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 030f 	and.w	r3, r3, #15
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d001      	beq.n	80058a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e0b8      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0302 	and.w	r3, r3, #2
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d020      	beq.n	80058f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d005      	beq.n	80058cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058c0:	4b59      	ldr	r3, [pc, #356]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	4a58      	ldr	r2, [pc, #352]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80058c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d005      	beq.n	80058e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058d8:	4b53      	ldr	r3, [pc, #332]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	4a52      	ldr	r2, [pc, #328]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80058de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80058e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058e4:	4b50      	ldr	r3, [pc, #320]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	494d      	ldr	r1, [pc, #308]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d044      	beq.n	800598c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2b01      	cmp	r3, #1
 8005908:	d107      	bne.n	800591a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800590a:	4b47      	ldr	r3, [pc, #284]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d119      	bne.n	800594a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e07f      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d003      	beq.n	800592a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005926:	2b03      	cmp	r3, #3
 8005928:	d107      	bne.n	800593a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800592a:	4b3f      	ldr	r3, [pc, #252]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d109      	bne.n	800594a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e06f      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800593a:	4b3b      	ldr	r3, [pc, #236]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0302 	and.w	r3, r3, #2
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e067      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800594a:	4b37      	ldr	r3, [pc, #220]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f023 0203 	bic.w	r2, r3, #3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	4934      	ldr	r1, [pc, #208]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 8005958:	4313      	orrs	r3, r2
 800595a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800595c:	f7fc fad4 	bl	8001f08 <HAL_GetTick>
 8005960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005962:	e00a      	b.n	800597a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005964:	f7fc fad0 	bl	8001f08 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005972:	4293      	cmp	r3, r2
 8005974:	d901      	bls.n	800597a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e04f      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800597a:	4b2b      	ldr	r3, [pc, #172]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f003 020c 	and.w	r2, r3, #12
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	429a      	cmp	r2, r3
 800598a:	d1eb      	bne.n	8005964 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800598c:	4b25      	ldr	r3, [pc, #148]	; (8005a24 <HAL_RCC_ClockConfig+0x1b8>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 030f 	and.w	r3, r3, #15
 8005994:	683a      	ldr	r2, [r7, #0]
 8005996:	429a      	cmp	r2, r3
 8005998:	d20c      	bcs.n	80059b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800599a:	4b22      	ldr	r3, [pc, #136]	; (8005a24 <HAL_RCC_ClockConfig+0x1b8>)
 800599c:	683a      	ldr	r2, [r7, #0]
 800599e:	b2d2      	uxtb	r2, r2
 80059a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059a2:	4b20      	ldr	r3, [pc, #128]	; (8005a24 <HAL_RCC_ClockConfig+0x1b8>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 030f 	and.w	r3, r3, #15
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d001      	beq.n	80059b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e032      	b.n	8005a1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0304 	and.w	r3, r3, #4
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d008      	beq.n	80059d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059c0:	4b19      	ldr	r3, [pc, #100]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	4916      	ldr	r1, [pc, #88]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0308 	and.w	r3, r3, #8
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d009      	beq.n	80059f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059de:	4b12      	ldr	r3, [pc, #72]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	490e      	ldr	r1, [pc, #56]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80059f2:	f000 f821 	bl	8005a38 <HAL_RCC_GetSysClockFreq>
 80059f6:	4602      	mov	r2, r0
 80059f8:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <HAL_RCC_ClockConfig+0x1bc>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	091b      	lsrs	r3, r3, #4
 80059fe:	f003 030f 	and.w	r3, r3, #15
 8005a02:	490a      	ldr	r1, [pc, #40]	; (8005a2c <HAL_RCC_ClockConfig+0x1c0>)
 8005a04:	5ccb      	ldrb	r3, [r1, r3]
 8005a06:	fa22 f303 	lsr.w	r3, r2, r3
 8005a0a:	4a09      	ldr	r2, [pc, #36]	; (8005a30 <HAL_RCC_ClockConfig+0x1c4>)
 8005a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a0e:	4b09      	ldr	r3, [pc, #36]	; (8005a34 <HAL_RCC_ClockConfig+0x1c8>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7fc fa34 	bl	8001e80 <HAL_InitTick>

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	40023c00 	.word	0x40023c00
 8005a28:	40023800 	.word	0x40023800
 8005a2c:	0800b838 	.word	0x0800b838
 8005a30:	2000006c 	.word	0x2000006c
 8005a34:	20000070 	.word	0x20000070

08005a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a3c:	b094      	sub	sp, #80	; 0x50
 8005a3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	647b      	str	r3, [r7, #68]	; 0x44
 8005a44:	2300      	movs	r3, #0
 8005a46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a48:	2300      	movs	r3, #0
 8005a4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a50:	4b79      	ldr	r3, [pc, #484]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f003 030c 	and.w	r3, r3, #12
 8005a58:	2b08      	cmp	r3, #8
 8005a5a:	d00d      	beq.n	8005a78 <HAL_RCC_GetSysClockFreq+0x40>
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	f200 80e1 	bhi.w	8005c24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <HAL_RCC_GetSysClockFreq+0x34>
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d003      	beq.n	8005a72 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a6a:	e0db      	b.n	8005c24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a6c:	4b73      	ldr	r3, [pc, #460]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x204>)
 8005a6e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005a70:	e0db      	b.n	8005c2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a72:	4b73      	ldr	r3, [pc, #460]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x208>)
 8005a74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a76:	e0d8      	b.n	8005c2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a78:	4b6f      	ldr	r3, [pc, #444]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a80:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a82:	4b6d      	ldr	r3, [pc, #436]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d063      	beq.n	8005b56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a8e:	4b6a      	ldr	r3, [pc, #424]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	099b      	lsrs	r3, r3, #6
 8005a94:	2200      	movs	r2, #0
 8005a96:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aa0:	633b      	str	r3, [r7, #48]	; 0x30
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	637b      	str	r3, [r7, #52]	; 0x34
 8005aa6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005aaa:	4622      	mov	r2, r4
 8005aac:	462b      	mov	r3, r5
 8005aae:	f04f 0000 	mov.w	r0, #0
 8005ab2:	f04f 0100 	mov.w	r1, #0
 8005ab6:	0159      	lsls	r1, r3, #5
 8005ab8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005abc:	0150      	lsls	r0, r2, #5
 8005abe:	4602      	mov	r2, r0
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	1a51      	subs	r1, r2, r1
 8005ac6:	6139      	str	r1, [r7, #16]
 8005ac8:	4629      	mov	r1, r5
 8005aca:	eb63 0301 	sbc.w	r3, r3, r1
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	f04f 0200 	mov.w	r2, #0
 8005ad4:	f04f 0300 	mov.w	r3, #0
 8005ad8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005adc:	4659      	mov	r1, fp
 8005ade:	018b      	lsls	r3, r1, #6
 8005ae0:	4651      	mov	r1, sl
 8005ae2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005ae6:	4651      	mov	r1, sl
 8005ae8:	018a      	lsls	r2, r1, #6
 8005aea:	4651      	mov	r1, sl
 8005aec:	ebb2 0801 	subs.w	r8, r2, r1
 8005af0:	4659      	mov	r1, fp
 8005af2:	eb63 0901 	sbc.w	r9, r3, r1
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b0a:	4690      	mov	r8, r2
 8005b0c:	4699      	mov	r9, r3
 8005b0e:	4623      	mov	r3, r4
 8005b10:	eb18 0303 	adds.w	r3, r8, r3
 8005b14:	60bb      	str	r3, [r7, #8]
 8005b16:	462b      	mov	r3, r5
 8005b18:	eb49 0303 	adc.w	r3, r9, r3
 8005b1c:	60fb      	str	r3, [r7, #12]
 8005b1e:	f04f 0200 	mov.w	r2, #0
 8005b22:	f04f 0300 	mov.w	r3, #0
 8005b26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b2a:	4629      	mov	r1, r5
 8005b2c:	024b      	lsls	r3, r1, #9
 8005b2e:	4621      	mov	r1, r4
 8005b30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b34:	4621      	mov	r1, r4
 8005b36:	024a      	lsls	r2, r1, #9
 8005b38:	4610      	mov	r0, r2
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b3e:	2200      	movs	r2, #0
 8005b40:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b48:	f7fb f8ae 	bl	8000ca8 <__aeabi_uldivmod>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4613      	mov	r3, r2
 8005b52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b54:	e058      	b.n	8005c08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b56:	4b38      	ldr	r3, [pc, #224]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	099b      	lsrs	r3, r3, #6
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	4618      	mov	r0, r3
 8005b60:	4611      	mov	r1, r2
 8005b62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b66:	623b      	str	r3, [r7, #32]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b70:	4642      	mov	r2, r8
 8005b72:	464b      	mov	r3, r9
 8005b74:	f04f 0000 	mov.w	r0, #0
 8005b78:	f04f 0100 	mov.w	r1, #0
 8005b7c:	0159      	lsls	r1, r3, #5
 8005b7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b82:	0150      	lsls	r0, r2, #5
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	4641      	mov	r1, r8
 8005b8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b8e:	4649      	mov	r1, r9
 8005b90:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b94:	f04f 0200 	mov.w	r2, #0
 8005b98:	f04f 0300 	mov.w	r3, #0
 8005b9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ba0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ba4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ba8:	ebb2 040a 	subs.w	r4, r2, sl
 8005bac:	eb63 050b 	sbc.w	r5, r3, fp
 8005bb0:	f04f 0200 	mov.w	r2, #0
 8005bb4:	f04f 0300 	mov.w	r3, #0
 8005bb8:	00eb      	lsls	r3, r5, #3
 8005bba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bbe:	00e2      	lsls	r2, r4, #3
 8005bc0:	4614      	mov	r4, r2
 8005bc2:	461d      	mov	r5, r3
 8005bc4:	4643      	mov	r3, r8
 8005bc6:	18e3      	adds	r3, r4, r3
 8005bc8:	603b      	str	r3, [r7, #0]
 8005bca:	464b      	mov	r3, r9
 8005bcc:	eb45 0303 	adc.w	r3, r5, r3
 8005bd0:	607b      	str	r3, [r7, #4]
 8005bd2:	f04f 0200 	mov.w	r2, #0
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bde:	4629      	mov	r1, r5
 8005be0:	028b      	lsls	r3, r1, #10
 8005be2:	4621      	mov	r1, r4
 8005be4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005be8:	4621      	mov	r1, r4
 8005bea:	028a      	lsls	r2, r1, #10
 8005bec:	4610      	mov	r0, r2
 8005bee:	4619      	mov	r1, r3
 8005bf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	61bb      	str	r3, [r7, #24]
 8005bf6:	61fa      	str	r2, [r7, #28]
 8005bf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bfc:	f7fb f854 	bl	8000ca8 <__aeabi_uldivmod>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	4613      	mov	r3, r2
 8005c06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c08:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	0c1b      	lsrs	r3, r3, #16
 8005c0e:	f003 0303 	and.w	r3, r3, #3
 8005c12:	3301      	adds	r3, #1
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005c18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c22:	e002      	b.n	8005c2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c24:	4b05      	ldr	r3, [pc, #20]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x204>)
 8005c26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3750      	adds	r7, #80	; 0x50
 8005c30:	46bd      	mov	sp, r7
 8005c32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c36:	bf00      	nop
 8005c38:	40023800 	.word	0x40023800
 8005c3c:	00f42400 	.word	0x00f42400
 8005c40:	007a1200 	.word	0x007a1200

08005c44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c48:	4b03      	ldr	r3, [pc, #12]	; (8005c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	2000006c 	.word	0x2000006c

08005c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c60:	f7ff fff0 	bl	8005c44 <HAL_RCC_GetHCLKFreq>
 8005c64:	4602      	mov	r2, r0
 8005c66:	4b05      	ldr	r3, [pc, #20]	; (8005c7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	0a9b      	lsrs	r3, r3, #10
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	4903      	ldr	r1, [pc, #12]	; (8005c80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c72:	5ccb      	ldrb	r3, [r1, r3]
 8005c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	40023800 	.word	0x40023800
 8005c80:	0800b848 	.word	0x0800b848

08005c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005c88:	f7ff ffdc 	bl	8005c44 <HAL_RCC_GetHCLKFreq>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	4b05      	ldr	r3, [pc, #20]	; (8005ca4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	0b5b      	lsrs	r3, r3, #13
 8005c94:	f003 0307 	and.w	r3, r3, #7
 8005c98:	4903      	ldr	r1, [pc, #12]	; (8005ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c9a:	5ccb      	ldrb	r3, [r1, r3]
 8005c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	40023800 	.word	0x40023800
 8005ca8:	0800b848 	.word	0x0800b848

08005cac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e03f      	b.n	8005d3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d106      	bne.n	8005cd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7fc f838 	bl	8001d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2224      	movs	r2, #36	; 0x24
 8005cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 fd7b 	bl	80067ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	691a      	ldr	r2, [r3, #16]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	695a      	ldr	r2, [r3, #20]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68da      	ldr	r2, [r3, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2220      	movs	r2, #32
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b08a      	sub	sp, #40	; 0x28
 8005d4a:	af02      	add	r7, sp, #8
 8005d4c:	60f8      	str	r0, [r7, #12]
 8005d4e:	60b9      	str	r1, [r7, #8]
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	4613      	mov	r3, r2
 8005d54:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b20      	cmp	r3, #32
 8005d64:	d17c      	bne.n	8005e60 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d002      	beq.n	8005d72 <HAL_UART_Transmit+0x2c>
 8005d6c:	88fb      	ldrh	r3, [r7, #6]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e075      	b.n	8005e62 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d101      	bne.n	8005d84 <HAL_UART_Transmit+0x3e>
 8005d80:	2302      	movs	r3, #2
 8005d82:	e06e      	b.n	8005e62 <HAL_UART_Transmit+0x11c>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2221      	movs	r2, #33	; 0x21
 8005d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d9a:	f7fc f8b5 	bl	8001f08 <HAL_GetTick>
 8005d9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	88fa      	ldrh	r2, [r7, #6]
 8005da4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	88fa      	ldrh	r2, [r7, #6]
 8005daa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005db4:	d108      	bne.n	8005dc8 <HAL_UART_Transmit+0x82>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d104      	bne.n	8005dc8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	61bb      	str	r3, [r7, #24]
 8005dc6:	e003      	b.n	8005dd0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005dd8:	e02a      	b.n	8005e30 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	9300      	str	r3, [sp, #0]
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2200      	movs	r2, #0
 8005de2:	2180      	movs	r1, #128	; 0x80
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f000 faf9 	bl	80063dc <UART_WaitOnFlagUntilTimeout>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d001      	beq.n	8005df4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e036      	b.n	8005e62 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10b      	bne.n	8005e12 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	881b      	ldrh	r3, [r3, #0]
 8005dfe:	461a      	mov	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	3302      	adds	r3, #2
 8005e0e:	61bb      	str	r3, [r7, #24]
 8005e10:	e007      	b.n	8005e22 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	781a      	ldrb	r2, [r3, #0]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1cf      	bne.n	8005dda <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2200      	movs	r2, #0
 8005e42:	2140      	movs	r1, #64	; 0x40
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 fac9 	bl	80063dc <UART_WaitOnFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e006      	b.n	8005e62 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e000      	b.n	8005e62 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005e60:	2302      	movs	r3, #2
  }
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3720      	adds	r7, #32
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
	...

08005e6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b0ba      	sub	sp, #232	; 0xe8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005e92:	2300      	movs	r3, #0
 8005e94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005eaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10f      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eb6:	f003 0320 	and.w	r3, r3, #32
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d009      	beq.n	8005ed2 <HAL_UART_IRQHandler+0x66>
 8005ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ec2:	f003 0320 	and.w	r3, r3, #32
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 fbd3 	bl	8006676 <UART_Receive_IT>
      return;
 8005ed0:	e256      	b.n	8006380 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ed2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f000 80de 	beq.w	8006098 <HAL_UART_IRQHandler+0x22c>
 8005edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d106      	bne.n	8005ef6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005eec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f000 80d1 	beq.w	8006098 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00b      	beq.n	8005f1a <HAL_UART_IRQHandler+0xae>
 8005f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d005      	beq.n	8005f1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f12:	f043 0201 	orr.w	r2, r3, #1
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f1e:	f003 0304 	and.w	r3, r3, #4
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00b      	beq.n	8005f3e <HAL_UART_IRQHandler+0xd2>
 8005f26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d005      	beq.n	8005f3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f36:	f043 0202 	orr.w	r2, r3, #2
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00b      	beq.n	8005f62 <HAL_UART_IRQHandler+0xf6>
 8005f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d005      	beq.n	8005f62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5a:	f043 0204 	orr.w	r2, r3, #4
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f66:	f003 0308 	and.w	r3, r3, #8
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d011      	beq.n	8005f92 <HAL_UART_IRQHandler+0x126>
 8005f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f72:	f003 0320 	and.w	r3, r3, #32
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d105      	bne.n	8005f86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005f7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d005      	beq.n	8005f92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8a:	f043 0208 	orr.w	r2, r3, #8
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 81ed 	beq.w	8006376 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fa0:	f003 0320 	and.w	r3, r3, #32
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d008      	beq.n	8005fba <HAL_UART_IRQHandler+0x14e>
 8005fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fac:	f003 0320 	and.w	r3, r3, #32
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 fb5e 	bl	8006676 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc4:	2b40      	cmp	r3, #64	; 0x40
 8005fc6:	bf0c      	ite	eq
 8005fc8:	2301      	moveq	r3, #1
 8005fca:	2300      	movne	r3, #0
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd6:	f003 0308 	and.w	r3, r3, #8
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d103      	bne.n	8005fe6 <HAL_UART_IRQHandler+0x17a>
 8005fde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d04f      	beq.n	8006086 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fa66 	bl	80064b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ff6:	2b40      	cmp	r3, #64	; 0x40
 8005ff8:	d141      	bne.n	800607e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	3314      	adds	r3, #20
 8006000:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006004:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006008:	e853 3f00 	ldrex	r3, [r3]
 800600c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006010:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	3314      	adds	r3, #20
 8006022:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006026:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800602a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006032:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006036:	e841 2300 	strex	r3, r2, [r1]
 800603a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800603e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1d9      	bne.n	8005ffa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604a:	2b00      	cmp	r3, #0
 800604c:	d013      	beq.n	8006076 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006052:	4a7d      	ldr	r2, [pc, #500]	; (8006248 <HAL_UART_IRQHandler+0x3dc>)
 8006054:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605a:	4618      	mov	r0, r3
 800605c:	f7fc f905 	bl	800226a <HAL_DMA_Abort_IT>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d016      	beq.n	8006094 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006070:	4610      	mov	r0, r2
 8006072:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006074:	e00e      	b.n	8006094 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f99a 	bl	80063b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800607c:	e00a      	b.n	8006094 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f996 	bl	80063b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006084:	e006      	b.n	8006094 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f992 	bl	80063b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006092:	e170      	b.n	8006376 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006094:	bf00      	nop
    return;
 8006096:	e16e      	b.n	8006376 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609c:	2b01      	cmp	r3, #1
 800609e:	f040 814a 	bne.w	8006336 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80060a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060a6:	f003 0310 	and.w	r3, r3, #16
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 8143 	beq.w	8006336 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80060b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060b4:	f003 0310 	and.w	r3, r3, #16
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 813c 	beq.w	8006336 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060be:	2300      	movs	r3, #0
 80060c0:	60bb      	str	r3, [r7, #8]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	60bb      	str	r3, [r7, #8]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	60bb      	str	r3, [r7, #8]
 80060d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060de:	2b40      	cmp	r3, #64	; 0x40
 80060e0:	f040 80b4 	bne.w	800624c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80060f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 8140 	beq.w	800637a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006102:	429a      	cmp	r2, r3
 8006104:	f080 8139 	bcs.w	800637a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800610e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800611a:	f000 8088 	beq.w	800622e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	330c      	adds	r3, #12
 8006124:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800612c:	e853 3f00 	ldrex	r3, [r3]
 8006130:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006134:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800613c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	330c      	adds	r3, #12
 8006146:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800614a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800614e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006156:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006162:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1d9      	bne.n	800611e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3314      	adds	r3, #20
 8006170:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800617a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3314      	adds	r3, #20
 800618a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800618e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006192:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006194:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006196:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80061a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e1      	bne.n	800616a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	3314      	adds	r3, #20
 80061ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061b0:	e853 3f00 	ldrex	r3, [r3]
 80061b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80061b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	3314      	adds	r3, #20
 80061c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80061ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80061cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80061d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80061d2:	e841 2300 	strex	r3, r2, [r1]
 80061d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80061d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1e3      	bne.n	80061a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	330c      	adds	r3, #12
 80061f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061f6:	e853 3f00 	ldrex	r3, [r3]
 80061fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80061fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061fe:	f023 0310 	bic.w	r3, r3, #16
 8006202:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	330c      	adds	r3, #12
 800620c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006210:	65ba      	str	r2, [r7, #88]	; 0x58
 8006212:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006214:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006216:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006218:	e841 2300 	strex	r3, r2, [r1]
 800621c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800621e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1e3      	bne.n	80061ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006228:	4618      	mov	r0, r3
 800622a:	f7fb ffae 	bl	800218a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006236:	b29b      	uxth	r3, r3
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	b29b      	uxth	r3, r3
 800623c:	4619      	mov	r1, r3
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f8c0 	bl	80063c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006244:	e099      	b.n	800637a <HAL_UART_IRQHandler+0x50e>
 8006246:	bf00      	nop
 8006248:	0800657f 	.word	0x0800657f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006254:	b29b      	uxth	r3, r3
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006260:	b29b      	uxth	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	f000 808b 	beq.w	800637e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 8086 	beq.w	800637e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	330c      	adds	r3, #12
 8006278:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627c:	e853 3f00 	ldrex	r3, [r3]
 8006280:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006284:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006288:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	330c      	adds	r3, #12
 8006292:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006296:	647a      	str	r2, [r7, #68]	; 0x44
 8006298:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800629c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800629e:	e841 2300 	strex	r3, r2, [r1]
 80062a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1e3      	bne.n	8006272 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	3314      	adds	r3, #20
 80062b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b4:	e853 3f00 	ldrex	r3, [r3]
 80062b8:	623b      	str	r3, [r7, #32]
   return(result);
 80062ba:	6a3b      	ldr	r3, [r7, #32]
 80062bc:	f023 0301 	bic.w	r3, r3, #1
 80062c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3314      	adds	r3, #20
 80062ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80062ce:	633a      	str	r2, [r7, #48]	; 0x30
 80062d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e3      	bne.n	80062aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2220      	movs	r2, #32
 80062e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	330c      	adds	r3, #12
 80062f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	e853 3f00 	ldrex	r3, [r3]
 80062fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f023 0310 	bic.w	r3, r3, #16
 8006306:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	330c      	adds	r3, #12
 8006310:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006314:	61fa      	str	r2, [r7, #28]
 8006316:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006318:	69b9      	ldr	r1, [r7, #24]
 800631a:	69fa      	ldr	r2, [r7, #28]
 800631c:	e841 2300 	strex	r3, r2, [r1]
 8006320:	617b      	str	r3, [r7, #20]
   return(result);
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1e3      	bne.n	80062f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006328:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800632c:	4619      	mov	r1, r3
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f848 	bl	80063c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006334:	e023      	b.n	800637e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800633a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800633e:	2b00      	cmp	r3, #0
 8006340:	d009      	beq.n	8006356 <HAL_UART_IRQHandler+0x4ea>
 8006342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800634a:	2b00      	cmp	r3, #0
 800634c:	d003      	beq.n	8006356 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f929 	bl	80065a6 <UART_Transmit_IT>
    return;
 8006354:	e014      	b.n	8006380 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800635a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00e      	beq.n	8006380 <HAL_UART_IRQHandler+0x514>
 8006362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d008      	beq.n	8006380 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f969 	bl	8006646 <UART_EndTransmit_IT>
    return;
 8006374:	e004      	b.n	8006380 <HAL_UART_IRQHandler+0x514>
    return;
 8006376:	bf00      	nop
 8006378:	e002      	b.n	8006380 <HAL_UART_IRQHandler+0x514>
      return;
 800637a:	bf00      	nop
 800637c:	e000      	b.n	8006380 <HAL_UART_IRQHandler+0x514>
      return;
 800637e:	bf00      	nop
  }
}
 8006380:	37e8      	adds	r7, #232	; 0xe8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop

08006388 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80063a4:	bf00      	nop
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	460b      	mov	r3, r1
 80063ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b090      	sub	sp, #64	; 0x40
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	603b      	str	r3, [r7, #0]
 80063e8:	4613      	mov	r3, r2
 80063ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ec:	e050      	b.n	8006490 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f4:	d04c      	beq.n	8006490 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80063f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d007      	beq.n	800640c <UART_WaitOnFlagUntilTimeout+0x30>
 80063fc:	f7fb fd84 	bl	8001f08 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006408:	429a      	cmp	r2, r3
 800640a:	d241      	bcs.n	8006490 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006416:	e853 3f00 	ldrex	r3, [r3]
 800641a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	330c      	adds	r3, #12
 800642a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800642c:	637a      	str	r2, [r7, #52]	; 0x34
 800642e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006434:	e841 2300 	strex	r3, r2, [r1]
 8006438:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800643a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800643c:	2b00      	cmp	r3, #0
 800643e:	d1e5      	bne.n	800640c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	3314      	adds	r3, #20
 8006446:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	e853 3f00 	ldrex	r3, [r3]
 800644e:	613b      	str	r3, [r7, #16]
   return(result);
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f023 0301 	bic.w	r3, r3, #1
 8006456:	63bb      	str	r3, [r7, #56]	; 0x38
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	3314      	adds	r3, #20
 800645e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006460:	623a      	str	r2, [r7, #32]
 8006462:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006464:	69f9      	ldr	r1, [r7, #28]
 8006466:	6a3a      	ldr	r2, [r7, #32]
 8006468:	e841 2300 	strex	r3, r2, [r1]
 800646c:	61bb      	str	r3, [r7, #24]
   return(result);
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1e5      	bne.n	8006440 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2220      	movs	r2, #32
 8006478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2220      	movs	r2, #32
 8006480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e00f      	b.n	80064b0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	4013      	ands	r3, r2
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	429a      	cmp	r2, r3
 800649e:	bf0c      	ite	eq
 80064a0:	2301      	moveq	r3, #1
 80064a2:	2300      	movne	r3, #0
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	461a      	mov	r2, r3
 80064a8:	79fb      	ldrb	r3, [r7, #7]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d09f      	beq.n	80063ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3740      	adds	r7, #64	; 0x40
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b095      	sub	sp, #84	; 0x54
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064ca:	e853 3f00 	ldrex	r3, [r3]
 80064ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80064d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	330c      	adds	r3, #12
 80064de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064e0:	643a      	str	r2, [r7, #64]	; 0x40
 80064e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80064e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80064e8:	e841 2300 	strex	r3, r2, [r1]
 80064ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e5      	bne.n	80064c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3314      	adds	r3, #20
 80064fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fc:	6a3b      	ldr	r3, [r7, #32]
 80064fe:	e853 3f00 	ldrex	r3, [r3]
 8006502:	61fb      	str	r3, [r7, #28]
   return(result);
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	f023 0301 	bic.w	r3, r3, #1
 800650a:	64bb      	str	r3, [r7, #72]	; 0x48
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	3314      	adds	r3, #20
 8006512:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006514:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006516:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006518:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800651a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800651c:	e841 2300 	strex	r3, r2, [r1]
 8006520:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1e5      	bne.n	80064f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800652c:	2b01      	cmp	r3, #1
 800652e:	d119      	bne.n	8006564 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	330c      	adds	r3, #12
 8006536:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	e853 3f00 	ldrex	r3, [r3]
 800653e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	f023 0310 	bic.w	r3, r3, #16
 8006546:	647b      	str	r3, [r7, #68]	; 0x44
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	330c      	adds	r3, #12
 800654e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006550:	61ba      	str	r2, [r7, #24]
 8006552:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006554:	6979      	ldr	r1, [r7, #20]
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	e841 2300 	strex	r3, r2, [r1]
 800655c:	613b      	str	r3, [r7, #16]
   return(result);
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d1e5      	bne.n	8006530 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2220      	movs	r2, #32
 8006568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006572:	bf00      	nop
 8006574:	3754      	adds	r7, #84	; 0x54
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f7ff ff09 	bl	80063b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800659e:	bf00      	nop
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b085      	sub	sp, #20
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b21      	cmp	r3, #33	; 0x21
 80065b8:	d13e      	bne.n	8006638 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065c2:	d114      	bne.n	80065ee <UART_Transmit_IT+0x48>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d110      	bne.n	80065ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	881b      	ldrh	r3, [r3, #0]
 80065d6:	461a      	mov	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	1c9a      	adds	r2, r3, #2
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	621a      	str	r2, [r3, #32]
 80065ec:	e008      	b.n	8006600 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	1c59      	adds	r1, r3, #1
 80065f4:	687a      	ldr	r2, [r7, #4]
 80065f6:	6211      	str	r1, [r2, #32]
 80065f8:	781a      	ldrb	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006604:	b29b      	uxth	r3, r3
 8006606:	3b01      	subs	r3, #1
 8006608:	b29b      	uxth	r3, r3
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	4619      	mov	r1, r3
 800660e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10f      	bne.n	8006634 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006622:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006632:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006634:	2300      	movs	r3, #0
 8006636:	e000      	b.n	800663a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006638:	2302      	movs	r3, #2
  }
}
 800663a:	4618      	mov	r0, r3
 800663c:	3714      	adds	r7, #20
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b082      	sub	sp, #8
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68da      	ldr	r2, [r3, #12]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800665c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f7ff fe8e 	bl	8006388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b08c      	sub	sp, #48	; 0x30
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b22      	cmp	r3, #34	; 0x22
 8006688:	f040 80ab 	bne.w	80067e2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006694:	d117      	bne.n	80066c6 <UART_Receive_IT+0x50>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d113      	bne.n	80066c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800669e:	2300      	movs	r3, #0
 80066a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066be:	1c9a      	adds	r2, r3, #2
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	629a      	str	r2, [r3, #40]	; 0x28
 80066c4:	e026      	b.n	8006714 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80066cc:	2300      	movs	r3, #0
 80066ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d8:	d007      	beq.n	80066ea <UART_Receive_IT+0x74>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d10a      	bne.n	80066f8 <UART_Receive_IT+0x82>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d106      	bne.n	80066f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	b2da      	uxtb	r2, r3
 80066f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f4:	701a      	strb	r2, [r3, #0]
 80066f6:	e008      	b.n	800670a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006704:	b2da      	uxtb	r2, r3
 8006706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006708:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670e:	1c5a      	adds	r2, r3, #1
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006718:	b29b      	uxth	r3, r3
 800671a:	3b01      	subs	r3, #1
 800671c:	b29b      	uxth	r3, r3
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	4619      	mov	r1, r3
 8006722:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006724:	2b00      	cmp	r3, #0
 8006726:	d15a      	bne.n	80067de <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0220 	bic.w	r2, r2, #32
 8006736:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006746:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695a      	ldr	r2, [r3, #20]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 0201 	bic.w	r2, r2, #1
 8006756:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2220      	movs	r2, #32
 800675c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006764:	2b01      	cmp	r3, #1
 8006766:	d135      	bne.n	80067d4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	330c      	adds	r3, #12
 8006774:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	613b      	str	r3, [r7, #16]
   return(result);
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	f023 0310 	bic.w	r3, r3, #16
 8006784:	627b      	str	r3, [r7, #36]	; 0x24
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	330c      	adds	r3, #12
 800678c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800678e:	623a      	str	r2, [r7, #32]
 8006790:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006792:	69f9      	ldr	r1, [r7, #28]
 8006794:	6a3a      	ldr	r2, [r7, #32]
 8006796:	e841 2300 	strex	r3, r2, [r1]
 800679a:	61bb      	str	r3, [r7, #24]
   return(result);
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1e5      	bne.n	800676e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0310 	and.w	r3, r3, #16
 80067ac:	2b10      	cmp	r3, #16
 80067ae:	d10a      	bne.n	80067c6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067b0:	2300      	movs	r3, #0
 80067b2:	60fb      	str	r3, [r7, #12]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	60fb      	str	r3, [r7, #12]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	60fb      	str	r3, [r7, #12]
 80067c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067ca:	4619      	mov	r1, r3
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7ff fdf9 	bl	80063c4 <HAL_UARTEx_RxEventCallback>
 80067d2:	e002      	b.n	80067da <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f7ff fde1 	bl	800639c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067da:	2300      	movs	r3, #0
 80067dc:	e002      	b.n	80067e4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	e000      	b.n	80067e4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80067e2:	2302      	movs	r3, #2
  }
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3730      	adds	r7, #48	; 0x30
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067f0:	b0c0      	sub	sp, #256	; 0x100
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006808:	68d9      	ldr	r1, [r3, #12]
 800680a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	ea40 0301 	orr.w	r3, r0, r1
 8006814:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800681a:	689a      	ldr	r2, [r3, #8]
 800681c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	431a      	orrs	r2, r3
 8006824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	431a      	orrs	r2, r3
 800682c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	4313      	orrs	r3, r2
 8006834:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006844:	f021 010c 	bic.w	r1, r1, #12
 8006848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006852:	430b      	orrs	r3, r1
 8006854:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006866:	6999      	ldr	r1, [r3, #24]
 8006868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	ea40 0301 	orr.w	r3, r0, r1
 8006872:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	4b8f      	ldr	r3, [pc, #572]	; (8006ab8 <UART_SetConfig+0x2cc>)
 800687c:	429a      	cmp	r2, r3
 800687e:	d005      	beq.n	800688c <UART_SetConfig+0xa0>
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	4b8d      	ldr	r3, [pc, #564]	; (8006abc <UART_SetConfig+0x2d0>)
 8006888:	429a      	cmp	r2, r3
 800688a:	d104      	bne.n	8006896 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800688c:	f7ff f9fa 	bl	8005c84 <HAL_RCC_GetPCLK2Freq>
 8006890:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006894:	e003      	b.n	800689e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006896:	f7ff f9e1 	bl	8005c5c <HAL_RCC_GetPCLK1Freq>
 800689a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800689e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068a2:	69db      	ldr	r3, [r3, #28]
 80068a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068a8:	f040 810c 	bne.w	8006ac4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068b0:	2200      	movs	r2, #0
 80068b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80068b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80068ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80068be:	4622      	mov	r2, r4
 80068c0:	462b      	mov	r3, r5
 80068c2:	1891      	adds	r1, r2, r2
 80068c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80068c6:	415b      	adcs	r3, r3
 80068c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80068ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80068ce:	4621      	mov	r1, r4
 80068d0:	eb12 0801 	adds.w	r8, r2, r1
 80068d4:	4629      	mov	r1, r5
 80068d6:	eb43 0901 	adc.w	r9, r3, r1
 80068da:	f04f 0200 	mov.w	r2, #0
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068ee:	4690      	mov	r8, r2
 80068f0:	4699      	mov	r9, r3
 80068f2:	4623      	mov	r3, r4
 80068f4:	eb18 0303 	adds.w	r3, r8, r3
 80068f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80068fc:	462b      	mov	r3, r5
 80068fe:	eb49 0303 	adc.w	r3, r9, r3
 8006902:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006912:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006916:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800691a:	460b      	mov	r3, r1
 800691c:	18db      	adds	r3, r3, r3
 800691e:	653b      	str	r3, [r7, #80]	; 0x50
 8006920:	4613      	mov	r3, r2
 8006922:	eb42 0303 	adc.w	r3, r2, r3
 8006926:	657b      	str	r3, [r7, #84]	; 0x54
 8006928:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800692c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006930:	f7fa f9ba 	bl	8000ca8 <__aeabi_uldivmod>
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	4b61      	ldr	r3, [pc, #388]	; (8006ac0 <UART_SetConfig+0x2d4>)
 800693a:	fba3 2302 	umull	r2, r3, r3, r2
 800693e:	095b      	lsrs	r3, r3, #5
 8006940:	011c      	lsls	r4, r3, #4
 8006942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006946:	2200      	movs	r2, #0
 8006948:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800694c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006950:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006954:	4642      	mov	r2, r8
 8006956:	464b      	mov	r3, r9
 8006958:	1891      	adds	r1, r2, r2
 800695a:	64b9      	str	r1, [r7, #72]	; 0x48
 800695c:	415b      	adcs	r3, r3
 800695e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006960:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006964:	4641      	mov	r1, r8
 8006966:	eb12 0a01 	adds.w	sl, r2, r1
 800696a:	4649      	mov	r1, r9
 800696c:	eb43 0b01 	adc.w	fp, r3, r1
 8006970:	f04f 0200 	mov.w	r2, #0
 8006974:	f04f 0300 	mov.w	r3, #0
 8006978:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800697c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006984:	4692      	mov	sl, r2
 8006986:	469b      	mov	fp, r3
 8006988:	4643      	mov	r3, r8
 800698a:	eb1a 0303 	adds.w	r3, sl, r3
 800698e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006992:	464b      	mov	r3, r9
 8006994:	eb4b 0303 	adc.w	r3, fp, r3
 8006998:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800699c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80069ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80069b0:	460b      	mov	r3, r1
 80069b2:	18db      	adds	r3, r3, r3
 80069b4:	643b      	str	r3, [r7, #64]	; 0x40
 80069b6:	4613      	mov	r3, r2
 80069b8:	eb42 0303 	adc.w	r3, r2, r3
 80069bc:	647b      	str	r3, [r7, #68]	; 0x44
 80069be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80069c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80069c6:	f7fa f96f 	bl	8000ca8 <__aeabi_uldivmod>
 80069ca:	4602      	mov	r2, r0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	4b3b      	ldr	r3, [pc, #236]	; (8006ac0 <UART_SetConfig+0x2d4>)
 80069d2:	fba3 2301 	umull	r2, r3, r3, r1
 80069d6:	095b      	lsrs	r3, r3, #5
 80069d8:	2264      	movs	r2, #100	; 0x64
 80069da:	fb02 f303 	mul.w	r3, r2, r3
 80069de:	1acb      	subs	r3, r1, r3
 80069e0:	00db      	lsls	r3, r3, #3
 80069e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80069e6:	4b36      	ldr	r3, [pc, #216]	; (8006ac0 <UART_SetConfig+0x2d4>)
 80069e8:	fba3 2302 	umull	r2, r3, r3, r2
 80069ec:	095b      	lsrs	r3, r3, #5
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80069f4:	441c      	add	r4, r3
 80069f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a00:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006a04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006a08:	4642      	mov	r2, r8
 8006a0a:	464b      	mov	r3, r9
 8006a0c:	1891      	adds	r1, r2, r2
 8006a0e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006a10:	415b      	adcs	r3, r3
 8006a12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006a18:	4641      	mov	r1, r8
 8006a1a:	1851      	adds	r1, r2, r1
 8006a1c:	6339      	str	r1, [r7, #48]	; 0x30
 8006a1e:	4649      	mov	r1, r9
 8006a20:	414b      	adcs	r3, r1
 8006a22:	637b      	str	r3, [r7, #52]	; 0x34
 8006a24:	f04f 0200 	mov.w	r2, #0
 8006a28:	f04f 0300 	mov.w	r3, #0
 8006a2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006a30:	4659      	mov	r1, fp
 8006a32:	00cb      	lsls	r3, r1, #3
 8006a34:	4651      	mov	r1, sl
 8006a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a3a:	4651      	mov	r1, sl
 8006a3c:	00ca      	lsls	r2, r1, #3
 8006a3e:	4610      	mov	r0, r2
 8006a40:	4619      	mov	r1, r3
 8006a42:	4603      	mov	r3, r0
 8006a44:	4642      	mov	r2, r8
 8006a46:	189b      	adds	r3, r3, r2
 8006a48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	460a      	mov	r2, r1
 8006a50:	eb42 0303 	adc.w	r3, r2, r3
 8006a54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006a64:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	18db      	adds	r3, r3, r3
 8006a70:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a72:	4613      	mov	r3, r2
 8006a74:	eb42 0303 	adc.w	r3, r2, r3
 8006a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006a82:	f7fa f911 	bl	8000ca8 <__aeabi_uldivmod>
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4b0d      	ldr	r3, [pc, #52]	; (8006ac0 <UART_SetConfig+0x2d4>)
 8006a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a90:	095b      	lsrs	r3, r3, #5
 8006a92:	2164      	movs	r1, #100	; 0x64
 8006a94:	fb01 f303 	mul.w	r3, r1, r3
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	3332      	adds	r3, #50	; 0x32
 8006a9e:	4a08      	ldr	r2, [pc, #32]	; (8006ac0 <UART_SetConfig+0x2d4>)
 8006aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa4:	095b      	lsrs	r3, r3, #5
 8006aa6:	f003 0207 	and.w	r2, r3, #7
 8006aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4422      	add	r2, r4
 8006ab2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ab4:	e105      	b.n	8006cc2 <UART_SetConfig+0x4d6>
 8006ab6:	bf00      	nop
 8006ab8:	40011000 	.word	0x40011000
 8006abc:	40011400 	.word	0x40011400
 8006ac0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006ace:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006ad2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006ad6:	4642      	mov	r2, r8
 8006ad8:	464b      	mov	r3, r9
 8006ada:	1891      	adds	r1, r2, r2
 8006adc:	6239      	str	r1, [r7, #32]
 8006ade:	415b      	adcs	r3, r3
 8006ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ae2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ae6:	4641      	mov	r1, r8
 8006ae8:	1854      	adds	r4, r2, r1
 8006aea:	4649      	mov	r1, r9
 8006aec:	eb43 0501 	adc.w	r5, r3, r1
 8006af0:	f04f 0200 	mov.w	r2, #0
 8006af4:	f04f 0300 	mov.w	r3, #0
 8006af8:	00eb      	lsls	r3, r5, #3
 8006afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006afe:	00e2      	lsls	r2, r4, #3
 8006b00:	4614      	mov	r4, r2
 8006b02:	461d      	mov	r5, r3
 8006b04:	4643      	mov	r3, r8
 8006b06:	18e3      	adds	r3, r4, r3
 8006b08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	eb45 0303 	adc.w	r3, r5, r3
 8006b12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b22:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	f04f 0300 	mov.w	r3, #0
 8006b2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006b32:	4629      	mov	r1, r5
 8006b34:	008b      	lsls	r3, r1, #2
 8006b36:	4621      	mov	r1, r4
 8006b38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	008a      	lsls	r2, r1, #2
 8006b40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006b44:	f7fa f8b0 	bl	8000ca8 <__aeabi_uldivmod>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	4b60      	ldr	r3, [pc, #384]	; (8006cd0 <UART_SetConfig+0x4e4>)
 8006b4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006b52:	095b      	lsrs	r3, r3, #5
 8006b54:	011c      	lsls	r4, r3, #4
 8006b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006b60:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006b64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006b68:	4642      	mov	r2, r8
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	1891      	adds	r1, r2, r2
 8006b6e:	61b9      	str	r1, [r7, #24]
 8006b70:	415b      	adcs	r3, r3
 8006b72:	61fb      	str	r3, [r7, #28]
 8006b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b78:	4641      	mov	r1, r8
 8006b7a:	1851      	adds	r1, r2, r1
 8006b7c:	6139      	str	r1, [r7, #16]
 8006b7e:	4649      	mov	r1, r9
 8006b80:	414b      	adcs	r3, r1
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	f04f 0300 	mov.w	r3, #0
 8006b8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b90:	4659      	mov	r1, fp
 8006b92:	00cb      	lsls	r3, r1, #3
 8006b94:	4651      	mov	r1, sl
 8006b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b9a:	4651      	mov	r1, sl
 8006b9c:	00ca      	lsls	r2, r1, #3
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	189b      	adds	r3, r3, r2
 8006ba8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bac:	464b      	mov	r3, r9
 8006bae:	460a      	mov	r2, r1
 8006bb0:	eb42 0303 	adc.w	r3, r2, r3
 8006bb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	67bb      	str	r3, [r7, #120]	; 0x78
 8006bc2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006bc4:	f04f 0200 	mov.w	r2, #0
 8006bc8:	f04f 0300 	mov.w	r3, #0
 8006bcc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006bd0:	4649      	mov	r1, r9
 8006bd2:	008b      	lsls	r3, r1, #2
 8006bd4:	4641      	mov	r1, r8
 8006bd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bda:	4641      	mov	r1, r8
 8006bdc:	008a      	lsls	r2, r1, #2
 8006bde:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006be2:	f7fa f861 	bl	8000ca8 <__aeabi_uldivmod>
 8006be6:	4602      	mov	r2, r0
 8006be8:	460b      	mov	r3, r1
 8006bea:	4b39      	ldr	r3, [pc, #228]	; (8006cd0 <UART_SetConfig+0x4e4>)
 8006bec:	fba3 1302 	umull	r1, r3, r3, r2
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	2164      	movs	r1, #100	; 0x64
 8006bf4:	fb01 f303 	mul.w	r3, r1, r3
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	011b      	lsls	r3, r3, #4
 8006bfc:	3332      	adds	r3, #50	; 0x32
 8006bfe:	4a34      	ldr	r2, [pc, #208]	; (8006cd0 <UART_SetConfig+0x4e4>)
 8006c00:	fba2 2303 	umull	r2, r3, r2, r3
 8006c04:	095b      	lsrs	r3, r3, #5
 8006c06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c0a:	441c      	add	r4, r3
 8006c0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c10:	2200      	movs	r2, #0
 8006c12:	673b      	str	r3, [r7, #112]	; 0x70
 8006c14:	677a      	str	r2, [r7, #116]	; 0x74
 8006c16:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006c1a:	4642      	mov	r2, r8
 8006c1c:	464b      	mov	r3, r9
 8006c1e:	1891      	adds	r1, r2, r2
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	415b      	adcs	r3, r3
 8006c24:	60fb      	str	r3, [r7, #12]
 8006c26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c2a:	4641      	mov	r1, r8
 8006c2c:	1851      	adds	r1, r2, r1
 8006c2e:	6039      	str	r1, [r7, #0]
 8006c30:	4649      	mov	r1, r9
 8006c32:	414b      	adcs	r3, r1
 8006c34:	607b      	str	r3, [r7, #4]
 8006c36:	f04f 0200 	mov.w	r2, #0
 8006c3a:	f04f 0300 	mov.w	r3, #0
 8006c3e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c42:	4659      	mov	r1, fp
 8006c44:	00cb      	lsls	r3, r1, #3
 8006c46:	4651      	mov	r1, sl
 8006c48:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c4c:	4651      	mov	r1, sl
 8006c4e:	00ca      	lsls	r2, r1, #3
 8006c50:	4610      	mov	r0, r2
 8006c52:	4619      	mov	r1, r3
 8006c54:	4603      	mov	r3, r0
 8006c56:	4642      	mov	r2, r8
 8006c58:	189b      	adds	r3, r3, r2
 8006c5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c5c:	464b      	mov	r3, r9
 8006c5e:	460a      	mov	r2, r1
 8006c60:	eb42 0303 	adc.w	r3, r2, r3
 8006c64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	663b      	str	r3, [r7, #96]	; 0x60
 8006c70:	667a      	str	r2, [r7, #100]	; 0x64
 8006c72:	f04f 0200 	mov.w	r2, #0
 8006c76:	f04f 0300 	mov.w	r3, #0
 8006c7a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006c7e:	4649      	mov	r1, r9
 8006c80:	008b      	lsls	r3, r1, #2
 8006c82:	4641      	mov	r1, r8
 8006c84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c88:	4641      	mov	r1, r8
 8006c8a:	008a      	lsls	r2, r1, #2
 8006c8c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006c90:	f7fa f80a 	bl	8000ca8 <__aeabi_uldivmod>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	4b0d      	ldr	r3, [pc, #52]	; (8006cd0 <UART_SetConfig+0x4e4>)
 8006c9a:	fba3 1302 	umull	r1, r3, r3, r2
 8006c9e:	095b      	lsrs	r3, r3, #5
 8006ca0:	2164      	movs	r1, #100	; 0x64
 8006ca2:	fb01 f303 	mul.w	r3, r1, r3
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	011b      	lsls	r3, r3, #4
 8006caa:	3332      	adds	r3, #50	; 0x32
 8006cac:	4a08      	ldr	r2, [pc, #32]	; (8006cd0 <UART_SetConfig+0x4e4>)
 8006cae:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb2:	095b      	lsrs	r3, r3, #5
 8006cb4:	f003 020f 	and.w	r2, r3, #15
 8006cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4422      	add	r2, r4
 8006cc0:	609a      	str	r2, [r3, #8]
}
 8006cc2:	bf00      	nop
 8006cc4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cce:	bf00      	nop
 8006cd0:	51eb851f 	.word	0x51eb851f

08006cd4 <__errno>:
 8006cd4:	4b01      	ldr	r3, [pc, #4]	; (8006cdc <__errno+0x8>)
 8006cd6:	6818      	ldr	r0, [r3, #0]
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	20000078 	.word	0x20000078

08006ce0 <__libc_init_array>:
 8006ce0:	b570      	push	{r4, r5, r6, lr}
 8006ce2:	4d0d      	ldr	r5, [pc, #52]	; (8006d18 <__libc_init_array+0x38>)
 8006ce4:	4c0d      	ldr	r4, [pc, #52]	; (8006d1c <__libc_init_array+0x3c>)
 8006ce6:	1b64      	subs	r4, r4, r5
 8006ce8:	10a4      	asrs	r4, r4, #2
 8006cea:	2600      	movs	r6, #0
 8006cec:	42a6      	cmp	r6, r4
 8006cee:	d109      	bne.n	8006d04 <__libc_init_array+0x24>
 8006cf0:	4d0b      	ldr	r5, [pc, #44]	; (8006d20 <__libc_init_array+0x40>)
 8006cf2:	4c0c      	ldr	r4, [pc, #48]	; (8006d24 <__libc_init_array+0x44>)
 8006cf4:	f004 fd1a 	bl	800b72c <_init>
 8006cf8:	1b64      	subs	r4, r4, r5
 8006cfa:	10a4      	asrs	r4, r4, #2
 8006cfc:	2600      	movs	r6, #0
 8006cfe:	42a6      	cmp	r6, r4
 8006d00:	d105      	bne.n	8006d0e <__libc_init_array+0x2e>
 8006d02:	bd70      	pop	{r4, r5, r6, pc}
 8006d04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d08:	4798      	blx	r3
 8006d0a:	3601      	adds	r6, #1
 8006d0c:	e7ee      	b.n	8006cec <__libc_init_array+0xc>
 8006d0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d12:	4798      	blx	r3
 8006d14:	3601      	adds	r6, #1
 8006d16:	e7f2      	b.n	8006cfe <__libc_init_array+0x1e>
 8006d18:	0800bd04 	.word	0x0800bd04
 8006d1c:	0800bd04 	.word	0x0800bd04
 8006d20:	0800bd04 	.word	0x0800bd04
 8006d24:	0800bd08 	.word	0x0800bd08

08006d28 <memcpy>:
 8006d28:	440a      	add	r2, r1
 8006d2a:	4291      	cmp	r1, r2
 8006d2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d30:	d100      	bne.n	8006d34 <memcpy+0xc>
 8006d32:	4770      	bx	lr
 8006d34:	b510      	push	{r4, lr}
 8006d36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d3e:	4291      	cmp	r1, r2
 8006d40:	d1f9      	bne.n	8006d36 <memcpy+0xe>
 8006d42:	bd10      	pop	{r4, pc}

08006d44 <memset>:
 8006d44:	4402      	add	r2, r0
 8006d46:	4603      	mov	r3, r0
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d100      	bne.n	8006d4e <memset+0xa>
 8006d4c:	4770      	bx	lr
 8006d4e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d52:	e7f9      	b.n	8006d48 <memset+0x4>

08006d54 <__cvt>:
 8006d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d58:	ec55 4b10 	vmov	r4, r5, d0
 8006d5c:	2d00      	cmp	r5, #0
 8006d5e:	460e      	mov	r6, r1
 8006d60:	4619      	mov	r1, r3
 8006d62:	462b      	mov	r3, r5
 8006d64:	bfbb      	ittet	lt
 8006d66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006d6a:	461d      	movlt	r5, r3
 8006d6c:	2300      	movge	r3, #0
 8006d6e:	232d      	movlt	r3, #45	; 0x2d
 8006d70:	700b      	strb	r3, [r1, #0]
 8006d72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006d78:	4691      	mov	r9, r2
 8006d7a:	f023 0820 	bic.w	r8, r3, #32
 8006d7e:	bfbc      	itt	lt
 8006d80:	4622      	movlt	r2, r4
 8006d82:	4614      	movlt	r4, r2
 8006d84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d88:	d005      	beq.n	8006d96 <__cvt+0x42>
 8006d8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006d8e:	d100      	bne.n	8006d92 <__cvt+0x3e>
 8006d90:	3601      	adds	r6, #1
 8006d92:	2102      	movs	r1, #2
 8006d94:	e000      	b.n	8006d98 <__cvt+0x44>
 8006d96:	2103      	movs	r1, #3
 8006d98:	ab03      	add	r3, sp, #12
 8006d9a:	9301      	str	r3, [sp, #4]
 8006d9c:	ab02      	add	r3, sp, #8
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	ec45 4b10 	vmov	d0, r4, r5
 8006da4:	4653      	mov	r3, sl
 8006da6:	4632      	mov	r2, r6
 8006da8:	f001 fefa 	bl	8008ba0 <_dtoa_r>
 8006dac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006db0:	4607      	mov	r7, r0
 8006db2:	d102      	bne.n	8006dba <__cvt+0x66>
 8006db4:	f019 0f01 	tst.w	r9, #1
 8006db8:	d022      	beq.n	8006e00 <__cvt+0xac>
 8006dba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006dbe:	eb07 0906 	add.w	r9, r7, r6
 8006dc2:	d110      	bne.n	8006de6 <__cvt+0x92>
 8006dc4:	783b      	ldrb	r3, [r7, #0]
 8006dc6:	2b30      	cmp	r3, #48	; 0x30
 8006dc8:	d10a      	bne.n	8006de0 <__cvt+0x8c>
 8006dca:	2200      	movs	r2, #0
 8006dcc:	2300      	movs	r3, #0
 8006dce:	4620      	mov	r0, r4
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	f7f9 fe89 	bl	8000ae8 <__aeabi_dcmpeq>
 8006dd6:	b918      	cbnz	r0, 8006de0 <__cvt+0x8c>
 8006dd8:	f1c6 0601 	rsb	r6, r6, #1
 8006ddc:	f8ca 6000 	str.w	r6, [sl]
 8006de0:	f8da 3000 	ldr.w	r3, [sl]
 8006de4:	4499      	add	r9, r3
 8006de6:	2200      	movs	r2, #0
 8006de8:	2300      	movs	r3, #0
 8006dea:	4620      	mov	r0, r4
 8006dec:	4629      	mov	r1, r5
 8006dee:	f7f9 fe7b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006df2:	b108      	cbz	r0, 8006df8 <__cvt+0xa4>
 8006df4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006df8:	2230      	movs	r2, #48	; 0x30
 8006dfa:	9b03      	ldr	r3, [sp, #12]
 8006dfc:	454b      	cmp	r3, r9
 8006dfe:	d307      	bcc.n	8006e10 <__cvt+0xbc>
 8006e00:	9b03      	ldr	r3, [sp, #12]
 8006e02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e04:	1bdb      	subs	r3, r3, r7
 8006e06:	4638      	mov	r0, r7
 8006e08:	6013      	str	r3, [r2, #0]
 8006e0a:	b004      	add	sp, #16
 8006e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e10:	1c59      	adds	r1, r3, #1
 8006e12:	9103      	str	r1, [sp, #12]
 8006e14:	701a      	strb	r2, [r3, #0]
 8006e16:	e7f0      	b.n	8006dfa <__cvt+0xa6>

08006e18 <__exponent>:
 8006e18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2900      	cmp	r1, #0
 8006e1e:	bfb8      	it	lt
 8006e20:	4249      	neglt	r1, r1
 8006e22:	f803 2b02 	strb.w	r2, [r3], #2
 8006e26:	bfb4      	ite	lt
 8006e28:	222d      	movlt	r2, #45	; 0x2d
 8006e2a:	222b      	movge	r2, #43	; 0x2b
 8006e2c:	2909      	cmp	r1, #9
 8006e2e:	7042      	strb	r2, [r0, #1]
 8006e30:	dd2a      	ble.n	8006e88 <__exponent+0x70>
 8006e32:	f10d 0407 	add.w	r4, sp, #7
 8006e36:	46a4      	mov	ip, r4
 8006e38:	270a      	movs	r7, #10
 8006e3a:	46a6      	mov	lr, r4
 8006e3c:	460a      	mov	r2, r1
 8006e3e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006e42:	fb07 1516 	mls	r5, r7, r6, r1
 8006e46:	3530      	adds	r5, #48	; 0x30
 8006e48:	2a63      	cmp	r2, #99	; 0x63
 8006e4a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006e4e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006e52:	4631      	mov	r1, r6
 8006e54:	dcf1      	bgt.n	8006e3a <__exponent+0x22>
 8006e56:	3130      	adds	r1, #48	; 0x30
 8006e58:	f1ae 0502 	sub.w	r5, lr, #2
 8006e5c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006e60:	1c44      	adds	r4, r0, #1
 8006e62:	4629      	mov	r1, r5
 8006e64:	4561      	cmp	r1, ip
 8006e66:	d30a      	bcc.n	8006e7e <__exponent+0x66>
 8006e68:	f10d 0209 	add.w	r2, sp, #9
 8006e6c:	eba2 020e 	sub.w	r2, r2, lr
 8006e70:	4565      	cmp	r5, ip
 8006e72:	bf88      	it	hi
 8006e74:	2200      	movhi	r2, #0
 8006e76:	4413      	add	r3, r2
 8006e78:	1a18      	subs	r0, r3, r0
 8006e7a:	b003      	add	sp, #12
 8006e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e82:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006e86:	e7ed      	b.n	8006e64 <__exponent+0x4c>
 8006e88:	2330      	movs	r3, #48	; 0x30
 8006e8a:	3130      	adds	r1, #48	; 0x30
 8006e8c:	7083      	strb	r3, [r0, #2]
 8006e8e:	70c1      	strb	r1, [r0, #3]
 8006e90:	1d03      	adds	r3, r0, #4
 8006e92:	e7f1      	b.n	8006e78 <__exponent+0x60>

08006e94 <_printf_float>:
 8006e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e98:	ed2d 8b02 	vpush	{d8}
 8006e9c:	b08d      	sub	sp, #52	; 0x34
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006ea4:	4616      	mov	r6, r2
 8006ea6:	461f      	mov	r7, r3
 8006ea8:	4605      	mov	r5, r0
 8006eaa:	f003 f98d 	bl	800a1c8 <_localeconv_r>
 8006eae:	f8d0 a000 	ldr.w	sl, [r0]
 8006eb2:	4650      	mov	r0, sl
 8006eb4:	f7f9 f99c 	bl	80001f0 <strlen>
 8006eb8:	2300      	movs	r3, #0
 8006eba:	930a      	str	r3, [sp, #40]	; 0x28
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	9305      	str	r3, [sp, #20]
 8006ec0:	f8d8 3000 	ldr.w	r3, [r8]
 8006ec4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ec8:	3307      	adds	r3, #7
 8006eca:	f023 0307 	bic.w	r3, r3, #7
 8006ece:	f103 0208 	add.w	r2, r3, #8
 8006ed2:	f8c8 2000 	str.w	r2, [r8]
 8006ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eda:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ede:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006ee2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ee6:	9307      	str	r3, [sp, #28]
 8006ee8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006eec:	ee08 0a10 	vmov	s16, r0
 8006ef0:	4b9f      	ldr	r3, [pc, #636]	; (8007170 <_printf_float+0x2dc>)
 8006ef2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8006efa:	f7f9 fe27 	bl	8000b4c <__aeabi_dcmpun>
 8006efe:	bb88      	cbnz	r0, 8006f64 <_printf_float+0xd0>
 8006f00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f04:	4b9a      	ldr	r3, [pc, #616]	; (8007170 <_printf_float+0x2dc>)
 8006f06:	f04f 32ff 	mov.w	r2, #4294967295
 8006f0a:	f7f9 fe01 	bl	8000b10 <__aeabi_dcmple>
 8006f0e:	bb48      	cbnz	r0, 8006f64 <_printf_float+0xd0>
 8006f10:	2200      	movs	r2, #0
 8006f12:	2300      	movs	r3, #0
 8006f14:	4640      	mov	r0, r8
 8006f16:	4649      	mov	r1, r9
 8006f18:	f7f9 fdf0 	bl	8000afc <__aeabi_dcmplt>
 8006f1c:	b110      	cbz	r0, 8006f24 <_printf_float+0x90>
 8006f1e:	232d      	movs	r3, #45	; 0x2d
 8006f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f24:	4b93      	ldr	r3, [pc, #588]	; (8007174 <_printf_float+0x2e0>)
 8006f26:	4894      	ldr	r0, [pc, #592]	; (8007178 <_printf_float+0x2e4>)
 8006f28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006f2c:	bf94      	ite	ls
 8006f2e:	4698      	movls	r8, r3
 8006f30:	4680      	movhi	r8, r0
 8006f32:	2303      	movs	r3, #3
 8006f34:	6123      	str	r3, [r4, #16]
 8006f36:	9b05      	ldr	r3, [sp, #20]
 8006f38:	f023 0204 	bic.w	r2, r3, #4
 8006f3c:	6022      	str	r2, [r4, #0]
 8006f3e:	f04f 0900 	mov.w	r9, #0
 8006f42:	9700      	str	r7, [sp, #0]
 8006f44:	4633      	mov	r3, r6
 8006f46:	aa0b      	add	r2, sp, #44	; 0x2c
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f000 f9d8 	bl	8007300 <_printf_common>
 8006f50:	3001      	adds	r0, #1
 8006f52:	f040 8090 	bne.w	8007076 <_printf_float+0x1e2>
 8006f56:	f04f 30ff 	mov.w	r0, #4294967295
 8006f5a:	b00d      	add	sp, #52	; 0x34
 8006f5c:	ecbd 8b02 	vpop	{d8}
 8006f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f64:	4642      	mov	r2, r8
 8006f66:	464b      	mov	r3, r9
 8006f68:	4640      	mov	r0, r8
 8006f6a:	4649      	mov	r1, r9
 8006f6c:	f7f9 fdee 	bl	8000b4c <__aeabi_dcmpun>
 8006f70:	b140      	cbz	r0, 8006f84 <_printf_float+0xf0>
 8006f72:	464b      	mov	r3, r9
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	bfbc      	itt	lt
 8006f78:	232d      	movlt	r3, #45	; 0x2d
 8006f7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006f7e:	487f      	ldr	r0, [pc, #508]	; (800717c <_printf_float+0x2e8>)
 8006f80:	4b7f      	ldr	r3, [pc, #508]	; (8007180 <_printf_float+0x2ec>)
 8006f82:	e7d1      	b.n	8006f28 <_printf_float+0x94>
 8006f84:	6863      	ldr	r3, [r4, #4]
 8006f86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006f8a:	9206      	str	r2, [sp, #24]
 8006f8c:	1c5a      	adds	r2, r3, #1
 8006f8e:	d13f      	bne.n	8007010 <_printf_float+0x17c>
 8006f90:	2306      	movs	r3, #6
 8006f92:	6063      	str	r3, [r4, #4]
 8006f94:	9b05      	ldr	r3, [sp, #20]
 8006f96:	6861      	ldr	r1, [r4, #4]
 8006f98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	9303      	str	r3, [sp, #12]
 8006fa0:	ab0a      	add	r3, sp, #40	; 0x28
 8006fa2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006fa6:	ab09      	add	r3, sp, #36	; 0x24
 8006fa8:	ec49 8b10 	vmov	d0, r8, r9
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	6022      	str	r2, [r4, #0]
 8006fb0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	f7ff fecd 	bl	8006d54 <__cvt>
 8006fba:	9b06      	ldr	r3, [sp, #24]
 8006fbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fbe:	2b47      	cmp	r3, #71	; 0x47
 8006fc0:	4680      	mov	r8, r0
 8006fc2:	d108      	bne.n	8006fd6 <_printf_float+0x142>
 8006fc4:	1cc8      	adds	r0, r1, #3
 8006fc6:	db02      	blt.n	8006fce <_printf_float+0x13a>
 8006fc8:	6863      	ldr	r3, [r4, #4]
 8006fca:	4299      	cmp	r1, r3
 8006fcc:	dd41      	ble.n	8007052 <_printf_float+0x1be>
 8006fce:	f1ab 0b02 	sub.w	fp, fp, #2
 8006fd2:	fa5f fb8b 	uxtb.w	fp, fp
 8006fd6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006fda:	d820      	bhi.n	800701e <_printf_float+0x18a>
 8006fdc:	3901      	subs	r1, #1
 8006fde:	465a      	mov	r2, fp
 8006fe0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006fe4:	9109      	str	r1, [sp, #36]	; 0x24
 8006fe6:	f7ff ff17 	bl	8006e18 <__exponent>
 8006fea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fec:	1813      	adds	r3, r2, r0
 8006fee:	2a01      	cmp	r2, #1
 8006ff0:	4681      	mov	r9, r0
 8006ff2:	6123      	str	r3, [r4, #16]
 8006ff4:	dc02      	bgt.n	8006ffc <_printf_float+0x168>
 8006ff6:	6822      	ldr	r2, [r4, #0]
 8006ff8:	07d2      	lsls	r2, r2, #31
 8006ffa:	d501      	bpl.n	8007000 <_printf_float+0x16c>
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	6123      	str	r3, [r4, #16]
 8007000:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007004:	2b00      	cmp	r3, #0
 8007006:	d09c      	beq.n	8006f42 <_printf_float+0xae>
 8007008:	232d      	movs	r3, #45	; 0x2d
 800700a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800700e:	e798      	b.n	8006f42 <_printf_float+0xae>
 8007010:	9a06      	ldr	r2, [sp, #24]
 8007012:	2a47      	cmp	r2, #71	; 0x47
 8007014:	d1be      	bne.n	8006f94 <_printf_float+0x100>
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1bc      	bne.n	8006f94 <_printf_float+0x100>
 800701a:	2301      	movs	r3, #1
 800701c:	e7b9      	b.n	8006f92 <_printf_float+0xfe>
 800701e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007022:	d118      	bne.n	8007056 <_printf_float+0x1c2>
 8007024:	2900      	cmp	r1, #0
 8007026:	6863      	ldr	r3, [r4, #4]
 8007028:	dd0b      	ble.n	8007042 <_printf_float+0x1ae>
 800702a:	6121      	str	r1, [r4, #16]
 800702c:	b913      	cbnz	r3, 8007034 <_printf_float+0x1a0>
 800702e:	6822      	ldr	r2, [r4, #0]
 8007030:	07d0      	lsls	r0, r2, #31
 8007032:	d502      	bpl.n	800703a <_printf_float+0x1a6>
 8007034:	3301      	adds	r3, #1
 8007036:	440b      	add	r3, r1
 8007038:	6123      	str	r3, [r4, #16]
 800703a:	65a1      	str	r1, [r4, #88]	; 0x58
 800703c:	f04f 0900 	mov.w	r9, #0
 8007040:	e7de      	b.n	8007000 <_printf_float+0x16c>
 8007042:	b913      	cbnz	r3, 800704a <_printf_float+0x1b6>
 8007044:	6822      	ldr	r2, [r4, #0]
 8007046:	07d2      	lsls	r2, r2, #31
 8007048:	d501      	bpl.n	800704e <_printf_float+0x1ba>
 800704a:	3302      	adds	r3, #2
 800704c:	e7f4      	b.n	8007038 <_printf_float+0x1a4>
 800704e:	2301      	movs	r3, #1
 8007050:	e7f2      	b.n	8007038 <_printf_float+0x1a4>
 8007052:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007058:	4299      	cmp	r1, r3
 800705a:	db05      	blt.n	8007068 <_printf_float+0x1d4>
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	6121      	str	r1, [r4, #16]
 8007060:	07d8      	lsls	r0, r3, #31
 8007062:	d5ea      	bpl.n	800703a <_printf_float+0x1a6>
 8007064:	1c4b      	adds	r3, r1, #1
 8007066:	e7e7      	b.n	8007038 <_printf_float+0x1a4>
 8007068:	2900      	cmp	r1, #0
 800706a:	bfd4      	ite	le
 800706c:	f1c1 0202 	rsble	r2, r1, #2
 8007070:	2201      	movgt	r2, #1
 8007072:	4413      	add	r3, r2
 8007074:	e7e0      	b.n	8007038 <_printf_float+0x1a4>
 8007076:	6823      	ldr	r3, [r4, #0]
 8007078:	055a      	lsls	r2, r3, #21
 800707a:	d407      	bmi.n	800708c <_printf_float+0x1f8>
 800707c:	6923      	ldr	r3, [r4, #16]
 800707e:	4642      	mov	r2, r8
 8007080:	4631      	mov	r1, r6
 8007082:	4628      	mov	r0, r5
 8007084:	47b8      	blx	r7
 8007086:	3001      	adds	r0, #1
 8007088:	d12c      	bne.n	80070e4 <_printf_float+0x250>
 800708a:	e764      	b.n	8006f56 <_printf_float+0xc2>
 800708c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007090:	f240 80e0 	bls.w	8007254 <_printf_float+0x3c0>
 8007094:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007098:	2200      	movs	r2, #0
 800709a:	2300      	movs	r3, #0
 800709c:	f7f9 fd24 	bl	8000ae8 <__aeabi_dcmpeq>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d034      	beq.n	800710e <_printf_float+0x27a>
 80070a4:	4a37      	ldr	r2, [pc, #220]	; (8007184 <_printf_float+0x2f0>)
 80070a6:	2301      	movs	r3, #1
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	f43f af51 	beq.w	8006f56 <_printf_float+0xc2>
 80070b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070b8:	429a      	cmp	r2, r3
 80070ba:	db02      	blt.n	80070c2 <_printf_float+0x22e>
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	07d8      	lsls	r0, r3, #31
 80070c0:	d510      	bpl.n	80070e4 <_printf_float+0x250>
 80070c2:	ee18 3a10 	vmov	r3, s16
 80070c6:	4652      	mov	r2, sl
 80070c8:	4631      	mov	r1, r6
 80070ca:	4628      	mov	r0, r5
 80070cc:	47b8      	blx	r7
 80070ce:	3001      	adds	r0, #1
 80070d0:	f43f af41 	beq.w	8006f56 <_printf_float+0xc2>
 80070d4:	f04f 0800 	mov.w	r8, #0
 80070d8:	f104 091a 	add.w	r9, r4, #26
 80070dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070de:	3b01      	subs	r3, #1
 80070e0:	4543      	cmp	r3, r8
 80070e2:	dc09      	bgt.n	80070f8 <_printf_float+0x264>
 80070e4:	6823      	ldr	r3, [r4, #0]
 80070e6:	079b      	lsls	r3, r3, #30
 80070e8:	f100 8105 	bmi.w	80072f6 <_printf_float+0x462>
 80070ec:	68e0      	ldr	r0, [r4, #12]
 80070ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070f0:	4298      	cmp	r0, r3
 80070f2:	bfb8      	it	lt
 80070f4:	4618      	movlt	r0, r3
 80070f6:	e730      	b.n	8006f5a <_printf_float+0xc6>
 80070f8:	2301      	movs	r3, #1
 80070fa:	464a      	mov	r2, r9
 80070fc:	4631      	mov	r1, r6
 80070fe:	4628      	mov	r0, r5
 8007100:	47b8      	blx	r7
 8007102:	3001      	adds	r0, #1
 8007104:	f43f af27 	beq.w	8006f56 <_printf_float+0xc2>
 8007108:	f108 0801 	add.w	r8, r8, #1
 800710c:	e7e6      	b.n	80070dc <_printf_float+0x248>
 800710e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007110:	2b00      	cmp	r3, #0
 8007112:	dc39      	bgt.n	8007188 <_printf_float+0x2f4>
 8007114:	4a1b      	ldr	r2, [pc, #108]	; (8007184 <_printf_float+0x2f0>)
 8007116:	2301      	movs	r3, #1
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	f43f af19 	beq.w	8006f56 <_printf_float+0xc2>
 8007124:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007128:	4313      	orrs	r3, r2
 800712a:	d102      	bne.n	8007132 <_printf_float+0x29e>
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	07d9      	lsls	r1, r3, #31
 8007130:	d5d8      	bpl.n	80070e4 <_printf_float+0x250>
 8007132:	ee18 3a10 	vmov	r3, s16
 8007136:	4652      	mov	r2, sl
 8007138:	4631      	mov	r1, r6
 800713a:	4628      	mov	r0, r5
 800713c:	47b8      	blx	r7
 800713e:	3001      	adds	r0, #1
 8007140:	f43f af09 	beq.w	8006f56 <_printf_float+0xc2>
 8007144:	f04f 0900 	mov.w	r9, #0
 8007148:	f104 0a1a 	add.w	sl, r4, #26
 800714c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800714e:	425b      	negs	r3, r3
 8007150:	454b      	cmp	r3, r9
 8007152:	dc01      	bgt.n	8007158 <_printf_float+0x2c4>
 8007154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007156:	e792      	b.n	800707e <_printf_float+0x1ea>
 8007158:	2301      	movs	r3, #1
 800715a:	4652      	mov	r2, sl
 800715c:	4631      	mov	r1, r6
 800715e:	4628      	mov	r0, r5
 8007160:	47b8      	blx	r7
 8007162:	3001      	adds	r0, #1
 8007164:	f43f aef7 	beq.w	8006f56 <_printf_float+0xc2>
 8007168:	f109 0901 	add.w	r9, r9, #1
 800716c:	e7ee      	b.n	800714c <_printf_float+0x2b8>
 800716e:	bf00      	nop
 8007170:	7fefffff 	.word	0x7fefffff
 8007174:	0800b854 	.word	0x0800b854
 8007178:	0800b858 	.word	0x0800b858
 800717c:	0800b860 	.word	0x0800b860
 8007180:	0800b85c 	.word	0x0800b85c
 8007184:	0800b864 	.word	0x0800b864
 8007188:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800718a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800718c:	429a      	cmp	r2, r3
 800718e:	bfa8      	it	ge
 8007190:	461a      	movge	r2, r3
 8007192:	2a00      	cmp	r2, #0
 8007194:	4691      	mov	r9, r2
 8007196:	dc37      	bgt.n	8007208 <_printf_float+0x374>
 8007198:	f04f 0b00 	mov.w	fp, #0
 800719c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071a0:	f104 021a 	add.w	r2, r4, #26
 80071a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071a6:	9305      	str	r3, [sp, #20]
 80071a8:	eba3 0309 	sub.w	r3, r3, r9
 80071ac:	455b      	cmp	r3, fp
 80071ae:	dc33      	bgt.n	8007218 <_printf_float+0x384>
 80071b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071b4:	429a      	cmp	r2, r3
 80071b6:	db3b      	blt.n	8007230 <_printf_float+0x39c>
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	07da      	lsls	r2, r3, #31
 80071bc:	d438      	bmi.n	8007230 <_printf_float+0x39c>
 80071be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071c0:	9a05      	ldr	r2, [sp, #20]
 80071c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071c4:	1a9a      	subs	r2, r3, r2
 80071c6:	eba3 0901 	sub.w	r9, r3, r1
 80071ca:	4591      	cmp	r9, r2
 80071cc:	bfa8      	it	ge
 80071ce:	4691      	movge	r9, r2
 80071d0:	f1b9 0f00 	cmp.w	r9, #0
 80071d4:	dc35      	bgt.n	8007242 <_printf_float+0x3ae>
 80071d6:	f04f 0800 	mov.w	r8, #0
 80071da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071de:	f104 0a1a 	add.w	sl, r4, #26
 80071e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071e6:	1a9b      	subs	r3, r3, r2
 80071e8:	eba3 0309 	sub.w	r3, r3, r9
 80071ec:	4543      	cmp	r3, r8
 80071ee:	f77f af79 	ble.w	80070e4 <_printf_float+0x250>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4652      	mov	r2, sl
 80071f6:	4631      	mov	r1, r6
 80071f8:	4628      	mov	r0, r5
 80071fa:	47b8      	blx	r7
 80071fc:	3001      	adds	r0, #1
 80071fe:	f43f aeaa 	beq.w	8006f56 <_printf_float+0xc2>
 8007202:	f108 0801 	add.w	r8, r8, #1
 8007206:	e7ec      	b.n	80071e2 <_printf_float+0x34e>
 8007208:	4613      	mov	r3, r2
 800720a:	4631      	mov	r1, r6
 800720c:	4642      	mov	r2, r8
 800720e:	4628      	mov	r0, r5
 8007210:	47b8      	blx	r7
 8007212:	3001      	adds	r0, #1
 8007214:	d1c0      	bne.n	8007198 <_printf_float+0x304>
 8007216:	e69e      	b.n	8006f56 <_printf_float+0xc2>
 8007218:	2301      	movs	r3, #1
 800721a:	4631      	mov	r1, r6
 800721c:	4628      	mov	r0, r5
 800721e:	9205      	str	r2, [sp, #20]
 8007220:	47b8      	blx	r7
 8007222:	3001      	adds	r0, #1
 8007224:	f43f ae97 	beq.w	8006f56 <_printf_float+0xc2>
 8007228:	9a05      	ldr	r2, [sp, #20]
 800722a:	f10b 0b01 	add.w	fp, fp, #1
 800722e:	e7b9      	b.n	80071a4 <_printf_float+0x310>
 8007230:	ee18 3a10 	vmov	r3, s16
 8007234:	4652      	mov	r2, sl
 8007236:	4631      	mov	r1, r6
 8007238:	4628      	mov	r0, r5
 800723a:	47b8      	blx	r7
 800723c:	3001      	adds	r0, #1
 800723e:	d1be      	bne.n	80071be <_printf_float+0x32a>
 8007240:	e689      	b.n	8006f56 <_printf_float+0xc2>
 8007242:	9a05      	ldr	r2, [sp, #20]
 8007244:	464b      	mov	r3, r9
 8007246:	4442      	add	r2, r8
 8007248:	4631      	mov	r1, r6
 800724a:	4628      	mov	r0, r5
 800724c:	47b8      	blx	r7
 800724e:	3001      	adds	r0, #1
 8007250:	d1c1      	bne.n	80071d6 <_printf_float+0x342>
 8007252:	e680      	b.n	8006f56 <_printf_float+0xc2>
 8007254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007256:	2a01      	cmp	r2, #1
 8007258:	dc01      	bgt.n	800725e <_printf_float+0x3ca>
 800725a:	07db      	lsls	r3, r3, #31
 800725c:	d538      	bpl.n	80072d0 <_printf_float+0x43c>
 800725e:	2301      	movs	r3, #1
 8007260:	4642      	mov	r2, r8
 8007262:	4631      	mov	r1, r6
 8007264:	4628      	mov	r0, r5
 8007266:	47b8      	blx	r7
 8007268:	3001      	adds	r0, #1
 800726a:	f43f ae74 	beq.w	8006f56 <_printf_float+0xc2>
 800726e:	ee18 3a10 	vmov	r3, s16
 8007272:	4652      	mov	r2, sl
 8007274:	4631      	mov	r1, r6
 8007276:	4628      	mov	r0, r5
 8007278:	47b8      	blx	r7
 800727a:	3001      	adds	r0, #1
 800727c:	f43f ae6b 	beq.w	8006f56 <_printf_float+0xc2>
 8007280:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007284:	2200      	movs	r2, #0
 8007286:	2300      	movs	r3, #0
 8007288:	f7f9 fc2e 	bl	8000ae8 <__aeabi_dcmpeq>
 800728c:	b9d8      	cbnz	r0, 80072c6 <_printf_float+0x432>
 800728e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007290:	f108 0201 	add.w	r2, r8, #1
 8007294:	3b01      	subs	r3, #1
 8007296:	4631      	mov	r1, r6
 8007298:	4628      	mov	r0, r5
 800729a:	47b8      	blx	r7
 800729c:	3001      	adds	r0, #1
 800729e:	d10e      	bne.n	80072be <_printf_float+0x42a>
 80072a0:	e659      	b.n	8006f56 <_printf_float+0xc2>
 80072a2:	2301      	movs	r3, #1
 80072a4:	4652      	mov	r2, sl
 80072a6:	4631      	mov	r1, r6
 80072a8:	4628      	mov	r0, r5
 80072aa:	47b8      	blx	r7
 80072ac:	3001      	adds	r0, #1
 80072ae:	f43f ae52 	beq.w	8006f56 <_printf_float+0xc2>
 80072b2:	f108 0801 	add.w	r8, r8, #1
 80072b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072b8:	3b01      	subs	r3, #1
 80072ba:	4543      	cmp	r3, r8
 80072bc:	dcf1      	bgt.n	80072a2 <_printf_float+0x40e>
 80072be:	464b      	mov	r3, r9
 80072c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80072c4:	e6dc      	b.n	8007080 <_printf_float+0x1ec>
 80072c6:	f04f 0800 	mov.w	r8, #0
 80072ca:	f104 0a1a 	add.w	sl, r4, #26
 80072ce:	e7f2      	b.n	80072b6 <_printf_float+0x422>
 80072d0:	2301      	movs	r3, #1
 80072d2:	4642      	mov	r2, r8
 80072d4:	e7df      	b.n	8007296 <_printf_float+0x402>
 80072d6:	2301      	movs	r3, #1
 80072d8:	464a      	mov	r2, r9
 80072da:	4631      	mov	r1, r6
 80072dc:	4628      	mov	r0, r5
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	f43f ae38 	beq.w	8006f56 <_printf_float+0xc2>
 80072e6:	f108 0801 	add.w	r8, r8, #1
 80072ea:	68e3      	ldr	r3, [r4, #12]
 80072ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80072ee:	1a5b      	subs	r3, r3, r1
 80072f0:	4543      	cmp	r3, r8
 80072f2:	dcf0      	bgt.n	80072d6 <_printf_float+0x442>
 80072f4:	e6fa      	b.n	80070ec <_printf_float+0x258>
 80072f6:	f04f 0800 	mov.w	r8, #0
 80072fa:	f104 0919 	add.w	r9, r4, #25
 80072fe:	e7f4      	b.n	80072ea <_printf_float+0x456>

08007300 <_printf_common>:
 8007300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007304:	4616      	mov	r6, r2
 8007306:	4699      	mov	r9, r3
 8007308:	688a      	ldr	r2, [r1, #8]
 800730a:	690b      	ldr	r3, [r1, #16]
 800730c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007310:	4293      	cmp	r3, r2
 8007312:	bfb8      	it	lt
 8007314:	4613      	movlt	r3, r2
 8007316:	6033      	str	r3, [r6, #0]
 8007318:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800731c:	4607      	mov	r7, r0
 800731e:	460c      	mov	r4, r1
 8007320:	b10a      	cbz	r2, 8007326 <_printf_common+0x26>
 8007322:	3301      	adds	r3, #1
 8007324:	6033      	str	r3, [r6, #0]
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	0699      	lsls	r1, r3, #26
 800732a:	bf42      	ittt	mi
 800732c:	6833      	ldrmi	r3, [r6, #0]
 800732e:	3302      	addmi	r3, #2
 8007330:	6033      	strmi	r3, [r6, #0]
 8007332:	6825      	ldr	r5, [r4, #0]
 8007334:	f015 0506 	ands.w	r5, r5, #6
 8007338:	d106      	bne.n	8007348 <_printf_common+0x48>
 800733a:	f104 0a19 	add.w	sl, r4, #25
 800733e:	68e3      	ldr	r3, [r4, #12]
 8007340:	6832      	ldr	r2, [r6, #0]
 8007342:	1a9b      	subs	r3, r3, r2
 8007344:	42ab      	cmp	r3, r5
 8007346:	dc26      	bgt.n	8007396 <_printf_common+0x96>
 8007348:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800734c:	1e13      	subs	r3, r2, #0
 800734e:	6822      	ldr	r2, [r4, #0]
 8007350:	bf18      	it	ne
 8007352:	2301      	movne	r3, #1
 8007354:	0692      	lsls	r2, r2, #26
 8007356:	d42b      	bmi.n	80073b0 <_printf_common+0xb0>
 8007358:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800735c:	4649      	mov	r1, r9
 800735e:	4638      	mov	r0, r7
 8007360:	47c0      	blx	r8
 8007362:	3001      	adds	r0, #1
 8007364:	d01e      	beq.n	80073a4 <_printf_common+0xa4>
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	68e5      	ldr	r5, [r4, #12]
 800736a:	6832      	ldr	r2, [r6, #0]
 800736c:	f003 0306 	and.w	r3, r3, #6
 8007370:	2b04      	cmp	r3, #4
 8007372:	bf08      	it	eq
 8007374:	1aad      	subeq	r5, r5, r2
 8007376:	68a3      	ldr	r3, [r4, #8]
 8007378:	6922      	ldr	r2, [r4, #16]
 800737a:	bf0c      	ite	eq
 800737c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007380:	2500      	movne	r5, #0
 8007382:	4293      	cmp	r3, r2
 8007384:	bfc4      	itt	gt
 8007386:	1a9b      	subgt	r3, r3, r2
 8007388:	18ed      	addgt	r5, r5, r3
 800738a:	2600      	movs	r6, #0
 800738c:	341a      	adds	r4, #26
 800738e:	42b5      	cmp	r5, r6
 8007390:	d11a      	bne.n	80073c8 <_printf_common+0xc8>
 8007392:	2000      	movs	r0, #0
 8007394:	e008      	b.n	80073a8 <_printf_common+0xa8>
 8007396:	2301      	movs	r3, #1
 8007398:	4652      	mov	r2, sl
 800739a:	4649      	mov	r1, r9
 800739c:	4638      	mov	r0, r7
 800739e:	47c0      	blx	r8
 80073a0:	3001      	adds	r0, #1
 80073a2:	d103      	bne.n	80073ac <_printf_common+0xac>
 80073a4:	f04f 30ff 	mov.w	r0, #4294967295
 80073a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ac:	3501      	adds	r5, #1
 80073ae:	e7c6      	b.n	800733e <_printf_common+0x3e>
 80073b0:	18e1      	adds	r1, r4, r3
 80073b2:	1c5a      	adds	r2, r3, #1
 80073b4:	2030      	movs	r0, #48	; 0x30
 80073b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073ba:	4422      	add	r2, r4
 80073bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073c4:	3302      	adds	r3, #2
 80073c6:	e7c7      	b.n	8007358 <_printf_common+0x58>
 80073c8:	2301      	movs	r3, #1
 80073ca:	4622      	mov	r2, r4
 80073cc:	4649      	mov	r1, r9
 80073ce:	4638      	mov	r0, r7
 80073d0:	47c0      	blx	r8
 80073d2:	3001      	adds	r0, #1
 80073d4:	d0e6      	beq.n	80073a4 <_printf_common+0xa4>
 80073d6:	3601      	adds	r6, #1
 80073d8:	e7d9      	b.n	800738e <_printf_common+0x8e>
	...

080073dc <_printf_i>:
 80073dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073e0:	7e0f      	ldrb	r7, [r1, #24]
 80073e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80073e4:	2f78      	cmp	r7, #120	; 0x78
 80073e6:	4691      	mov	r9, r2
 80073e8:	4680      	mov	r8, r0
 80073ea:	460c      	mov	r4, r1
 80073ec:	469a      	mov	sl, r3
 80073ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80073f2:	d807      	bhi.n	8007404 <_printf_i+0x28>
 80073f4:	2f62      	cmp	r7, #98	; 0x62
 80073f6:	d80a      	bhi.n	800740e <_printf_i+0x32>
 80073f8:	2f00      	cmp	r7, #0
 80073fa:	f000 80d8 	beq.w	80075ae <_printf_i+0x1d2>
 80073fe:	2f58      	cmp	r7, #88	; 0x58
 8007400:	f000 80a3 	beq.w	800754a <_printf_i+0x16e>
 8007404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007408:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800740c:	e03a      	b.n	8007484 <_printf_i+0xa8>
 800740e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007412:	2b15      	cmp	r3, #21
 8007414:	d8f6      	bhi.n	8007404 <_printf_i+0x28>
 8007416:	a101      	add	r1, pc, #4	; (adr r1, 800741c <_printf_i+0x40>)
 8007418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800741c:	08007475 	.word	0x08007475
 8007420:	08007489 	.word	0x08007489
 8007424:	08007405 	.word	0x08007405
 8007428:	08007405 	.word	0x08007405
 800742c:	08007405 	.word	0x08007405
 8007430:	08007405 	.word	0x08007405
 8007434:	08007489 	.word	0x08007489
 8007438:	08007405 	.word	0x08007405
 800743c:	08007405 	.word	0x08007405
 8007440:	08007405 	.word	0x08007405
 8007444:	08007405 	.word	0x08007405
 8007448:	08007595 	.word	0x08007595
 800744c:	080074b9 	.word	0x080074b9
 8007450:	08007577 	.word	0x08007577
 8007454:	08007405 	.word	0x08007405
 8007458:	08007405 	.word	0x08007405
 800745c:	080075b7 	.word	0x080075b7
 8007460:	08007405 	.word	0x08007405
 8007464:	080074b9 	.word	0x080074b9
 8007468:	08007405 	.word	0x08007405
 800746c:	08007405 	.word	0x08007405
 8007470:	0800757f 	.word	0x0800757f
 8007474:	682b      	ldr	r3, [r5, #0]
 8007476:	1d1a      	adds	r2, r3, #4
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	602a      	str	r2, [r5, #0]
 800747c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007480:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007484:	2301      	movs	r3, #1
 8007486:	e0a3      	b.n	80075d0 <_printf_i+0x1f4>
 8007488:	6820      	ldr	r0, [r4, #0]
 800748a:	6829      	ldr	r1, [r5, #0]
 800748c:	0606      	lsls	r6, r0, #24
 800748e:	f101 0304 	add.w	r3, r1, #4
 8007492:	d50a      	bpl.n	80074aa <_printf_i+0xce>
 8007494:	680e      	ldr	r6, [r1, #0]
 8007496:	602b      	str	r3, [r5, #0]
 8007498:	2e00      	cmp	r6, #0
 800749a:	da03      	bge.n	80074a4 <_printf_i+0xc8>
 800749c:	232d      	movs	r3, #45	; 0x2d
 800749e:	4276      	negs	r6, r6
 80074a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074a4:	485e      	ldr	r0, [pc, #376]	; (8007620 <_printf_i+0x244>)
 80074a6:	230a      	movs	r3, #10
 80074a8:	e019      	b.n	80074de <_printf_i+0x102>
 80074aa:	680e      	ldr	r6, [r1, #0]
 80074ac:	602b      	str	r3, [r5, #0]
 80074ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074b2:	bf18      	it	ne
 80074b4:	b236      	sxthne	r6, r6
 80074b6:	e7ef      	b.n	8007498 <_printf_i+0xbc>
 80074b8:	682b      	ldr	r3, [r5, #0]
 80074ba:	6820      	ldr	r0, [r4, #0]
 80074bc:	1d19      	adds	r1, r3, #4
 80074be:	6029      	str	r1, [r5, #0]
 80074c0:	0601      	lsls	r1, r0, #24
 80074c2:	d501      	bpl.n	80074c8 <_printf_i+0xec>
 80074c4:	681e      	ldr	r6, [r3, #0]
 80074c6:	e002      	b.n	80074ce <_printf_i+0xf2>
 80074c8:	0646      	lsls	r6, r0, #25
 80074ca:	d5fb      	bpl.n	80074c4 <_printf_i+0xe8>
 80074cc:	881e      	ldrh	r6, [r3, #0]
 80074ce:	4854      	ldr	r0, [pc, #336]	; (8007620 <_printf_i+0x244>)
 80074d0:	2f6f      	cmp	r7, #111	; 0x6f
 80074d2:	bf0c      	ite	eq
 80074d4:	2308      	moveq	r3, #8
 80074d6:	230a      	movne	r3, #10
 80074d8:	2100      	movs	r1, #0
 80074da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074de:	6865      	ldr	r5, [r4, #4]
 80074e0:	60a5      	str	r5, [r4, #8]
 80074e2:	2d00      	cmp	r5, #0
 80074e4:	bfa2      	ittt	ge
 80074e6:	6821      	ldrge	r1, [r4, #0]
 80074e8:	f021 0104 	bicge.w	r1, r1, #4
 80074ec:	6021      	strge	r1, [r4, #0]
 80074ee:	b90e      	cbnz	r6, 80074f4 <_printf_i+0x118>
 80074f0:	2d00      	cmp	r5, #0
 80074f2:	d04d      	beq.n	8007590 <_printf_i+0x1b4>
 80074f4:	4615      	mov	r5, r2
 80074f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80074fa:	fb03 6711 	mls	r7, r3, r1, r6
 80074fe:	5dc7      	ldrb	r7, [r0, r7]
 8007500:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007504:	4637      	mov	r7, r6
 8007506:	42bb      	cmp	r3, r7
 8007508:	460e      	mov	r6, r1
 800750a:	d9f4      	bls.n	80074f6 <_printf_i+0x11a>
 800750c:	2b08      	cmp	r3, #8
 800750e:	d10b      	bne.n	8007528 <_printf_i+0x14c>
 8007510:	6823      	ldr	r3, [r4, #0]
 8007512:	07de      	lsls	r6, r3, #31
 8007514:	d508      	bpl.n	8007528 <_printf_i+0x14c>
 8007516:	6923      	ldr	r3, [r4, #16]
 8007518:	6861      	ldr	r1, [r4, #4]
 800751a:	4299      	cmp	r1, r3
 800751c:	bfde      	ittt	le
 800751e:	2330      	movle	r3, #48	; 0x30
 8007520:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007524:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007528:	1b52      	subs	r2, r2, r5
 800752a:	6122      	str	r2, [r4, #16]
 800752c:	f8cd a000 	str.w	sl, [sp]
 8007530:	464b      	mov	r3, r9
 8007532:	aa03      	add	r2, sp, #12
 8007534:	4621      	mov	r1, r4
 8007536:	4640      	mov	r0, r8
 8007538:	f7ff fee2 	bl	8007300 <_printf_common>
 800753c:	3001      	adds	r0, #1
 800753e:	d14c      	bne.n	80075da <_printf_i+0x1fe>
 8007540:	f04f 30ff 	mov.w	r0, #4294967295
 8007544:	b004      	add	sp, #16
 8007546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754a:	4835      	ldr	r0, [pc, #212]	; (8007620 <_printf_i+0x244>)
 800754c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007550:	6829      	ldr	r1, [r5, #0]
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	f851 6b04 	ldr.w	r6, [r1], #4
 8007558:	6029      	str	r1, [r5, #0]
 800755a:	061d      	lsls	r5, r3, #24
 800755c:	d514      	bpl.n	8007588 <_printf_i+0x1ac>
 800755e:	07df      	lsls	r7, r3, #31
 8007560:	bf44      	itt	mi
 8007562:	f043 0320 	orrmi.w	r3, r3, #32
 8007566:	6023      	strmi	r3, [r4, #0]
 8007568:	b91e      	cbnz	r6, 8007572 <_printf_i+0x196>
 800756a:	6823      	ldr	r3, [r4, #0]
 800756c:	f023 0320 	bic.w	r3, r3, #32
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	2310      	movs	r3, #16
 8007574:	e7b0      	b.n	80074d8 <_printf_i+0xfc>
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	f043 0320 	orr.w	r3, r3, #32
 800757c:	6023      	str	r3, [r4, #0]
 800757e:	2378      	movs	r3, #120	; 0x78
 8007580:	4828      	ldr	r0, [pc, #160]	; (8007624 <_printf_i+0x248>)
 8007582:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007586:	e7e3      	b.n	8007550 <_printf_i+0x174>
 8007588:	0659      	lsls	r1, r3, #25
 800758a:	bf48      	it	mi
 800758c:	b2b6      	uxthmi	r6, r6
 800758e:	e7e6      	b.n	800755e <_printf_i+0x182>
 8007590:	4615      	mov	r5, r2
 8007592:	e7bb      	b.n	800750c <_printf_i+0x130>
 8007594:	682b      	ldr	r3, [r5, #0]
 8007596:	6826      	ldr	r6, [r4, #0]
 8007598:	6961      	ldr	r1, [r4, #20]
 800759a:	1d18      	adds	r0, r3, #4
 800759c:	6028      	str	r0, [r5, #0]
 800759e:	0635      	lsls	r5, r6, #24
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	d501      	bpl.n	80075a8 <_printf_i+0x1cc>
 80075a4:	6019      	str	r1, [r3, #0]
 80075a6:	e002      	b.n	80075ae <_printf_i+0x1d2>
 80075a8:	0670      	lsls	r0, r6, #25
 80075aa:	d5fb      	bpl.n	80075a4 <_printf_i+0x1c8>
 80075ac:	8019      	strh	r1, [r3, #0]
 80075ae:	2300      	movs	r3, #0
 80075b0:	6123      	str	r3, [r4, #16]
 80075b2:	4615      	mov	r5, r2
 80075b4:	e7ba      	b.n	800752c <_printf_i+0x150>
 80075b6:	682b      	ldr	r3, [r5, #0]
 80075b8:	1d1a      	adds	r2, r3, #4
 80075ba:	602a      	str	r2, [r5, #0]
 80075bc:	681d      	ldr	r5, [r3, #0]
 80075be:	6862      	ldr	r2, [r4, #4]
 80075c0:	2100      	movs	r1, #0
 80075c2:	4628      	mov	r0, r5
 80075c4:	f7f8 fe1c 	bl	8000200 <memchr>
 80075c8:	b108      	cbz	r0, 80075ce <_printf_i+0x1f2>
 80075ca:	1b40      	subs	r0, r0, r5
 80075cc:	6060      	str	r0, [r4, #4]
 80075ce:	6863      	ldr	r3, [r4, #4]
 80075d0:	6123      	str	r3, [r4, #16]
 80075d2:	2300      	movs	r3, #0
 80075d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075d8:	e7a8      	b.n	800752c <_printf_i+0x150>
 80075da:	6923      	ldr	r3, [r4, #16]
 80075dc:	462a      	mov	r2, r5
 80075de:	4649      	mov	r1, r9
 80075e0:	4640      	mov	r0, r8
 80075e2:	47d0      	blx	sl
 80075e4:	3001      	adds	r0, #1
 80075e6:	d0ab      	beq.n	8007540 <_printf_i+0x164>
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	079b      	lsls	r3, r3, #30
 80075ec:	d413      	bmi.n	8007616 <_printf_i+0x23a>
 80075ee:	68e0      	ldr	r0, [r4, #12]
 80075f0:	9b03      	ldr	r3, [sp, #12]
 80075f2:	4298      	cmp	r0, r3
 80075f4:	bfb8      	it	lt
 80075f6:	4618      	movlt	r0, r3
 80075f8:	e7a4      	b.n	8007544 <_printf_i+0x168>
 80075fa:	2301      	movs	r3, #1
 80075fc:	4632      	mov	r2, r6
 80075fe:	4649      	mov	r1, r9
 8007600:	4640      	mov	r0, r8
 8007602:	47d0      	blx	sl
 8007604:	3001      	adds	r0, #1
 8007606:	d09b      	beq.n	8007540 <_printf_i+0x164>
 8007608:	3501      	adds	r5, #1
 800760a:	68e3      	ldr	r3, [r4, #12]
 800760c:	9903      	ldr	r1, [sp, #12]
 800760e:	1a5b      	subs	r3, r3, r1
 8007610:	42ab      	cmp	r3, r5
 8007612:	dcf2      	bgt.n	80075fa <_printf_i+0x21e>
 8007614:	e7eb      	b.n	80075ee <_printf_i+0x212>
 8007616:	2500      	movs	r5, #0
 8007618:	f104 0619 	add.w	r6, r4, #25
 800761c:	e7f5      	b.n	800760a <_printf_i+0x22e>
 800761e:	bf00      	nop
 8007620:	0800b866 	.word	0x0800b866
 8007624:	0800b877 	.word	0x0800b877

08007628 <_scanf_float>:
 8007628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762c:	b087      	sub	sp, #28
 800762e:	4617      	mov	r7, r2
 8007630:	9303      	str	r3, [sp, #12]
 8007632:	688b      	ldr	r3, [r1, #8]
 8007634:	1e5a      	subs	r2, r3, #1
 8007636:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800763a:	bf83      	ittte	hi
 800763c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007640:	195b      	addhi	r3, r3, r5
 8007642:	9302      	strhi	r3, [sp, #8]
 8007644:	2300      	movls	r3, #0
 8007646:	bf86      	itte	hi
 8007648:	f240 135d 	movwhi	r3, #349	; 0x15d
 800764c:	608b      	strhi	r3, [r1, #8]
 800764e:	9302      	strls	r3, [sp, #8]
 8007650:	680b      	ldr	r3, [r1, #0]
 8007652:	468b      	mov	fp, r1
 8007654:	2500      	movs	r5, #0
 8007656:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800765a:	f84b 3b1c 	str.w	r3, [fp], #28
 800765e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007662:	4680      	mov	r8, r0
 8007664:	460c      	mov	r4, r1
 8007666:	465e      	mov	r6, fp
 8007668:	46aa      	mov	sl, r5
 800766a:	46a9      	mov	r9, r5
 800766c:	9501      	str	r5, [sp, #4]
 800766e:	68a2      	ldr	r2, [r4, #8]
 8007670:	b152      	cbz	r2, 8007688 <_scanf_float+0x60>
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	2b4e      	cmp	r3, #78	; 0x4e
 8007678:	d864      	bhi.n	8007744 <_scanf_float+0x11c>
 800767a:	2b40      	cmp	r3, #64	; 0x40
 800767c:	d83c      	bhi.n	80076f8 <_scanf_float+0xd0>
 800767e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007682:	b2c8      	uxtb	r0, r1
 8007684:	280e      	cmp	r0, #14
 8007686:	d93a      	bls.n	80076fe <_scanf_float+0xd6>
 8007688:	f1b9 0f00 	cmp.w	r9, #0
 800768c:	d003      	beq.n	8007696 <_scanf_float+0x6e>
 800768e:	6823      	ldr	r3, [r4, #0]
 8007690:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	f10a 3aff 	add.w	sl, sl, #4294967295
 800769a:	f1ba 0f01 	cmp.w	sl, #1
 800769e:	f200 8113 	bhi.w	80078c8 <_scanf_float+0x2a0>
 80076a2:	455e      	cmp	r6, fp
 80076a4:	f200 8105 	bhi.w	80078b2 <_scanf_float+0x28a>
 80076a8:	2501      	movs	r5, #1
 80076aa:	4628      	mov	r0, r5
 80076ac:	b007      	add	sp, #28
 80076ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80076b6:	2a0d      	cmp	r2, #13
 80076b8:	d8e6      	bhi.n	8007688 <_scanf_float+0x60>
 80076ba:	a101      	add	r1, pc, #4	; (adr r1, 80076c0 <_scanf_float+0x98>)
 80076bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80076c0:	080077ff 	.word	0x080077ff
 80076c4:	08007689 	.word	0x08007689
 80076c8:	08007689 	.word	0x08007689
 80076cc:	08007689 	.word	0x08007689
 80076d0:	0800785f 	.word	0x0800785f
 80076d4:	08007837 	.word	0x08007837
 80076d8:	08007689 	.word	0x08007689
 80076dc:	08007689 	.word	0x08007689
 80076e0:	0800780d 	.word	0x0800780d
 80076e4:	08007689 	.word	0x08007689
 80076e8:	08007689 	.word	0x08007689
 80076ec:	08007689 	.word	0x08007689
 80076f0:	08007689 	.word	0x08007689
 80076f4:	080077c5 	.word	0x080077c5
 80076f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80076fc:	e7db      	b.n	80076b6 <_scanf_float+0x8e>
 80076fe:	290e      	cmp	r1, #14
 8007700:	d8c2      	bhi.n	8007688 <_scanf_float+0x60>
 8007702:	a001      	add	r0, pc, #4	; (adr r0, 8007708 <_scanf_float+0xe0>)
 8007704:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007708:	080077b7 	.word	0x080077b7
 800770c:	08007689 	.word	0x08007689
 8007710:	080077b7 	.word	0x080077b7
 8007714:	0800784b 	.word	0x0800784b
 8007718:	08007689 	.word	0x08007689
 800771c:	08007765 	.word	0x08007765
 8007720:	080077a1 	.word	0x080077a1
 8007724:	080077a1 	.word	0x080077a1
 8007728:	080077a1 	.word	0x080077a1
 800772c:	080077a1 	.word	0x080077a1
 8007730:	080077a1 	.word	0x080077a1
 8007734:	080077a1 	.word	0x080077a1
 8007738:	080077a1 	.word	0x080077a1
 800773c:	080077a1 	.word	0x080077a1
 8007740:	080077a1 	.word	0x080077a1
 8007744:	2b6e      	cmp	r3, #110	; 0x6e
 8007746:	d809      	bhi.n	800775c <_scanf_float+0x134>
 8007748:	2b60      	cmp	r3, #96	; 0x60
 800774a:	d8b2      	bhi.n	80076b2 <_scanf_float+0x8a>
 800774c:	2b54      	cmp	r3, #84	; 0x54
 800774e:	d077      	beq.n	8007840 <_scanf_float+0x218>
 8007750:	2b59      	cmp	r3, #89	; 0x59
 8007752:	d199      	bne.n	8007688 <_scanf_float+0x60>
 8007754:	2d07      	cmp	r5, #7
 8007756:	d197      	bne.n	8007688 <_scanf_float+0x60>
 8007758:	2508      	movs	r5, #8
 800775a:	e029      	b.n	80077b0 <_scanf_float+0x188>
 800775c:	2b74      	cmp	r3, #116	; 0x74
 800775e:	d06f      	beq.n	8007840 <_scanf_float+0x218>
 8007760:	2b79      	cmp	r3, #121	; 0x79
 8007762:	e7f6      	b.n	8007752 <_scanf_float+0x12a>
 8007764:	6821      	ldr	r1, [r4, #0]
 8007766:	05c8      	lsls	r0, r1, #23
 8007768:	d51a      	bpl.n	80077a0 <_scanf_float+0x178>
 800776a:	9b02      	ldr	r3, [sp, #8]
 800776c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007770:	6021      	str	r1, [r4, #0]
 8007772:	f109 0901 	add.w	r9, r9, #1
 8007776:	b11b      	cbz	r3, 8007780 <_scanf_float+0x158>
 8007778:	3b01      	subs	r3, #1
 800777a:	3201      	adds	r2, #1
 800777c:	9302      	str	r3, [sp, #8]
 800777e:	60a2      	str	r2, [r4, #8]
 8007780:	68a3      	ldr	r3, [r4, #8]
 8007782:	3b01      	subs	r3, #1
 8007784:	60a3      	str	r3, [r4, #8]
 8007786:	6923      	ldr	r3, [r4, #16]
 8007788:	3301      	adds	r3, #1
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	3b01      	subs	r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	607b      	str	r3, [r7, #4]
 8007794:	f340 8084 	ble.w	80078a0 <_scanf_float+0x278>
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	3301      	adds	r3, #1
 800779c:	603b      	str	r3, [r7, #0]
 800779e:	e766      	b.n	800766e <_scanf_float+0x46>
 80077a0:	eb1a 0f05 	cmn.w	sl, r5
 80077a4:	f47f af70 	bne.w	8007688 <_scanf_float+0x60>
 80077a8:	6822      	ldr	r2, [r4, #0]
 80077aa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80077ae:	6022      	str	r2, [r4, #0]
 80077b0:	f806 3b01 	strb.w	r3, [r6], #1
 80077b4:	e7e4      	b.n	8007780 <_scanf_float+0x158>
 80077b6:	6822      	ldr	r2, [r4, #0]
 80077b8:	0610      	lsls	r0, r2, #24
 80077ba:	f57f af65 	bpl.w	8007688 <_scanf_float+0x60>
 80077be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077c2:	e7f4      	b.n	80077ae <_scanf_float+0x186>
 80077c4:	f1ba 0f00 	cmp.w	sl, #0
 80077c8:	d10e      	bne.n	80077e8 <_scanf_float+0x1c0>
 80077ca:	f1b9 0f00 	cmp.w	r9, #0
 80077ce:	d10e      	bne.n	80077ee <_scanf_float+0x1c6>
 80077d0:	6822      	ldr	r2, [r4, #0]
 80077d2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80077d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80077da:	d108      	bne.n	80077ee <_scanf_float+0x1c6>
 80077dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80077e0:	6022      	str	r2, [r4, #0]
 80077e2:	f04f 0a01 	mov.w	sl, #1
 80077e6:	e7e3      	b.n	80077b0 <_scanf_float+0x188>
 80077e8:	f1ba 0f02 	cmp.w	sl, #2
 80077ec:	d055      	beq.n	800789a <_scanf_float+0x272>
 80077ee:	2d01      	cmp	r5, #1
 80077f0:	d002      	beq.n	80077f8 <_scanf_float+0x1d0>
 80077f2:	2d04      	cmp	r5, #4
 80077f4:	f47f af48 	bne.w	8007688 <_scanf_float+0x60>
 80077f8:	3501      	adds	r5, #1
 80077fa:	b2ed      	uxtb	r5, r5
 80077fc:	e7d8      	b.n	80077b0 <_scanf_float+0x188>
 80077fe:	f1ba 0f01 	cmp.w	sl, #1
 8007802:	f47f af41 	bne.w	8007688 <_scanf_float+0x60>
 8007806:	f04f 0a02 	mov.w	sl, #2
 800780a:	e7d1      	b.n	80077b0 <_scanf_float+0x188>
 800780c:	b97d      	cbnz	r5, 800782e <_scanf_float+0x206>
 800780e:	f1b9 0f00 	cmp.w	r9, #0
 8007812:	f47f af3c 	bne.w	800768e <_scanf_float+0x66>
 8007816:	6822      	ldr	r2, [r4, #0]
 8007818:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800781c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007820:	f47f af39 	bne.w	8007696 <_scanf_float+0x6e>
 8007824:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007828:	6022      	str	r2, [r4, #0]
 800782a:	2501      	movs	r5, #1
 800782c:	e7c0      	b.n	80077b0 <_scanf_float+0x188>
 800782e:	2d03      	cmp	r5, #3
 8007830:	d0e2      	beq.n	80077f8 <_scanf_float+0x1d0>
 8007832:	2d05      	cmp	r5, #5
 8007834:	e7de      	b.n	80077f4 <_scanf_float+0x1cc>
 8007836:	2d02      	cmp	r5, #2
 8007838:	f47f af26 	bne.w	8007688 <_scanf_float+0x60>
 800783c:	2503      	movs	r5, #3
 800783e:	e7b7      	b.n	80077b0 <_scanf_float+0x188>
 8007840:	2d06      	cmp	r5, #6
 8007842:	f47f af21 	bne.w	8007688 <_scanf_float+0x60>
 8007846:	2507      	movs	r5, #7
 8007848:	e7b2      	b.n	80077b0 <_scanf_float+0x188>
 800784a:	6822      	ldr	r2, [r4, #0]
 800784c:	0591      	lsls	r1, r2, #22
 800784e:	f57f af1b 	bpl.w	8007688 <_scanf_float+0x60>
 8007852:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007856:	6022      	str	r2, [r4, #0]
 8007858:	f8cd 9004 	str.w	r9, [sp, #4]
 800785c:	e7a8      	b.n	80077b0 <_scanf_float+0x188>
 800785e:	6822      	ldr	r2, [r4, #0]
 8007860:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007864:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007868:	d006      	beq.n	8007878 <_scanf_float+0x250>
 800786a:	0550      	lsls	r0, r2, #21
 800786c:	f57f af0c 	bpl.w	8007688 <_scanf_float+0x60>
 8007870:	f1b9 0f00 	cmp.w	r9, #0
 8007874:	f43f af0f 	beq.w	8007696 <_scanf_float+0x6e>
 8007878:	0591      	lsls	r1, r2, #22
 800787a:	bf58      	it	pl
 800787c:	9901      	ldrpl	r1, [sp, #4]
 800787e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007882:	bf58      	it	pl
 8007884:	eba9 0101 	subpl.w	r1, r9, r1
 8007888:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800788c:	bf58      	it	pl
 800788e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007892:	6022      	str	r2, [r4, #0]
 8007894:	f04f 0900 	mov.w	r9, #0
 8007898:	e78a      	b.n	80077b0 <_scanf_float+0x188>
 800789a:	f04f 0a03 	mov.w	sl, #3
 800789e:	e787      	b.n	80077b0 <_scanf_float+0x188>
 80078a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80078a4:	4639      	mov	r1, r7
 80078a6:	4640      	mov	r0, r8
 80078a8:	4798      	blx	r3
 80078aa:	2800      	cmp	r0, #0
 80078ac:	f43f aedf 	beq.w	800766e <_scanf_float+0x46>
 80078b0:	e6ea      	b.n	8007688 <_scanf_float+0x60>
 80078b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078ba:	463a      	mov	r2, r7
 80078bc:	4640      	mov	r0, r8
 80078be:	4798      	blx	r3
 80078c0:	6923      	ldr	r3, [r4, #16]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	6123      	str	r3, [r4, #16]
 80078c6:	e6ec      	b.n	80076a2 <_scanf_float+0x7a>
 80078c8:	1e6b      	subs	r3, r5, #1
 80078ca:	2b06      	cmp	r3, #6
 80078cc:	d825      	bhi.n	800791a <_scanf_float+0x2f2>
 80078ce:	2d02      	cmp	r5, #2
 80078d0:	d836      	bhi.n	8007940 <_scanf_float+0x318>
 80078d2:	455e      	cmp	r6, fp
 80078d4:	f67f aee8 	bls.w	80076a8 <_scanf_float+0x80>
 80078d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078e0:	463a      	mov	r2, r7
 80078e2:	4640      	mov	r0, r8
 80078e4:	4798      	blx	r3
 80078e6:	6923      	ldr	r3, [r4, #16]
 80078e8:	3b01      	subs	r3, #1
 80078ea:	6123      	str	r3, [r4, #16]
 80078ec:	e7f1      	b.n	80078d2 <_scanf_float+0x2aa>
 80078ee:	9802      	ldr	r0, [sp, #8]
 80078f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078f4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80078f8:	9002      	str	r0, [sp, #8]
 80078fa:	463a      	mov	r2, r7
 80078fc:	4640      	mov	r0, r8
 80078fe:	4798      	blx	r3
 8007900:	6923      	ldr	r3, [r4, #16]
 8007902:	3b01      	subs	r3, #1
 8007904:	6123      	str	r3, [r4, #16]
 8007906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800790a:	fa5f fa8a 	uxtb.w	sl, sl
 800790e:	f1ba 0f02 	cmp.w	sl, #2
 8007912:	d1ec      	bne.n	80078ee <_scanf_float+0x2c6>
 8007914:	3d03      	subs	r5, #3
 8007916:	b2ed      	uxtb	r5, r5
 8007918:	1b76      	subs	r6, r6, r5
 800791a:	6823      	ldr	r3, [r4, #0]
 800791c:	05da      	lsls	r2, r3, #23
 800791e:	d52f      	bpl.n	8007980 <_scanf_float+0x358>
 8007920:	055b      	lsls	r3, r3, #21
 8007922:	d510      	bpl.n	8007946 <_scanf_float+0x31e>
 8007924:	455e      	cmp	r6, fp
 8007926:	f67f aebf 	bls.w	80076a8 <_scanf_float+0x80>
 800792a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800792e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007932:	463a      	mov	r2, r7
 8007934:	4640      	mov	r0, r8
 8007936:	4798      	blx	r3
 8007938:	6923      	ldr	r3, [r4, #16]
 800793a:	3b01      	subs	r3, #1
 800793c:	6123      	str	r3, [r4, #16]
 800793e:	e7f1      	b.n	8007924 <_scanf_float+0x2fc>
 8007940:	46aa      	mov	sl, r5
 8007942:	9602      	str	r6, [sp, #8]
 8007944:	e7df      	b.n	8007906 <_scanf_float+0x2de>
 8007946:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800794a:	6923      	ldr	r3, [r4, #16]
 800794c:	2965      	cmp	r1, #101	; 0x65
 800794e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007952:	f106 35ff 	add.w	r5, r6, #4294967295
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	d00c      	beq.n	8007974 <_scanf_float+0x34c>
 800795a:	2945      	cmp	r1, #69	; 0x45
 800795c:	d00a      	beq.n	8007974 <_scanf_float+0x34c>
 800795e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007962:	463a      	mov	r2, r7
 8007964:	4640      	mov	r0, r8
 8007966:	4798      	blx	r3
 8007968:	6923      	ldr	r3, [r4, #16]
 800796a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800796e:	3b01      	subs	r3, #1
 8007970:	1eb5      	subs	r5, r6, #2
 8007972:	6123      	str	r3, [r4, #16]
 8007974:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007978:	463a      	mov	r2, r7
 800797a:	4640      	mov	r0, r8
 800797c:	4798      	blx	r3
 800797e:	462e      	mov	r6, r5
 8007980:	6825      	ldr	r5, [r4, #0]
 8007982:	f015 0510 	ands.w	r5, r5, #16
 8007986:	d159      	bne.n	8007a3c <_scanf_float+0x414>
 8007988:	7035      	strb	r5, [r6, #0]
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007994:	d11b      	bne.n	80079ce <_scanf_float+0x3a6>
 8007996:	9b01      	ldr	r3, [sp, #4]
 8007998:	454b      	cmp	r3, r9
 800799a:	eba3 0209 	sub.w	r2, r3, r9
 800799e:	d123      	bne.n	80079e8 <_scanf_float+0x3c0>
 80079a0:	2200      	movs	r2, #0
 80079a2:	4659      	mov	r1, fp
 80079a4:	4640      	mov	r0, r8
 80079a6:	f000 ff25 	bl	80087f4 <_strtod_r>
 80079aa:	6822      	ldr	r2, [r4, #0]
 80079ac:	9b03      	ldr	r3, [sp, #12]
 80079ae:	f012 0f02 	tst.w	r2, #2
 80079b2:	ec57 6b10 	vmov	r6, r7, d0
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	d021      	beq.n	80079fe <_scanf_float+0x3d6>
 80079ba:	9903      	ldr	r1, [sp, #12]
 80079bc:	1d1a      	adds	r2, r3, #4
 80079be:	600a      	str	r2, [r1, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	e9c3 6700 	strd	r6, r7, [r3]
 80079c6:	68e3      	ldr	r3, [r4, #12]
 80079c8:	3301      	adds	r3, #1
 80079ca:	60e3      	str	r3, [r4, #12]
 80079cc:	e66d      	b.n	80076aa <_scanf_float+0x82>
 80079ce:	9b04      	ldr	r3, [sp, #16]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0e5      	beq.n	80079a0 <_scanf_float+0x378>
 80079d4:	9905      	ldr	r1, [sp, #20]
 80079d6:	230a      	movs	r3, #10
 80079d8:	462a      	mov	r2, r5
 80079da:	3101      	adds	r1, #1
 80079dc:	4640      	mov	r0, r8
 80079de:	f000 ff91 	bl	8008904 <_strtol_r>
 80079e2:	9b04      	ldr	r3, [sp, #16]
 80079e4:	9e05      	ldr	r6, [sp, #20]
 80079e6:	1ac2      	subs	r2, r0, r3
 80079e8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80079ec:	429e      	cmp	r6, r3
 80079ee:	bf28      	it	cs
 80079f0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80079f4:	4912      	ldr	r1, [pc, #72]	; (8007a40 <_scanf_float+0x418>)
 80079f6:	4630      	mov	r0, r6
 80079f8:	f000 f8ba 	bl	8007b70 <siprintf>
 80079fc:	e7d0      	b.n	80079a0 <_scanf_float+0x378>
 80079fe:	9903      	ldr	r1, [sp, #12]
 8007a00:	f012 0f04 	tst.w	r2, #4
 8007a04:	f103 0204 	add.w	r2, r3, #4
 8007a08:	600a      	str	r2, [r1, #0]
 8007a0a:	d1d9      	bne.n	80079c0 <_scanf_float+0x398>
 8007a0c:	f8d3 8000 	ldr.w	r8, [r3]
 8007a10:	ee10 2a10 	vmov	r2, s0
 8007a14:	ee10 0a10 	vmov	r0, s0
 8007a18:	463b      	mov	r3, r7
 8007a1a:	4639      	mov	r1, r7
 8007a1c:	f7f9 f896 	bl	8000b4c <__aeabi_dcmpun>
 8007a20:	b128      	cbz	r0, 8007a2e <_scanf_float+0x406>
 8007a22:	4808      	ldr	r0, [pc, #32]	; (8007a44 <_scanf_float+0x41c>)
 8007a24:	f000 f89e 	bl	8007b64 <nanf>
 8007a28:	ed88 0a00 	vstr	s0, [r8]
 8007a2c:	e7cb      	b.n	80079c6 <_scanf_float+0x39e>
 8007a2e:	4630      	mov	r0, r6
 8007a30:	4639      	mov	r1, r7
 8007a32:	f7f9 f8e9 	bl	8000c08 <__aeabi_d2f>
 8007a36:	f8c8 0000 	str.w	r0, [r8]
 8007a3a:	e7c4      	b.n	80079c6 <_scanf_float+0x39e>
 8007a3c:	2500      	movs	r5, #0
 8007a3e:	e634      	b.n	80076aa <_scanf_float+0x82>
 8007a40:	0800b888 	.word	0x0800b888
 8007a44:	0800bcf8 	.word	0x0800bcf8

08007a48 <iprintf>:
 8007a48:	b40f      	push	{r0, r1, r2, r3}
 8007a4a:	4b0a      	ldr	r3, [pc, #40]	; (8007a74 <iprintf+0x2c>)
 8007a4c:	b513      	push	{r0, r1, r4, lr}
 8007a4e:	681c      	ldr	r4, [r3, #0]
 8007a50:	b124      	cbz	r4, 8007a5c <iprintf+0x14>
 8007a52:	69a3      	ldr	r3, [r4, #24]
 8007a54:	b913      	cbnz	r3, 8007a5c <iprintf+0x14>
 8007a56:	4620      	mov	r0, r4
 8007a58:	f001 ffaa 	bl	80099b0 <__sinit>
 8007a5c:	ab05      	add	r3, sp, #20
 8007a5e:	9a04      	ldr	r2, [sp, #16]
 8007a60:	68a1      	ldr	r1, [r4, #8]
 8007a62:	9301      	str	r3, [sp, #4]
 8007a64:	4620      	mov	r0, r4
 8007a66:	f003 fb73 	bl	800b150 <_vfiprintf_r>
 8007a6a:	b002      	add	sp, #8
 8007a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a70:	b004      	add	sp, #16
 8007a72:	4770      	bx	lr
 8007a74:	20000078 	.word	0x20000078

08007a78 <_puts_r>:
 8007a78:	b570      	push	{r4, r5, r6, lr}
 8007a7a:	460e      	mov	r6, r1
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	b118      	cbz	r0, 8007a88 <_puts_r+0x10>
 8007a80:	6983      	ldr	r3, [r0, #24]
 8007a82:	b90b      	cbnz	r3, 8007a88 <_puts_r+0x10>
 8007a84:	f001 ff94 	bl	80099b0 <__sinit>
 8007a88:	69ab      	ldr	r3, [r5, #24]
 8007a8a:	68ac      	ldr	r4, [r5, #8]
 8007a8c:	b913      	cbnz	r3, 8007a94 <_puts_r+0x1c>
 8007a8e:	4628      	mov	r0, r5
 8007a90:	f001 ff8e 	bl	80099b0 <__sinit>
 8007a94:	4b2c      	ldr	r3, [pc, #176]	; (8007b48 <_puts_r+0xd0>)
 8007a96:	429c      	cmp	r4, r3
 8007a98:	d120      	bne.n	8007adc <_puts_r+0x64>
 8007a9a:	686c      	ldr	r4, [r5, #4]
 8007a9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a9e:	07db      	lsls	r3, r3, #31
 8007aa0:	d405      	bmi.n	8007aae <_puts_r+0x36>
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	0598      	lsls	r0, r3, #22
 8007aa6:	d402      	bmi.n	8007aae <_puts_r+0x36>
 8007aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aaa:	f002 fb92 	bl	800a1d2 <__retarget_lock_acquire_recursive>
 8007aae:	89a3      	ldrh	r3, [r4, #12]
 8007ab0:	0719      	lsls	r1, r3, #28
 8007ab2:	d51d      	bpl.n	8007af0 <_puts_r+0x78>
 8007ab4:	6923      	ldr	r3, [r4, #16]
 8007ab6:	b1db      	cbz	r3, 8007af0 <_puts_r+0x78>
 8007ab8:	3e01      	subs	r6, #1
 8007aba:	68a3      	ldr	r3, [r4, #8]
 8007abc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	60a3      	str	r3, [r4, #8]
 8007ac4:	bb39      	cbnz	r1, 8007b16 <_puts_r+0x9e>
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	da38      	bge.n	8007b3c <_puts_r+0xc4>
 8007aca:	4622      	mov	r2, r4
 8007acc:	210a      	movs	r1, #10
 8007ace:	4628      	mov	r0, r5
 8007ad0:	f000 ff1a 	bl	8008908 <__swbuf_r>
 8007ad4:	3001      	adds	r0, #1
 8007ad6:	d011      	beq.n	8007afc <_puts_r+0x84>
 8007ad8:	250a      	movs	r5, #10
 8007ada:	e011      	b.n	8007b00 <_puts_r+0x88>
 8007adc:	4b1b      	ldr	r3, [pc, #108]	; (8007b4c <_puts_r+0xd4>)
 8007ade:	429c      	cmp	r4, r3
 8007ae0:	d101      	bne.n	8007ae6 <_puts_r+0x6e>
 8007ae2:	68ac      	ldr	r4, [r5, #8]
 8007ae4:	e7da      	b.n	8007a9c <_puts_r+0x24>
 8007ae6:	4b1a      	ldr	r3, [pc, #104]	; (8007b50 <_puts_r+0xd8>)
 8007ae8:	429c      	cmp	r4, r3
 8007aea:	bf08      	it	eq
 8007aec:	68ec      	ldreq	r4, [r5, #12]
 8007aee:	e7d5      	b.n	8007a9c <_puts_r+0x24>
 8007af0:	4621      	mov	r1, r4
 8007af2:	4628      	mov	r0, r5
 8007af4:	f000 ff5a 	bl	80089ac <__swsetup_r>
 8007af8:	2800      	cmp	r0, #0
 8007afa:	d0dd      	beq.n	8007ab8 <_puts_r+0x40>
 8007afc:	f04f 35ff 	mov.w	r5, #4294967295
 8007b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b02:	07da      	lsls	r2, r3, #31
 8007b04:	d405      	bmi.n	8007b12 <_puts_r+0x9a>
 8007b06:	89a3      	ldrh	r3, [r4, #12]
 8007b08:	059b      	lsls	r3, r3, #22
 8007b0a:	d402      	bmi.n	8007b12 <_puts_r+0x9a>
 8007b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b0e:	f002 fb61 	bl	800a1d4 <__retarget_lock_release_recursive>
 8007b12:	4628      	mov	r0, r5
 8007b14:	bd70      	pop	{r4, r5, r6, pc}
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	da04      	bge.n	8007b24 <_puts_r+0xac>
 8007b1a:	69a2      	ldr	r2, [r4, #24]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	dc06      	bgt.n	8007b2e <_puts_r+0xb6>
 8007b20:	290a      	cmp	r1, #10
 8007b22:	d004      	beq.n	8007b2e <_puts_r+0xb6>
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	6022      	str	r2, [r4, #0]
 8007b2a:	7019      	strb	r1, [r3, #0]
 8007b2c:	e7c5      	b.n	8007aba <_puts_r+0x42>
 8007b2e:	4622      	mov	r2, r4
 8007b30:	4628      	mov	r0, r5
 8007b32:	f000 fee9 	bl	8008908 <__swbuf_r>
 8007b36:	3001      	adds	r0, #1
 8007b38:	d1bf      	bne.n	8007aba <_puts_r+0x42>
 8007b3a:	e7df      	b.n	8007afc <_puts_r+0x84>
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	250a      	movs	r5, #10
 8007b40:	1c5a      	adds	r2, r3, #1
 8007b42:	6022      	str	r2, [r4, #0]
 8007b44:	701d      	strb	r5, [r3, #0]
 8007b46:	e7db      	b.n	8007b00 <_puts_r+0x88>
 8007b48:	0800ba94 	.word	0x0800ba94
 8007b4c:	0800bab4 	.word	0x0800bab4
 8007b50:	0800ba74 	.word	0x0800ba74

08007b54 <puts>:
 8007b54:	4b02      	ldr	r3, [pc, #8]	; (8007b60 <puts+0xc>)
 8007b56:	4601      	mov	r1, r0
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	f7ff bf8d 	b.w	8007a78 <_puts_r>
 8007b5e:	bf00      	nop
 8007b60:	20000078 	.word	0x20000078

08007b64 <nanf>:
 8007b64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007b6c <nanf+0x8>
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	7fc00000 	.word	0x7fc00000

08007b70 <siprintf>:
 8007b70:	b40e      	push	{r1, r2, r3}
 8007b72:	b500      	push	{lr}
 8007b74:	b09c      	sub	sp, #112	; 0x70
 8007b76:	ab1d      	add	r3, sp, #116	; 0x74
 8007b78:	9002      	str	r0, [sp, #8]
 8007b7a:	9006      	str	r0, [sp, #24]
 8007b7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b80:	4809      	ldr	r0, [pc, #36]	; (8007ba8 <siprintf+0x38>)
 8007b82:	9107      	str	r1, [sp, #28]
 8007b84:	9104      	str	r1, [sp, #16]
 8007b86:	4909      	ldr	r1, [pc, #36]	; (8007bac <siprintf+0x3c>)
 8007b88:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b8c:	9105      	str	r1, [sp, #20]
 8007b8e:	6800      	ldr	r0, [r0, #0]
 8007b90:	9301      	str	r3, [sp, #4]
 8007b92:	a902      	add	r1, sp, #8
 8007b94:	f003 f9b2 	bl	800aefc <_svfiprintf_r>
 8007b98:	9b02      	ldr	r3, [sp, #8]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	701a      	strb	r2, [r3, #0]
 8007b9e:	b01c      	add	sp, #112	; 0x70
 8007ba0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ba4:	b003      	add	sp, #12
 8007ba6:	4770      	bx	lr
 8007ba8:	20000078 	.word	0x20000078
 8007bac:	ffff0208 	.word	0xffff0208

08007bb0 <sulp>:
 8007bb0:	b570      	push	{r4, r5, r6, lr}
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	460d      	mov	r5, r1
 8007bb6:	ec45 4b10 	vmov	d0, r4, r5
 8007bba:	4616      	mov	r6, r2
 8007bbc:	f002 fefc 	bl	800a9b8 <__ulp>
 8007bc0:	ec51 0b10 	vmov	r0, r1, d0
 8007bc4:	b17e      	cbz	r6, 8007be6 <sulp+0x36>
 8007bc6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007bca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	dd09      	ble.n	8007be6 <sulp+0x36>
 8007bd2:	051b      	lsls	r3, r3, #20
 8007bd4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007bd8:	2400      	movs	r4, #0
 8007bda:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007bde:	4622      	mov	r2, r4
 8007be0:	462b      	mov	r3, r5
 8007be2:	f7f8 fd19 	bl	8000618 <__aeabi_dmul>
 8007be6:	bd70      	pop	{r4, r5, r6, pc}

08007be8 <_strtod_l>:
 8007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bec:	ed2d 8b02 	vpush	{d8}
 8007bf0:	b09d      	sub	sp, #116	; 0x74
 8007bf2:	461f      	mov	r7, r3
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	9318      	str	r3, [sp, #96]	; 0x60
 8007bf8:	4ba2      	ldr	r3, [pc, #648]	; (8007e84 <_strtod_l+0x29c>)
 8007bfa:	9213      	str	r2, [sp, #76]	; 0x4c
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	9305      	str	r3, [sp, #20]
 8007c00:	4604      	mov	r4, r0
 8007c02:	4618      	mov	r0, r3
 8007c04:	4688      	mov	r8, r1
 8007c06:	f7f8 faf3 	bl	80001f0 <strlen>
 8007c0a:	f04f 0a00 	mov.w	sl, #0
 8007c0e:	4605      	mov	r5, r0
 8007c10:	f04f 0b00 	mov.w	fp, #0
 8007c14:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007c18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c1a:	781a      	ldrb	r2, [r3, #0]
 8007c1c:	2a2b      	cmp	r2, #43	; 0x2b
 8007c1e:	d04e      	beq.n	8007cbe <_strtod_l+0xd6>
 8007c20:	d83b      	bhi.n	8007c9a <_strtod_l+0xb2>
 8007c22:	2a0d      	cmp	r2, #13
 8007c24:	d834      	bhi.n	8007c90 <_strtod_l+0xa8>
 8007c26:	2a08      	cmp	r2, #8
 8007c28:	d834      	bhi.n	8007c94 <_strtod_l+0xac>
 8007c2a:	2a00      	cmp	r2, #0
 8007c2c:	d03e      	beq.n	8007cac <_strtod_l+0xc4>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	930a      	str	r3, [sp, #40]	; 0x28
 8007c32:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007c34:	7833      	ldrb	r3, [r6, #0]
 8007c36:	2b30      	cmp	r3, #48	; 0x30
 8007c38:	f040 80b0 	bne.w	8007d9c <_strtod_l+0x1b4>
 8007c3c:	7873      	ldrb	r3, [r6, #1]
 8007c3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007c42:	2b58      	cmp	r3, #88	; 0x58
 8007c44:	d168      	bne.n	8007d18 <_strtod_l+0x130>
 8007c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c48:	9301      	str	r3, [sp, #4]
 8007c4a:	ab18      	add	r3, sp, #96	; 0x60
 8007c4c:	9702      	str	r7, [sp, #8]
 8007c4e:	9300      	str	r3, [sp, #0]
 8007c50:	4a8d      	ldr	r2, [pc, #564]	; (8007e88 <_strtod_l+0x2a0>)
 8007c52:	ab19      	add	r3, sp, #100	; 0x64
 8007c54:	a917      	add	r1, sp, #92	; 0x5c
 8007c56:	4620      	mov	r0, r4
 8007c58:	f001 ffae 	bl	8009bb8 <__gethex>
 8007c5c:	f010 0707 	ands.w	r7, r0, #7
 8007c60:	4605      	mov	r5, r0
 8007c62:	d005      	beq.n	8007c70 <_strtod_l+0x88>
 8007c64:	2f06      	cmp	r7, #6
 8007c66:	d12c      	bne.n	8007cc2 <_strtod_l+0xda>
 8007c68:	3601      	adds	r6, #1
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	9617      	str	r6, [sp, #92]	; 0x5c
 8007c6e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f040 8590 	bne.w	8008798 <_strtod_l+0xbb0>
 8007c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c7a:	b1eb      	cbz	r3, 8007cb8 <_strtod_l+0xd0>
 8007c7c:	4652      	mov	r2, sl
 8007c7e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007c82:	ec43 2b10 	vmov	d0, r2, r3
 8007c86:	b01d      	add	sp, #116	; 0x74
 8007c88:	ecbd 8b02 	vpop	{d8}
 8007c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c90:	2a20      	cmp	r2, #32
 8007c92:	d1cc      	bne.n	8007c2e <_strtod_l+0x46>
 8007c94:	3301      	adds	r3, #1
 8007c96:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c98:	e7be      	b.n	8007c18 <_strtod_l+0x30>
 8007c9a:	2a2d      	cmp	r2, #45	; 0x2d
 8007c9c:	d1c7      	bne.n	8007c2e <_strtod_l+0x46>
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	920a      	str	r2, [sp, #40]	; 0x28
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	9217      	str	r2, [sp, #92]	; 0x5c
 8007ca6:	785b      	ldrb	r3, [r3, #1]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1c2      	bne.n	8007c32 <_strtod_l+0x4a>
 8007cac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007cae:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f040 856e 	bne.w	8008794 <_strtod_l+0xbac>
 8007cb8:	4652      	mov	r2, sl
 8007cba:	465b      	mov	r3, fp
 8007cbc:	e7e1      	b.n	8007c82 <_strtod_l+0x9a>
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	e7ee      	b.n	8007ca0 <_strtod_l+0xb8>
 8007cc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007cc4:	b13a      	cbz	r2, 8007cd6 <_strtod_l+0xee>
 8007cc6:	2135      	movs	r1, #53	; 0x35
 8007cc8:	a81a      	add	r0, sp, #104	; 0x68
 8007cca:	f002 ff80 	bl	800abce <__copybits>
 8007cce:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f002 fb3f 	bl	800a354 <_Bfree>
 8007cd6:	3f01      	subs	r7, #1
 8007cd8:	2f04      	cmp	r7, #4
 8007cda:	d806      	bhi.n	8007cea <_strtod_l+0x102>
 8007cdc:	e8df f007 	tbb	[pc, r7]
 8007ce0:	1714030a 	.word	0x1714030a
 8007ce4:	0a          	.byte	0x0a
 8007ce5:	00          	.byte	0x00
 8007ce6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007cea:	0728      	lsls	r0, r5, #28
 8007cec:	d5c0      	bpl.n	8007c70 <_strtod_l+0x88>
 8007cee:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007cf2:	e7bd      	b.n	8007c70 <_strtod_l+0x88>
 8007cf4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007cf8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007cfa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cfe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007d02:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007d06:	e7f0      	b.n	8007cea <_strtod_l+0x102>
 8007d08:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007e8c <_strtod_l+0x2a4>
 8007d0c:	e7ed      	b.n	8007cea <_strtod_l+0x102>
 8007d0e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007d12:	f04f 3aff 	mov.w	sl, #4294967295
 8007d16:	e7e8      	b.n	8007cea <_strtod_l+0x102>
 8007d18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d1a:	1c5a      	adds	r2, r3, #1
 8007d1c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d1e:	785b      	ldrb	r3, [r3, #1]
 8007d20:	2b30      	cmp	r3, #48	; 0x30
 8007d22:	d0f9      	beq.n	8007d18 <_strtod_l+0x130>
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d0a3      	beq.n	8007c70 <_strtod_l+0x88>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	f04f 0900 	mov.w	r9, #0
 8007d2e:	9304      	str	r3, [sp, #16]
 8007d30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d32:	9308      	str	r3, [sp, #32]
 8007d34:	f8cd 901c 	str.w	r9, [sp, #28]
 8007d38:	464f      	mov	r7, r9
 8007d3a:	220a      	movs	r2, #10
 8007d3c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007d3e:	7806      	ldrb	r6, [r0, #0]
 8007d40:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007d44:	b2d9      	uxtb	r1, r3
 8007d46:	2909      	cmp	r1, #9
 8007d48:	d92a      	bls.n	8007da0 <_strtod_l+0x1b8>
 8007d4a:	9905      	ldr	r1, [sp, #20]
 8007d4c:	462a      	mov	r2, r5
 8007d4e:	f003 fb8a 	bl	800b466 <strncmp>
 8007d52:	b398      	cbz	r0, 8007dbc <_strtod_l+0x1d4>
 8007d54:	2000      	movs	r0, #0
 8007d56:	4632      	mov	r2, r6
 8007d58:	463d      	mov	r5, r7
 8007d5a:	9005      	str	r0, [sp, #20]
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2a65      	cmp	r2, #101	; 0x65
 8007d60:	d001      	beq.n	8007d66 <_strtod_l+0x17e>
 8007d62:	2a45      	cmp	r2, #69	; 0x45
 8007d64:	d118      	bne.n	8007d98 <_strtod_l+0x1b0>
 8007d66:	b91d      	cbnz	r5, 8007d70 <_strtod_l+0x188>
 8007d68:	9a04      	ldr	r2, [sp, #16]
 8007d6a:	4302      	orrs	r2, r0
 8007d6c:	d09e      	beq.n	8007cac <_strtod_l+0xc4>
 8007d6e:	2500      	movs	r5, #0
 8007d70:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007d74:	f108 0201 	add.w	r2, r8, #1
 8007d78:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d7a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007d7e:	2a2b      	cmp	r2, #43	; 0x2b
 8007d80:	d075      	beq.n	8007e6e <_strtod_l+0x286>
 8007d82:	2a2d      	cmp	r2, #45	; 0x2d
 8007d84:	d07b      	beq.n	8007e7e <_strtod_l+0x296>
 8007d86:	f04f 0c00 	mov.w	ip, #0
 8007d8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007d8e:	2909      	cmp	r1, #9
 8007d90:	f240 8082 	bls.w	8007e98 <_strtod_l+0x2b0>
 8007d94:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007d98:	2600      	movs	r6, #0
 8007d9a:	e09d      	b.n	8007ed8 <_strtod_l+0x2f0>
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	e7c4      	b.n	8007d2a <_strtod_l+0x142>
 8007da0:	2f08      	cmp	r7, #8
 8007da2:	bfd8      	it	le
 8007da4:	9907      	ldrle	r1, [sp, #28]
 8007da6:	f100 0001 	add.w	r0, r0, #1
 8007daa:	bfda      	itte	le
 8007dac:	fb02 3301 	mlale	r3, r2, r1, r3
 8007db0:	9307      	strle	r3, [sp, #28]
 8007db2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007db6:	3701      	adds	r7, #1
 8007db8:	9017      	str	r0, [sp, #92]	; 0x5c
 8007dba:	e7bf      	b.n	8007d3c <_strtod_l+0x154>
 8007dbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dbe:	195a      	adds	r2, r3, r5
 8007dc0:	9217      	str	r2, [sp, #92]	; 0x5c
 8007dc2:	5d5a      	ldrb	r2, [r3, r5]
 8007dc4:	2f00      	cmp	r7, #0
 8007dc6:	d037      	beq.n	8007e38 <_strtod_l+0x250>
 8007dc8:	9005      	str	r0, [sp, #20]
 8007dca:	463d      	mov	r5, r7
 8007dcc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007dd0:	2b09      	cmp	r3, #9
 8007dd2:	d912      	bls.n	8007dfa <_strtod_l+0x212>
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e7c2      	b.n	8007d5e <_strtod_l+0x176>
 8007dd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dda:	1c5a      	adds	r2, r3, #1
 8007ddc:	9217      	str	r2, [sp, #92]	; 0x5c
 8007dde:	785a      	ldrb	r2, [r3, #1]
 8007de0:	3001      	adds	r0, #1
 8007de2:	2a30      	cmp	r2, #48	; 0x30
 8007de4:	d0f8      	beq.n	8007dd8 <_strtod_l+0x1f0>
 8007de6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007dea:	2b08      	cmp	r3, #8
 8007dec:	f200 84d9 	bhi.w	80087a2 <_strtod_l+0xbba>
 8007df0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007df2:	9005      	str	r0, [sp, #20]
 8007df4:	2000      	movs	r0, #0
 8007df6:	9308      	str	r3, [sp, #32]
 8007df8:	4605      	mov	r5, r0
 8007dfa:	3a30      	subs	r2, #48	; 0x30
 8007dfc:	f100 0301 	add.w	r3, r0, #1
 8007e00:	d014      	beq.n	8007e2c <_strtod_l+0x244>
 8007e02:	9905      	ldr	r1, [sp, #20]
 8007e04:	4419      	add	r1, r3
 8007e06:	9105      	str	r1, [sp, #20]
 8007e08:	462b      	mov	r3, r5
 8007e0a:	eb00 0e05 	add.w	lr, r0, r5
 8007e0e:	210a      	movs	r1, #10
 8007e10:	4573      	cmp	r3, lr
 8007e12:	d113      	bne.n	8007e3c <_strtod_l+0x254>
 8007e14:	182b      	adds	r3, r5, r0
 8007e16:	2b08      	cmp	r3, #8
 8007e18:	f105 0501 	add.w	r5, r5, #1
 8007e1c:	4405      	add	r5, r0
 8007e1e:	dc1c      	bgt.n	8007e5a <_strtod_l+0x272>
 8007e20:	9907      	ldr	r1, [sp, #28]
 8007e22:	230a      	movs	r3, #10
 8007e24:	fb03 2301 	mla	r3, r3, r1, r2
 8007e28:	9307      	str	r3, [sp, #28]
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e2e:	1c51      	adds	r1, r2, #1
 8007e30:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e32:	7852      	ldrb	r2, [r2, #1]
 8007e34:	4618      	mov	r0, r3
 8007e36:	e7c9      	b.n	8007dcc <_strtod_l+0x1e4>
 8007e38:	4638      	mov	r0, r7
 8007e3a:	e7d2      	b.n	8007de2 <_strtod_l+0x1fa>
 8007e3c:	2b08      	cmp	r3, #8
 8007e3e:	dc04      	bgt.n	8007e4a <_strtod_l+0x262>
 8007e40:	9e07      	ldr	r6, [sp, #28]
 8007e42:	434e      	muls	r6, r1
 8007e44:	9607      	str	r6, [sp, #28]
 8007e46:	3301      	adds	r3, #1
 8007e48:	e7e2      	b.n	8007e10 <_strtod_l+0x228>
 8007e4a:	f103 0c01 	add.w	ip, r3, #1
 8007e4e:	f1bc 0f10 	cmp.w	ip, #16
 8007e52:	bfd8      	it	le
 8007e54:	fb01 f909 	mulle.w	r9, r1, r9
 8007e58:	e7f5      	b.n	8007e46 <_strtod_l+0x25e>
 8007e5a:	2d10      	cmp	r5, #16
 8007e5c:	bfdc      	itt	le
 8007e5e:	230a      	movle	r3, #10
 8007e60:	fb03 2909 	mlale	r9, r3, r9, r2
 8007e64:	e7e1      	b.n	8007e2a <_strtod_l+0x242>
 8007e66:	2300      	movs	r3, #0
 8007e68:	9305      	str	r3, [sp, #20]
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e77c      	b.n	8007d68 <_strtod_l+0x180>
 8007e6e:	f04f 0c00 	mov.w	ip, #0
 8007e72:	f108 0202 	add.w	r2, r8, #2
 8007e76:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e78:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007e7c:	e785      	b.n	8007d8a <_strtod_l+0x1a2>
 8007e7e:	f04f 0c01 	mov.w	ip, #1
 8007e82:	e7f6      	b.n	8007e72 <_strtod_l+0x28a>
 8007e84:	0800bb3c 	.word	0x0800bb3c
 8007e88:	0800b890 	.word	0x0800b890
 8007e8c:	7ff00000 	.word	0x7ff00000
 8007e90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e92:	1c51      	adds	r1, r2, #1
 8007e94:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e96:	7852      	ldrb	r2, [r2, #1]
 8007e98:	2a30      	cmp	r2, #48	; 0x30
 8007e9a:	d0f9      	beq.n	8007e90 <_strtod_l+0x2a8>
 8007e9c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007ea0:	2908      	cmp	r1, #8
 8007ea2:	f63f af79 	bhi.w	8007d98 <_strtod_l+0x1b0>
 8007ea6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007eaa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007eac:	9206      	str	r2, [sp, #24]
 8007eae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007eb0:	1c51      	adds	r1, r2, #1
 8007eb2:	9117      	str	r1, [sp, #92]	; 0x5c
 8007eb4:	7852      	ldrb	r2, [r2, #1]
 8007eb6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007eba:	2e09      	cmp	r6, #9
 8007ebc:	d937      	bls.n	8007f2e <_strtod_l+0x346>
 8007ebe:	9e06      	ldr	r6, [sp, #24]
 8007ec0:	1b89      	subs	r1, r1, r6
 8007ec2:	2908      	cmp	r1, #8
 8007ec4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007ec8:	dc02      	bgt.n	8007ed0 <_strtod_l+0x2e8>
 8007eca:	4576      	cmp	r6, lr
 8007ecc:	bfa8      	it	ge
 8007ece:	4676      	movge	r6, lr
 8007ed0:	f1bc 0f00 	cmp.w	ip, #0
 8007ed4:	d000      	beq.n	8007ed8 <_strtod_l+0x2f0>
 8007ed6:	4276      	negs	r6, r6
 8007ed8:	2d00      	cmp	r5, #0
 8007eda:	d14d      	bne.n	8007f78 <_strtod_l+0x390>
 8007edc:	9904      	ldr	r1, [sp, #16]
 8007ede:	4301      	orrs	r1, r0
 8007ee0:	f47f aec6 	bne.w	8007c70 <_strtod_l+0x88>
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f47f aee1 	bne.w	8007cac <_strtod_l+0xc4>
 8007eea:	2a69      	cmp	r2, #105	; 0x69
 8007eec:	d027      	beq.n	8007f3e <_strtod_l+0x356>
 8007eee:	dc24      	bgt.n	8007f3a <_strtod_l+0x352>
 8007ef0:	2a49      	cmp	r2, #73	; 0x49
 8007ef2:	d024      	beq.n	8007f3e <_strtod_l+0x356>
 8007ef4:	2a4e      	cmp	r2, #78	; 0x4e
 8007ef6:	f47f aed9 	bne.w	8007cac <_strtod_l+0xc4>
 8007efa:	499f      	ldr	r1, [pc, #636]	; (8008178 <_strtod_l+0x590>)
 8007efc:	a817      	add	r0, sp, #92	; 0x5c
 8007efe:	f002 f8b3 	bl	800a068 <__match>
 8007f02:	2800      	cmp	r0, #0
 8007f04:	f43f aed2 	beq.w	8007cac <_strtod_l+0xc4>
 8007f08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	2b28      	cmp	r3, #40	; 0x28
 8007f0e:	d12d      	bne.n	8007f6c <_strtod_l+0x384>
 8007f10:	499a      	ldr	r1, [pc, #616]	; (800817c <_strtod_l+0x594>)
 8007f12:	aa1a      	add	r2, sp, #104	; 0x68
 8007f14:	a817      	add	r0, sp, #92	; 0x5c
 8007f16:	f002 f8bb 	bl	800a090 <__hexnan>
 8007f1a:	2805      	cmp	r0, #5
 8007f1c:	d126      	bne.n	8007f6c <_strtod_l+0x384>
 8007f1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f20:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007f24:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007f28:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007f2c:	e6a0      	b.n	8007c70 <_strtod_l+0x88>
 8007f2e:	210a      	movs	r1, #10
 8007f30:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007f34:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007f38:	e7b9      	b.n	8007eae <_strtod_l+0x2c6>
 8007f3a:	2a6e      	cmp	r2, #110	; 0x6e
 8007f3c:	e7db      	b.n	8007ef6 <_strtod_l+0x30e>
 8007f3e:	4990      	ldr	r1, [pc, #576]	; (8008180 <_strtod_l+0x598>)
 8007f40:	a817      	add	r0, sp, #92	; 0x5c
 8007f42:	f002 f891 	bl	800a068 <__match>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	f43f aeb0 	beq.w	8007cac <_strtod_l+0xc4>
 8007f4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f4e:	498d      	ldr	r1, [pc, #564]	; (8008184 <_strtod_l+0x59c>)
 8007f50:	3b01      	subs	r3, #1
 8007f52:	a817      	add	r0, sp, #92	; 0x5c
 8007f54:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f56:	f002 f887 	bl	800a068 <__match>
 8007f5a:	b910      	cbnz	r0, 8007f62 <_strtod_l+0x37a>
 8007f5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f5e:	3301      	adds	r3, #1
 8007f60:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f62:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008194 <_strtod_l+0x5ac>
 8007f66:	f04f 0a00 	mov.w	sl, #0
 8007f6a:	e681      	b.n	8007c70 <_strtod_l+0x88>
 8007f6c:	4886      	ldr	r0, [pc, #536]	; (8008188 <_strtod_l+0x5a0>)
 8007f6e:	f003 fa1f 	bl	800b3b0 <nan>
 8007f72:	ec5b ab10 	vmov	sl, fp, d0
 8007f76:	e67b      	b.n	8007c70 <_strtod_l+0x88>
 8007f78:	9b05      	ldr	r3, [sp, #20]
 8007f7a:	9807      	ldr	r0, [sp, #28]
 8007f7c:	1af3      	subs	r3, r6, r3
 8007f7e:	2f00      	cmp	r7, #0
 8007f80:	bf08      	it	eq
 8007f82:	462f      	moveq	r7, r5
 8007f84:	2d10      	cmp	r5, #16
 8007f86:	9306      	str	r3, [sp, #24]
 8007f88:	46a8      	mov	r8, r5
 8007f8a:	bfa8      	it	ge
 8007f8c:	f04f 0810 	movge.w	r8, #16
 8007f90:	f7f8 fac8 	bl	8000524 <__aeabi_ui2d>
 8007f94:	2d09      	cmp	r5, #9
 8007f96:	4682      	mov	sl, r0
 8007f98:	468b      	mov	fp, r1
 8007f9a:	dd13      	ble.n	8007fc4 <_strtod_l+0x3dc>
 8007f9c:	4b7b      	ldr	r3, [pc, #492]	; (800818c <_strtod_l+0x5a4>)
 8007f9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007fa2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007fa6:	f7f8 fb37 	bl	8000618 <__aeabi_dmul>
 8007faa:	4682      	mov	sl, r0
 8007fac:	4648      	mov	r0, r9
 8007fae:	468b      	mov	fp, r1
 8007fb0:	f7f8 fab8 	bl	8000524 <__aeabi_ui2d>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4650      	mov	r0, sl
 8007fba:	4659      	mov	r1, fp
 8007fbc:	f7f8 f976 	bl	80002ac <__adddf3>
 8007fc0:	4682      	mov	sl, r0
 8007fc2:	468b      	mov	fp, r1
 8007fc4:	2d0f      	cmp	r5, #15
 8007fc6:	dc38      	bgt.n	800803a <_strtod_l+0x452>
 8007fc8:	9b06      	ldr	r3, [sp, #24]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f43f ae50 	beq.w	8007c70 <_strtod_l+0x88>
 8007fd0:	dd24      	ble.n	800801c <_strtod_l+0x434>
 8007fd2:	2b16      	cmp	r3, #22
 8007fd4:	dc0b      	bgt.n	8007fee <_strtod_l+0x406>
 8007fd6:	496d      	ldr	r1, [pc, #436]	; (800818c <_strtod_l+0x5a4>)
 8007fd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	465b      	mov	r3, fp
 8007fe4:	f7f8 fb18 	bl	8000618 <__aeabi_dmul>
 8007fe8:	4682      	mov	sl, r0
 8007fea:	468b      	mov	fp, r1
 8007fec:	e640      	b.n	8007c70 <_strtod_l+0x88>
 8007fee:	9a06      	ldr	r2, [sp, #24]
 8007ff0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	db20      	blt.n	800803a <_strtod_l+0x452>
 8007ff8:	4c64      	ldr	r4, [pc, #400]	; (800818c <_strtod_l+0x5a4>)
 8007ffa:	f1c5 050f 	rsb	r5, r5, #15
 8007ffe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008002:	4652      	mov	r2, sl
 8008004:	465b      	mov	r3, fp
 8008006:	e9d1 0100 	ldrd	r0, r1, [r1]
 800800a:	f7f8 fb05 	bl	8000618 <__aeabi_dmul>
 800800e:	9b06      	ldr	r3, [sp, #24]
 8008010:	1b5d      	subs	r5, r3, r5
 8008012:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008016:	e9d4 2300 	ldrd	r2, r3, [r4]
 800801a:	e7e3      	b.n	8007fe4 <_strtod_l+0x3fc>
 800801c:	9b06      	ldr	r3, [sp, #24]
 800801e:	3316      	adds	r3, #22
 8008020:	db0b      	blt.n	800803a <_strtod_l+0x452>
 8008022:	9b05      	ldr	r3, [sp, #20]
 8008024:	1b9e      	subs	r6, r3, r6
 8008026:	4b59      	ldr	r3, [pc, #356]	; (800818c <_strtod_l+0x5a4>)
 8008028:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800802c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008030:	4650      	mov	r0, sl
 8008032:	4659      	mov	r1, fp
 8008034:	f7f8 fc1a 	bl	800086c <__aeabi_ddiv>
 8008038:	e7d6      	b.n	8007fe8 <_strtod_l+0x400>
 800803a:	9b06      	ldr	r3, [sp, #24]
 800803c:	eba5 0808 	sub.w	r8, r5, r8
 8008040:	4498      	add	r8, r3
 8008042:	f1b8 0f00 	cmp.w	r8, #0
 8008046:	dd74      	ble.n	8008132 <_strtod_l+0x54a>
 8008048:	f018 030f 	ands.w	r3, r8, #15
 800804c:	d00a      	beq.n	8008064 <_strtod_l+0x47c>
 800804e:	494f      	ldr	r1, [pc, #316]	; (800818c <_strtod_l+0x5a4>)
 8008050:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008054:	4652      	mov	r2, sl
 8008056:	465b      	mov	r3, fp
 8008058:	e9d1 0100 	ldrd	r0, r1, [r1]
 800805c:	f7f8 fadc 	bl	8000618 <__aeabi_dmul>
 8008060:	4682      	mov	sl, r0
 8008062:	468b      	mov	fp, r1
 8008064:	f038 080f 	bics.w	r8, r8, #15
 8008068:	d04f      	beq.n	800810a <_strtod_l+0x522>
 800806a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800806e:	dd22      	ble.n	80080b6 <_strtod_l+0x4ce>
 8008070:	2500      	movs	r5, #0
 8008072:	462e      	mov	r6, r5
 8008074:	9507      	str	r5, [sp, #28]
 8008076:	9505      	str	r5, [sp, #20]
 8008078:	2322      	movs	r3, #34	; 0x22
 800807a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008194 <_strtod_l+0x5ac>
 800807e:	6023      	str	r3, [r4, #0]
 8008080:	f04f 0a00 	mov.w	sl, #0
 8008084:	9b07      	ldr	r3, [sp, #28]
 8008086:	2b00      	cmp	r3, #0
 8008088:	f43f adf2 	beq.w	8007c70 <_strtod_l+0x88>
 800808c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800808e:	4620      	mov	r0, r4
 8008090:	f002 f960 	bl	800a354 <_Bfree>
 8008094:	9905      	ldr	r1, [sp, #20]
 8008096:	4620      	mov	r0, r4
 8008098:	f002 f95c 	bl	800a354 <_Bfree>
 800809c:	4631      	mov	r1, r6
 800809e:	4620      	mov	r0, r4
 80080a0:	f002 f958 	bl	800a354 <_Bfree>
 80080a4:	9907      	ldr	r1, [sp, #28]
 80080a6:	4620      	mov	r0, r4
 80080a8:	f002 f954 	bl	800a354 <_Bfree>
 80080ac:	4629      	mov	r1, r5
 80080ae:	4620      	mov	r0, r4
 80080b0:	f002 f950 	bl	800a354 <_Bfree>
 80080b4:	e5dc      	b.n	8007c70 <_strtod_l+0x88>
 80080b6:	4b36      	ldr	r3, [pc, #216]	; (8008190 <_strtod_l+0x5a8>)
 80080b8:	9304      	str	r3, [sp, #16]
 80080ba:	2300      	movs	r3, #0
 80080bc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80080c0:	4650      	mov	r0, sl
 80080c2:	4659      	mov	r1, fp
 80080c4:	4699      	mov	r9, r3
 80080c6:	f1b8 0f01 	cmp.w	r8, #1
 80080ca:	dc21      	bgt.n	8008110 <_strtod_l+0x528>
 80080cc:	b10b      	cbz	r3, 80080d2 <_strtod_l+0x4ea>
 80080ce:	4682      	mov	sl, r0
 80080d0:	468b      	mov	fp, r1
 80080d2:	4b2f      	ldr	r3, [pc, #188]	; (8008190 <_strtod_l+0x5a8>)
 80080d4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80080d8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80080dc:	4652      	mov	r2, sl
 80080de:	465b      	mov	r3, fp
 80080e0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80080e4:	f7f8 fa98 	bl	8000618 <__aeabi_dmul>
 80080e8:	4b2a      	ldr	r3, [pc, #168]	; (8008194 <_strtod_l+0x5ac>)
 80080ea:	460a      	mov	r2, r1
 80080ec:	400b      	ands	r3, r1
 80080ee:	492a      	ldr	r1, [pc, #168]	; (8008198 <_strtod_l+0x5b0>)
 80080f0:	428b      	cmp	r3, r1
 80080f2:	4682      	mov	sl, r0
 80080f4:	d8bc      	bhi.n	8008070 <_strtod_l+0x488>
 80080f6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80080fa:	428b      	cmp	r3, r1
 80080fc:	bf86      	itte	hi
 80080fe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800819c <_strtod_l+0x5b4>
 8008102:	f04f 3aff 	movhi.w	sl, #4294967295
 8008106:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800810a:	2300      	movs	r3, #0
 800810c:	9304      	str	r3, [sp, #16]
 800810e:	e084      	b.n	800821a <_strtod_l+0x632>
 8008110:	f018 0f01 	tst.w	r8, #1
 8008114:	d005      	beq.n	8008122 <_strtod_l+0x53a>
 8008116:	9b04      	ldr	r3, [sp, #16]
 8008118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811c:	f7f8 fa7c 	bl	8000618 <__aeabi_dmul>
 8008120:	2301      	movs	r3, #1
 8008122:	9a04      	ldr	r2, [sp, #16]
 8008124:	3208      	adds	r2, #8
 8008126:	f109 0901 	add.w	r9, r9, #1
 800812a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800812e:	9204      	str	r2, [sp, #16]
 8008130:	e7c9      	b.n	80080c6 <_strtod_l+0x4de>
 8008132:	d0ea      	beq.n	800810a <_strtod_l+0x522>
 8008134:	f1c8 0800 	rsb	r8, r8, #0
 8008138:	f018 020f 	ands.w	r2, r8, #15
 800813c:	d00a      	beq.n	8008154 <_strtod_l+0x56c>
 800813e:	4b13      	ldr	r3, [pc, #76]	; (800818c <_strtod_l+0x5a4>)
 8008140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008144:	4650      	mov	r0, sl
 8008146:	4659      	mov	r1, fp
 8008148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814c:	f7f8 fb8e 	bl	800086c <__aeabi_ddiv>
 8008150:	4682      	mov	sl, r0
 8008152:	468b      	mov	fp, r1
 8008154:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008158:	d0d7      	beq.n	800810a <_strtod_l+0x522>
 800815a:	f1b8 0f1f 	cmp.w	r8, #31
 800815e:	dd1f      	ble.n	80081a0 <_strtod_l+0x5b8>
 8008160:	2500      	movs	r5, #0
 8008162:	462e      	mov	r6, r5
 8008164:	9507      	str	r5, [sp, #28]
 8008166:	9505      	str	r5, [sp, #20]
 8008168:	2322      	movs	r3, #34	; 0x22
 800816a:	f04f 0a00 	mov.w	sl, #0
 800816e:	f04f 0b00 	mov.w	fp, #0
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	e786      	b.n	8008084 <_strtod_l+0x49c>
 8008176:	bf00      	nop
 8008178:	0800b861 	.word	0x0800b861
 800817c:	0800b8a4 	.word	0x0800b8a4
 8008180:	0800b859 	.word	0x0800b859
 8008184:	0800b9e4 	.word	0x0800b9e4
 8008188:	0800bcf8 	.word	0x0800bcf8
 800818c:	0800bbd8 	.word	0x0800bbd8
 8008190:	0800bbb0 	.word	0x0800bbb0
 8008194:	7ff00000 	.word	0x7ff00000
 8008198:	7ca00000 	.word	0x7ca00000
 800819c:	7fefffff 	.word	0x7fefffff
 80081a0:	f018 0310 	ands.w	r3, r8, #16
 80081a4:	bf18      	it	ne
 80081a6:	236a      	movne	r3, #106	; 0x6a
 80081a8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008558 <_strtod_l+0x970>
 80081ac:	9304      	str	r3, [sp, #16]
 80081ae:	4650      	mov	r0, sl
 80081b0:	4659      	mov	r1, fp
 80081b2:	2300      	movs	r3, #0
 80081b4:	f018 0f01 	tst.w	r8, #1
 80081b8:	d004      	beq.n	80081c4 <_strtod_l+0x5dc>
 80081ba:	e9d9 2300 	ldrd	r2, r3, [r9]
 80081be:	f7f8 fa2b 	bl	8000618 <__aeabi_dmul>
 80081c2:	2301      	movs	r3, #1
 80081c4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80081c8:	f109 0908 	add.w	r9, r9, #8
 80081cc:	d1f2      	bne.n	80081b4 <_strtod_l+0x5cc>
 80081ce:	b10b      	cbz	r3, 80081d4 <_strtod_l+0x5ec>
 80081d0:	4682      	mov	sl, r0
 80081d2:	468b      	mov	fp, r1
 80081d4:	9b04      	ldr	r3, [sp, #16]
 80081d6:	b1c3      	cbz	r3, 800820a <_strtod_l+0x622>
 80081d8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80081dc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	4659      	mov	r1, fp
 80081e4:	dd11      	ble.n	800820a <_strtod_l+0x622>
 80081e6:	2b1f      	cmp	r3, #31
 80081e8:	f340 8124 	ble.w	8008434 <_strtod_l+0x84c>
 80081ec:	2b34      	cmp	r3, #52	; 0x34
 80081ee:	bfde      	ittt	le
 80081f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80081f4:	f04f 33ff 	movle.w	r3, #4294967295
 80081f8:	fa03 f202 	lslle.w	r2, r3, r2
 80081fc:	f04f 0a00 	mov.w	sl, #0
 8008200:	bfcc      	ite	gt
 8008202:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008206:	ea02 0b01 	andle.w	fp, r2, r1
 800820a:	2200      	movs	r2, #0
 800820c:	2300      	movs	r3, #0
 800820e:	4650      	mov	r0, sl
 8008210:	4659      	mov	r1, fp
 8008212:	f7f8 fc69 	bl	8000ae8 <__aeabi_dcmpeq>
 8008216:	2800      	cmp	r0, #0
 8008218:	d1a2      	bne.n	8008160 <_strtod_l+0x578>
 800821a:	9b07      	ldr	r3, [sp, #28]
 800821c:	9300      	str	r3, [sp, #0]
 800821e:	9908      	ldr	r1, [sp, #32]
 8008220:	462b      	mov	r3, r5
 8008222:	463a      	mov	r2, r7
 8008224:	4620      	mov	r0, r4
 8008226:	f002 f8fd 	bl	800a424 <__s2b>
 800822a:	9007      	str	r0, [sp, #28]
 800822c:	2800      	cmp	r0, #0
 800822e:	f43f af1f 	beq.w	8008070 <_strtod_l+0x488>
 8008232:	9b05      	ldr	r3, [sp, #20]
 8008234:	1b9e      	subs	r6, r3, r6
 8008236:	9b06      	ldr	r3, [sp, #24]
 8008238:	2b00      	cmp	r3, #0
 800823a:	bfb4      	ite	lt
 800823c:	4633      	movlt	r3, r6
 800823e:	2300      	movge	r3, #0
 8008240:	930c      	str	r3, [sp, #48]	; 0x30
 8008242:	9b06      	ldr	r3, [sp, #24]
 8008244:	2500      	movs	r5, #0
 8008246:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800824a:	9312      	str	r3, [sp, #72]	; 0x48
 800824c:	462e      	mov	r6, r5
 800824e:	9b07      	ldr	r3, [sp, #28]
 8008250:	4620      	mov	r0, r4
 8008252:	6859      	ldr	r1, [r3, #4]
 8008254:	f002 f83e 	bl	800a2d4 <_Balloc>
 8008258:	9005      	str	r0, [sp, #20]
 800825a:	2800      	cmp	r0, #0
 800825c:	f43f af0c 	beq.w	8008078 <_strtod_l+0x490>
 8008260:	9b07      	ldr	r3, [sp, #28]
 8008262:	691a      	ldr	r2, [r3, #16]
 8008264:	3202      	adds	r2, #2
 8008266:	f103 010c 	add.w	r1, r3, #12
 800826a:	0092      	lsls	r2, r2, #2
 800826c:	300c      	adds	r0, #12
 800826e:	f7fe fd5b 	bl	8006d28 <memcpy>
 8008272:	ec4b ab10 	vmov	d0, sl, fp
 8008276:	aa1a      	add	r2, sp, #104	; 0x68
 8008278:	a919      	add	r1, sp, #100	; 0x64
 800827a:	4620      	mov	r0, r4
 800827c:	f002 fc18 	bl	800aab0 <__d2b>
 8008280:	ec4b ab18 	vmov	d8, sl, fp
 8008284:	9018      	str	r0, [sp, #96]	; 0x60
 8008286:	2800      	cmp	r0, #0
 8008288:	f43f aef6 	beq.w	8008078 <_strtod_l+0x490>
 800828c:	2101      	movs	r1, #1
 800828e:	4620      	mov	r0, r4
 8008290:	f002 f962 	bl	800a558 <__i2b>
 8008294:	4606      	mov	r6, r0
 8008296:	2800      	cmp	r0, #0
 8008298:	f43f aeee 	beq.w	8008078 <_strtod_l+0x490>
 800829c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800829e:	9904      	ldr	r1, [sp, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	bfab      	itete	ge
 80082a4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80082a6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80082a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80082aa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80082ae:	bfac      	ite	ge
 80082b0:	eb03 0902 	addge.w	r9, r3, r2
 80082b4:	1ad7      	sublt	r7, r2, r3
 80082b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80082b8:	eba3 0801 	sub.w	r8, r3, r1
 80082bc:	4490      	add	r8, r2
 80082be:	4ba1      	ldr	r3, [pc, #644]	; (8008544 <_strtod_l+0x95c>)
 80082c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80082c4:	4598      	cmp	r8, r3
 80082c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80082ca:	f280 80c7 	bge.w	800845c <_strtod_l+0x874>
 80082ce:	eba3 0308 	sub.w	r3, r3, r8
 80082d2:	2b1f      	cmp	r3, #31
 80082d4:	eba2 0203 	sub.w	r2, r2, r3
 80082d8:	f04f 0101 	mov.w	r1, #1
 80082dc:	f300 80b1 	bgt.w	8008442 <_strtod_l+0x85a>
 80082e0:	fa01 f303 	lsl.w	r3, r1, r3
 80082e4:	930d      	str	r3, [sp, #52]	; 0x34
 80082e6:	2300      	movs	r3, #0
 80082e8:	9308      	str	r3, [sp, #32]
 80082ea:	eb09 0802 	add.w	r8, r9, r2
 80082ee:	9b04      	ldr	r3, [sp, #16]
 80082f0:	45c1      	cmp	r9, r8
 80082f2:	4417      	add	r7, r2
 80082f4:	441f      	add	r7, r3
 80082f6:	464b      	mov	r3, r9
 80082f8:	bfa8      	it	ge
 80082fa:	4643      	movge	r3, r8
 80082fc:	42bb      	cmp	r3, r7
 80082fe:	bfa8      	it	ge
 8008300:	463b      	movge	r3, r7
 8008302:	2b00      	cmp	r3, #0
 8008304:	bfc2      	ittt	gt
 8008306:	eba8 0803 	subgt.w	r8, r8, r3
 800830a:	1aff      	subgt	r7, r7, r3
 800830c:	eba9 0903 	subgt.w	r9, r9, r3
 8008310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008312:	2b00      	cmp	r3, #0
 8008314:	dd17      	ble.n	8008346 <_strtod_l+0x75e>
 8008316:	4631      	mov	r1, r6
 8008318:	461a      	mov	r2, r3
 800831a:	4620      	mov	r0, r4
 800831c:	f002 f9dc 	bl	800a6d8 <__pow5mult>
 8008320:	4606      	mov	r6, r0
 8008322:	2800      	cmp	r0, #0
 8008324:	f43f aea8 	beq.w	8008078 <_strtod_l+0x490>
 8008328:	4601      	mov	r1, r0
 800832a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800832c:	4620      	mov	r0, r4
 800832e:	f002 f929 	bl	800a584 <__multiply>
 8008332:	900b      	str	r0, [sp, #44]	; 0x2c
 8008334:	2800      	cmp	r0, #0
 8008336:	f43f ae9f 	beq.w	8008078 <_strtod_l+0x490>
 800833a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800833c:	4620      	mov	r0, r4
 800833e:	f002 f809 	bl	800a354 <_Bfree>
 8008342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008344:	9318      	str	r3, [sp, #96]	; 0x60
 8008346:	f1b8 0f00 	cmp.w	r8, #0
 800834a:	f300 808c 	bgt.w	8008466 <_strtod_l+0x87e>
 800834e:	9b06      	ldr	r3, [sp, #24]
 8008350:	2b00      	cmp	r3, #0
 8008352:	dd08      	ble.n	8008366 <_strtod_l+0x77e>
 8008354:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008356:	9905      	ldr	r1, [sp, #20]
 8008358:	4620      	mov	r0, r4
 800835a:	f002 f9bd 	bl	800a6d8 <__pow5mult>
 800835e:	9005      	str	r0, [sp, #20]
 8008360:	2800      	cmp	r0, #0
 8008362:	f43f ae89 	beq.w	8008078 <_strtod_l+0x490>
 8008366:	2f00      	cmp	r7, #0
 8008368:	dd08      	ble.n	800837c <_strtod_l+0x794>
 800836a:	9905      	ldr	r1, [sp, #20]
 800836c:	463a      	mov	r2, r7
 800836e:	4620      	mov	r0, r4
 8008370:	f002 fa0c 	bl	800a78c <__lshift>
 8008374:	9005      	str	r0, [sp, #20]
 8008376:	2800      	cmp	r0, #0
 8008378:	f43f ae7e 	beq.w	8008078 <_strtod_l+0x490>
 800837c:	f1b9 0f00 	cmp.w	r9, #0
 8008380:	dd08      	ble.n	8008394 <_strtod_l+0x7ac>
 8008382:	4631      	mov	r1, r6
 8008384:	464a      	mov	r2, r9
 8008386:	4620      	mov	r0, r4
 8008388:	f002 fa00 	bl	800a78c <__lshift>
 800838c:	4606      	mov	r6, r0
 800838e:	2800      	cmp	r0, #0
 8008390:	f43f ae72 	beq.w	8008078 <_strtod_l+0x490>
 8008394:	9a05      	ldr	r2, [sp, #20]
 8008396:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008398:	4620      	mov	r0, r4
 800839a:	f002 fa83 	bl	800a8a4 <__mdiff>
 800839e:	4605      	mov	r5, r0
 80083a0:	2800      	cmp	r0, #0
 80083a2:	f43f ae69 	beq.w	8008078 <_strtod_l+0x490>
 80083a6:	68c3      	ldr	r3, [r0, #12]
 80083a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80083aa:	2300      	movs	r3, #0
 80083ac:	60c3      	str	r3, [r0, #12]
 80083ae:	4631      	mov	r1, r6
 80083b0:	f002 fa5c 	bl	800a86c <__mcmp>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	da60      	bge.n	800847a <_strtod_l+0x892>
 80083b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083ba:	ea53 030a 	orrs.w	r3, r3, sl
 80083be:	f040 8082 	bne.w	80084c6 <_strtod_l+0x8de>
 80083c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d17d      	bne.n	80084c6 <_strtod_l+0x8de>
 80083ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80083ce:	0d1b      	lsrs	r3, r3, #20
 80083d0:	051b      	lsls	r3, r3, #20
 80083d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80083d6:	d976      	bls.n	80084c6 <_strtod_l+0x8de>
 80083d8:	696b      	ldr	r3, [r5, #20]
 80083da:	b913      	cbnz	r3, 80083e2 <_strtod_l+0x7fa>
 80083dc:	692b      	ldr	r3, [r5, #16]
 80083de:	2b01      	cmp	r3, #1
 80083e0:	dd71      	ble.n	80084c6 <_strtod_l+0x8de>
 80083e2:	4629      	mov	r1, r5
 80083e4:	2201      	movs	r2, #1
 80083e6:	4620      	mov	r0, r4
 80083e8:	f002 f9d0 	bl	800a78c <__lshift>
 80083ec:	4631      	mov	r1, r6
 80083ee:	4605      	mov	r5, r0
 80083f0:	f002 fa3c 	bl	800a86c <__mcmp>
 80083f4:	2800      	cmp	r0, #0
 80083f6:	dd66      	ble.n	80084c6 <_strtod_l+0x8de>
 80083f8:	9904      	ldr	r1, [sp, #16]
 80083fa:	4a53      	ldr	r2, [pc, #332]	; (8008548 <_strtod_l+0x960>)
 80083fc:	465b      	mov	r3, fp
 80083fe:	2900      	cmp	r1, #0
 8008400:	f000 8081 	beq.w	8008506 <_strtod_l+0x91e>
 8008404:	ea02 010b 	and.w	r1, r2, fp
 8008408:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800840c:	dc7b      	bgt.n	8008506 <_strtod_l+0x91e>
 800840e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008412:	f77f aea9 	ble.w	8008168 <_strtod_l+0x580>
 8008416:	4b4d      	ldr	r3, [pc, #308]	; (800854c <_strtod_l+0x964>)
 8008418:	4650      	mov	r0, sl
 800841a:	4659      	mov	r1, fp
 800841c:	2200      	movs	r2, #0
 800841e:	f7f8 f8fb 	bl	8000618 <__aeabi_dmul>
 8008422:	460b      	mov	r3, r1
 8008424:	4303      	orrs	r3, r0
 8008426:	bf08      	it	eq
 8008428:	2322      	moveq	r3, #34	; 0x22
 800842a:	4682      	mov	sl, r0
 800842c:	468b      	mov	fp, r1
 800842e:	bf08      	it	eq
 8008430:	6023      	streq	r3, [r4, #0]
 8008432:	e62b      	b.n	800808c <_strtod_l+0x4a4>
 8008434:	f04f 32ff 	mov.w	r2, #4294967295
 8008438:	fa02 f303 	lsl.w	r3, r2, r3
 800843c:	ea03 0a0a 	and.w	sl, r3, sl
 8008440:	e6e3      	b.n	800820a <_strtod_l+0x622>
 8008442:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008446:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800844a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800844e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008452:	fa01 f308 	lsl.w	r3, r1, r8
 8008456:	9308      	str	r3, [sp, #32]
 8008458:	910d      	str	r1, [sp, #52]	; 0x34
 800845a:	e746      	b.n	80082ea <_strtod_l+0x702>
 800845c:	2300      	movs	r3, #0
 800845e:	9308      	str	r3, [sp, #32]
 8008460:	2301      	movs	r3, #1
 8008462:	930d      	str	r3, [sp, #52]	; 0x34
 8008464:	e741      	b.n	80082ea <_strtod_l+0x702>
 8008466:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008468:	4642      	mov	r2, r8
 800846a:	4620      	mov	r0, r4
 800846c:	f002 f98e 	bl	800a78c <__lshift>
 8008470:	9018      	str	r0, [sp, #96]	; 0x60
 8008472:	2800      	cmp	r0, #0
 8008474:	f47f af6b 	bne.w	800834e <_strtod_l+0x766>
 8008478:	e5fe      	b.n	8008078 <_strtod_l+0x490>
 800847a:	465f      	mov	r7, fp
 800847c:	d16e      	bne.n	800855c <_strtod_l+0x974>
 800847e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008480:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008484:	b342      	cbz	r2, 80084d8 <_strtod_l+0x8f0>
 8008486:	4a32      	ldr	r2, [pc, #200]	; (8008550 <_strtod_l+0x968>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d128      	bne.n	80084de <_strtod_l+0x8f6>
 800848c:	9b04      	ldr	r3, [sp, #16]
 800848e:	4651      	mov	r1, sl
 8008490:	b1eb      	cbz	r3, 80084ce <_strtod_l+0x8e6>
 8008492:	4b2d      	ldr	r3, [pc, #180]	; (8008548 <_strtod_l+0x960>)
 8008494:	403b      	ands	r3, r7
 8008496:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800849a:	f04f 32ff 	mov.w	r2, #4294967295
 800849e:	d819      	bhi.n	80084d4 <_strtod_l+0x8ec>
 80084a0:	0d1b      	lsrs	r3, r3, #20
 80084a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80084a6:	fa02 f303 	lsl.w	r3, r2, r3
 80084aa:	4299      	cmp	r1, r3
 80084ac:	d117      	bne.n	80084de <_strtod_l+0x8f6>
 80084ae:	4b29      	ldr	r3, [pc, #164]	; (8008554 <_strtod_l+0x96c>)
 80084b0:	429f      	cmp	r7, r3
 80084b2:	d102      	bne.n	80084ba <_strtod_l+0x8d2>
 80084b4:	3101      	adds	r1, #1
 80084b6:	f43f addf 	beq.w	8008078 <_strtod_l+0x490>
 80084ba:	4b23      	ldr	r3, [pc, #140]	; (8008548 <_strtod_l+0x960>)
 80084bc:	403b      	ands	r3, r7
 80084be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80084c2:	f04f 0a00 	mov.w	sl, #0
 80084c6:	9b04      	ldr	r3, [sp, #16]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1a4      	bne.n	8008416 <_strtod_l+0x82e>
 80084cc:	e5de      	b.n	800808c <_strtod_l+0x4a4>
 80084ce:	f04f 33ff 	mov.w	r3, #4294967295
 80084d2:	e7ea      	b.n	80084aa <_strtod_l+0x8c2>
 80084d4:	4613      	mov	r3, r2
 80084d6:	e7e8      	b.n	80084aa <_strtod_l+0x8c2>
 80084d8:	ea53 030a 	orrs.w	r3, r3, sl
 80084dc:	d08c      	beq.n	80083f8 <_strtod_l+0x810>
 80084de:	9b08      	ldr	r3, [sp, #32]
 80084e0:	b1db      	cbz	r3, 800851a <_strtod_l+0x932>
 80084e2:	423b      	tst	r3, r7
 80084e4:	d0ef      	beq.n	80084c6 <_strtod_l+0x8de>
 80084e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084e8:	9a04      	ldr	r2, [sp, #16]
 80084ea:	4650      	mov	r0, sl
 80084ec:	4659      	mov	r1, fp
 80084ee:	b1c3      	cbz	r3, 8008522 <_strtod_l+0x93a>
 80084f0:	f7ff fb5e 	bl	8007bb0 <sulp>
 80084f4:	4602      	mov	r2, r0
 80084f6:	460b      	mov	r3, r1
 80084f8:	ec51 0b18 	vmov	r0, r1, d8
 80084fc:	f7f7 fed6 	bl	80002ac <__adddf3>
 8008500:	4682      	mov	sl, r0
 8008502:	468b      	mov	fp, r1
 8008504:	e7df      	b.n	80084c6 <_strtod_l+0x8de>
 8008506:	4013      	ands	r3, r2
 8008508:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800850c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008510:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008514:	f04f 3aff 	mov.w	sl, #4294967295
 8008518:	e7d5      	b.n	80084c6 <_strtod_l+0x8de>
 800851a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800851c:	ea13 0f0a 	tst.w	r3, sl
 8008520:	e7e0      	b.n	80084e4 <_strtod_l+0x8fc>
 8008522:	f7ff fb45 	bl	8007bb0 <sulp>
 8008526:	4602      	mov	r2, r0
 8008528:	460b      	mov	r3, r1
 800852a:	ec51 0b18 	vmov	r0, r1, d8
 800852e:	f7f7 febb 	bl	80002a8 <__aeabi_dsub>
 8008532:	2200      	movs	r2, #0
 8008534:	2300      	movs	r3, #0
 8008536:	4682      	mov	sl, r0
 8008538:	468b      	mov	fp, r1
 800853a:	f7f8 fad5 	bl	8000ae8 <__aeabi_dcmpeq>
 800853e:	2800      	cmp	r0, #0
 8008540:	d0c1      	beq.n	80084c6 <_strtod_l+0x8de>
 8008542:	e611      	b.n	8008168 <_strtod_l+0x580>
 8008544:	fffffc02 	.word	0xfffffc02
 8008548:	7ff00000 	.word	0x7ff00000
 800854c:	39500000 	.word	0x39500000
 8008550:	000fffff 	.word	0x000fffff
 8008554:	7fefffff 	.word	0x7fefffff
 8008558:	0800b8b8 	.word	0x0800b8b8
 800855c:	4631      	mov	r1, r6
 800855e:	4628      	mov	r0, r5
 8008560:	f002 fb02 	bl	800ab68 <__ratio>
 8008564:	ec59 8b10 	vmov	r8, r9, d0
 8008568:	ee10 0a10 	vmov	r0, s0
 800856c:	2200      	movs	r2, #0
 800856e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008572:	4649      	mov	r1, r9
 8008574:	f7f8 facc 	bl	8000b10 <__aeabi_dcmple>
 8008578:	2800      	cmp	r0, #0
 800857a:	d07a      	beq.n	8008672 <_strtod_l+0xa8a>
 800857c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d04a      	beq.n	8008618 <_strtod_l+0xa30>
 8008582:	4b95      	ldr	r3, [pc, #596]	; (80087d8 <_strtod_l+0xbf0>)
 8008584:	2200      	movs	r2, #0
 8008586:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800858a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80087d8 <_strtod_l+0xbf0>
 800858e:	f04f 0800 	mov.w	r8, #0
 8008592:	4b92      	ldr	r3, [pc, #584]	; (80087dc <_strtod_l+0xbf4>)
 8008594:	403b      	ands	r3, r7
 8008596:	930d      	str	r3, [sp, #52]	; 0x34
 8008598:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800859a:	4b91      	ldr	r3, [pc, #580]	; (80087e0 <_strtod_l+0xbf8>)
 800859c:	429a      	cmp	r2, r3
 800859e:	f040 80b0 	bne.w	8008702 <_strtod_l+0xb1a>
 80085a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085a6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80085aa:	ec4b ab10 	vmov	d0, sl, fp
 80085ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80085b2:	f002 fa01 	bl	800a9b8 <__ulp>
 80085b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085ba:	ec53 2b10 	vmov	r2, r3, d0
 80085be:	f7f8 f82b 	bl	8000618 <__aeabi_dmul>
 80085c2:	4652      	mov	r2, sl
 80085c4:	465b      	mov	r3, fp
 80085c6:	f7f7 fe71 	bl	80002ac <__adddf3>
 80085ca:	460b      	mov	r3, r1
 80085cc:	4983      	ldr	r1, [pc, #524]	; (80087dc <_strtod_l+0xbf4>)
 80085ce:	4a85      	ldr	r2, [pc, #532]	; (80087e4 <_strtod_l+0xbfc>)
 80085d0:	4019      	ands	r1, r3
 80085d2:	4291      	cmp	r1, r2
 80085d4:	4682      	mov	sl, r0
 80085d6:	d960      	bls.n	800869a <_strtod_l+0xab2>
 80085d8:	ee18 3a90 	vmov	r3, s17
 80085dc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d104      	bne.n	80085ee <_strtod_l+0xa06>
 80085e4:	ee18 3a10 	vmov	r3, s16
 80085e8:	3301      	adds	r3, #1
 80085ea:	f43f ad45 	beq.w	8008078 <_strtod_l+0x490>
 80085ee:	f8df b200 	ldr.w	fp, [pc, #512]	; 80087f0 <_strtod_l+0xc08>
 80085f2:	f04f 3aff 	mov.w	sl, #4294967295
 80085f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085f8:	4620      	mov	r0, r4
 80085fa:	f001 feab 	bl	800a354 <_Bfree>
 80085fe:	9905      	ldr	r1, [sp, #20]
 8008600:	4620      	mov	r0, r4
 8008602:	f001 fea7 	bl	800a354 <_Bfree>
 8008606:	4631      	mov	r1, r6
 8008608:	4620      	mov	r0, r4
 800860a:	f001 fea3 	bl	800a354 <_Bfree>
 800860e:	4629      	mov	r1, r5
 8008610:	4620      	mov	r0, r4
 8008612:	f001 fe9f 	bl	800a354 <_Bfree>
 8008616:	e61a      	b.n	800824e <_strtod_l+0x666>
 8008618:	f1ba 0f00 	cmp.w	sl, #0
 800861c:	d11b      	bne.n	8008656 <_strtod_l+0xa6e>
 800861e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008622:	b9f3      	cbnz	r3, 8008662 <_strtod_l+0xa7a>
 8008624:	4b6c      	ldr	r3, [pc, #432]	; (80087d8 <_strtod_l+0xbf0>)
 8008626:	2200      	movs	r2, #0
 8008628:	4640      	mov	r0, r8
 800862a:	4649      	mov	r1, r9
 800862c:	f7f8 fa66 	bl	8000afc <__aeabi_dcmplt>
 8008630:	b9d0      	cbnz	r0, 8008668 <_strtod_l+0xa80>
 8008632:	4640      	mov	r0, r8
 8008634:	4649      	mov	r1, r9
 8008636:	4b6c      	ldr	r3, [pc, #432]	; (80087e8 <_strtod_l+0xc00>)
 8008638:	2200      	movs	r2, #0
 800863a:	f7f7 ffed 	bl	8000618 <__aeabi_dmul>
 800863e:	4680      	mov	r8, r0
 8008640:	4689      	mov	r9, r1
 8008642:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008646:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800864a:	9315      	str	r3, [sp, #84]	; 0x54
 800864c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008650:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008654:	e79d      	b.n	8008592 <_strtod_l+0x9aa>
 8008656:	f1ba 0f01 	cmp.w	sl, #1
 800865a:	d102      	bne.n	8008662 <_strtod_l+0xa7a>
 800865c:	2f00      	cmp	r7, #0
 800865e:	f43f ad83 	beq.w	8008168 <_strtod_l+0x580>
 8008662:	4b62      	ldr	r3, [pc, #392]	; (80087ec <_strtod_l+0xc04>)
 8008664:	2200      	movs	r2, #0
 8008666:	e78e      	b.n	8008586 <_strtod_l+0x99e>
 8008668:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80087e8 <_strtod_l+0xc00>
 800866c:	f04f 0800 	mov.w	r8, #0
 8008670:	e7e7      	b.n	8008642 <_strtod_l+0xa5a>
 8008672:	4b5d      	ldr	r3, [pc, #372]	; (80087e8 <_strtod_l+0xc00>)
 8008674:	4640      	mov	r0, r8
 8008676:	4649      	mov	r1, r9
 8008678:	2200      	movs	r2, #0
 800867a:	f7f7 ffcd 	bl	8000618 <__aeabi_dmul>
 800867e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008680:	4680      	mov	r8, r0
 8008682:	4689      	mov	r9, r1
 8008684:	b933      	cbnz	r3, 8008694 <_strtod_l+0xaac>
 8008686:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800868a:	900e      	str	r0, [sp, #56]	; 0x38
 800868c:	930f      	str	r3, [sp, #60]	; 0x3c
 800868e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008692:	e7dd      	b.n	8008650 <_strtod_l+0xa68>
 8008694:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008698:	e7f9      	b.n	800868e <_strtod_l+0xaa6>
 800869a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800869e:	9b04      	ldr	r3, [sp, #16]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1a8      	bne.n	80085f6 <_strtod_l+0xa0e>
 80086a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086aa:	0d1b      	lsrs	r3, r3, #20
 80086ac:	051b      	lsls	r3, r3, #20
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d1a1      	bne.n	80085f6 <_strtod_l+0xa0e>
 80086b2:	4640      	mov	r0, r8
 80086b4:	4649      	mov	r1, r9
 80086b6:	f7f8 fb0f 	bl	8000cd8 <__aeabi_d2lz>
 80086ba:	f7f7 ff7f 	bl	80005bc <__aeabi_l2d>
 80086be:	4602      	mov	r2, r0
 80086c0:	460b      	mov	r3, r1
 80086c2:	4640      	mov	r0, r8
 80086c4:	4649      	mov	r1, r9
 80086c6:	f7f7 fdef 	bl	80002a8 <__aeabi_dsub>
 80086ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80086cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086d0:	ea43 030a 	orr.w	r3, r3, sl
 80086d4:	4313      	orrs	r3, r2
 80086d6:	4680      	mov	r8, r0
 80086d8:	4689      	mov	r9, r1
 80086da:	d055      	beq.n	8008788 <_strtod_l+0xba0>
 80086dc:	a336      	add	r3, pc, #216	; (adr r3, 80087b8 <_strtod_l+0xbd0>)
 80086de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e2:	f7f8 fa0b 	bl	8000afc <__aeabi_dcmplt>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	f47f acd0 	bne.w	800808c <_strtod_l+0x4a4>
 80086ec:	a334      	add	r3, pc, #208	; (adr r3, 80087c0 <_strtod_l+0xbd8>)
 80086ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f2:	4640      	mov	r0, r8
 80086f4:	4649      	mov	r1, r9
 80086f6:	f7f8 fa1f 	bl	8000b38 <__aeabi_dcmpgt>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f43f af7b 	beq.w	80085f6 <_strtod_l+0xa0e>
 8008700:	e4c4      	b.n	800808c <_strtod_l+0x4a4>
 8008702:	9b04      	ldr	r3, [sp, #16]
 8008704:	b333      	cbz	r3, 8008754 <_strtod_l+0xb6c>
 8008706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008708:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800870c:	d822      	bhi.n	8008754 <_strtod_l+0xb6c>
 800870e:	a32e      	add	r3, pc, #184	; (adr r3, 80087c8 <_strtod_l+0xbe0>)
 8008710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008714:	4640      	mov	r0, r8
 8008716:	4649      	mov	r1, r9
 8008718:	f7f8 f9fa 	bl	8000b10 <__aeabi_dcmple>
 800871c:	b1a0      	cbz	r0, 8008748 <_strtod_l+0xb60>
 800871e:	4649      	mov	r1, r9
 8008720:	4640      	mov	r0, r8
 8008722:	f7f8 fa51 	bl	8000bc8 <__aeabi_d2uiz>
 8008726:	2801      	cmp	r0, #1
 8008728:	bf38      	it	cc
 800872a:	2001      	movcc	r0, #1
 800872c:	f7f7 fefa 	bl	8000524 <__aeabi_ui2d>
 8008730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008732:	4680      	mov	r8, r0
 8008734:	4689      	mov	r9, r1
 8008736:	bb23      	cbnz	r3, 8008782 <_strtod_l+0xb9a>
 8008738:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800873c:	9010      	str	r0, [sp, #64]	; 0x40
 800873e:	9311      	str	r3, [sp, #68]	; 0x44
 8008740:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008744:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800874a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800874c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008750:	1a9b      	subs	r3, r3, r2
 8008752:	9309      	str	r3, [sp, #36]	; 0x24
 8008754:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008758:	eeb0 0a48 	vmov.f32	s0, s16
 800875c:	eef0 0a68 	vmov.f32	s1, s17
 8008760:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008764:	f002 f928 	bl	800a9b8 <__ulp>
 8008768:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800876c:	ec53 2b10 	vmov	r2, r3, d0
 8008770:	f7f7 ff52 	bl	8000618 <__aeabi_dmul>
 8008774:	ec53 2b18 	vmov	r2, r3, d8
 8008778:	f7f7 fd98 	bl	80002ac <__adddf3>
 800877c:	4682      	mov	sl, r0
 800877e:	468b      	mov	fp, r1
 8008780:	e78d      	b.n	800869e <_strtod_l+0xab6>
 8008782:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008786:	e7db      	b.n	8008740 <_strtod_l+0xb58>
 8008788:	a311      	add	r3, pc, #68	; (adr r3, 80087d0 <_strtod_l+0xbe8>)
 800878a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800878e:	f7f8 f9b5 	bl	8000afc <__aeabi_dcmplt>
 8008792:	e7b2      	b.n	80086fa <_strtod_l+0xb12>
 8008794:	2300      	movs	r3, #0
 8008796:	930a      	str	r3, [sp, #40]	; 0x28
 8008798:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800879a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800879c:	6013      	str	r3, [r2, #0]
 800879e:	f7ff ba6b 	b.w	8007c78 <_strtod_l+0x90>
 80087a2:	2a65      	cmp	r2, #101	; 0x65
 80087a4:	f43f ab5f 	beq.w	8007e66 <_strtod_l+0x27e>
 80087a8:	2a45      	cmp	r2, #69	; 0x45
 80087aa:	f43f ab5c 	beq.w	8007e66 <_strtod_l+0x27e>
 80087ae:	2301      	movs	r3, #1
 80087b0:	f7ff bb94 	b.w	8007edc <_strtod_l+0x2f4>
 80087b4:	f3af 8000 	nop.w
 80087b8:	94a03595 	.word	0x94a03595
 80087bc:	3fdfffff 	.word	0x3fdfffff
 80087c0:	35afe535 	.word	0x35afe535
 80087c4:	3fe00000 	.word	0x3fe00000
 80087c8:	ffc00000 	.word	0xffc00000
 80087cc:	41dfffff 	.word	0x41dfffff
 80087d0:	94a03595 	.word	0x94a03595
 80087d4:	3fcfffff 	.word	0x3fcfffff
 80087d8:	3ff00000 	.word	0x3ff00000
 80087dc:	7ff00000 	.word	0x7ff00000
 80087e0:	7fe00000 	.word	0x7fe00000
 80087e4:	7c9fffff 	.word	0x7c9fffff
 80087e8:	3fe00000 	.word	0x3fe00000
 80087ec:	bff00000 	.word	0xbff00000
 80087f0:	7fefffff 	.word	0x7fefffff

080087f4 <_strtod_r>:
 80087f4:	4b01      	ldr	r3, [pc, #4]	; (80087fc <_strtod_r+0x8>)
 80087f6:	f7ff b9f7 	b.w	8007be8 <_strtod_l>
 80087fa:	bf00      	nop
 80087fc:	200000e0 	.word	0x200000e0

08008800 <_strtol_l.constprop.0>:
 8008800:	2b01      	cmp	r3, #1
 8008802:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008806:	d001      	beq.n	800880c <_strtol_l.constprop.0+0xc>
 8008808:	2b24      	cmp	r3, #36	; 0x24
 800880a:	d906      	bls.n	800881a <_strtol_l.constprop.0+0x1a>
 800880c:	f7fe fa62 	bl	8006cd4 <__errno>
 8008810:	2316      	movs	r3, #22
 8008812:	6003      	str	r3, [r0, #0]
 8008814:	2000      	movs	r0, #0
 8008816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800881a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008900 <_strtol_l.constprop.0+0x100>
 800881e:	460d      	mov	r5, r1
 8008820:	462e      	mov	r6, r5
 8008822:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008826:	f814 700c 	ldrb.w	r7, [r4, ip]
 800882a:	f017 0708 	ands.w	r7, r7, #8
 800882e:	d1f7      	bne.n	8008820 <_strtol_l.constprop.0+0x20>
 8008830:	2c2d      	cmp	r4, #45	; 0x2d
 8008832:	d132      	bne.n	800889a <_strtol_l.constprop.0+0x9a>
 8008834:	782c      	ldrb	r4, [r5, #0]
 8008836:	2701      	movs	r7, #1
 8008838:	1cb5      	adds	r5, r6, #2
 800883a:	2b00      	cmp	r3, #0
 800883c:	d05b      	beq.n	80088f6 <_strtol_l.constprop.0+0xf6>
 800883e:	2b10      	cmp	r3, #16
 8008840:	d109      	bne.n	8008856 <_strtol_l.constprop.0+0x56>
 8008842:	2c30      	cmp	r4, #48	; 0x30
 8008844:	d107      	bne.n	8008856 <_strtol_l.constprop.0+0x56>
 8008846:	782c      	ldrb	r4, [r5, #0]
 8008848:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800884c:	2c58      	cmp	r4, #88	; 0x58
 800884e:	d14d      	bne.n	80088ec <_strtol_l.constprop.0+0xec>
 8008850:	786c      	ldrb	r4, [r5, #1]
 8008852:	2310      	movs	r3, #16
 8008854:	3502      	adds	r5, #2
 8008856:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800885a:	f108 38ff 	add.w	r8, r8, #4294967295
 800885e:	f04f 0c00 	mov.w	ip, #0
 8008862:	fbb8 f9f3 	udiv	r9, r8, r3
 8008866:	4666      	mov	r6, ip
 8008868:	fb03 8a19 	mls	sl, r3, r9, r8
 800886c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008870:	f1be 0f09 	cmp.w	lr, #9
 8008874:	d816      	bhi.n	80088a4 <_strtol_l.constprop.0+0xa4>
 8008876:	4674      	mov	r4, lr
 8008878:	42a3      	cmp	r3, r4
 800887a:	dd24      	ble.n	80088c6 <_strtol_l.constprop.0+0xc6>
 800887c:	f1bc 0f00 	cmp.w	ip, #0
 8008880:	db1e      	blt.n	80088c0 <_strtol_l.constprop.0+0xc0>
 8008882:	45b1      	cmp	r9, r6
 8008884:	d31c      	bcc.n	80088c0 <_strtol_l.constprop.0+0xc0>
 8008886:	d101      	bne.n	800888c <_strtol_l.constprop.0+0x8c>
 8008888:	45a2      	cmp	sl, r4
 800888a:	db19      	blt.n	80088c0 <_strtol_l.constprop.0+0xc0>
 800888c:	fb06 4603 	mla	r6, r6, r3, r4
 8008890:	f04f 0c01 	mov.w	ip, #1
 8008894:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008898:	e7e8      	b.n	800886c <_strtol_l.constprop.0+0x6c>
 800889a:	2c2b      	cmp	r4, #43	; 0x2b
 800889c:	bf04      	itt	eq
 800889e:	782c      	ldrbeq	r4, [r5, #0]
 80088a0:	1cb5      	addeq	r5, r6, #2
 80088a2:	e7ca      	b.n	800883a <_strtol_l.constprop.0+0x3a>
 80088a4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80088a8:	f1be 0f19 	cmp.w	lr, #25
 80088ac:	d801      	bhi.n	80088b2 <_strtol_l.constprop.0+0xb2>
 80088ae:	3c37      	subs	r4, #55	; 0x37
 80088b0:	e7e2      	b.n	8008878 <_strtol_l.constprop.0+0x78>
 80088b2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80088b6:	f1be 0f19 	cmp.w	lr, #25
 80088ba:	d804      	bhi.n	80088c6 <_strtol_l.constprop.0+0xc6>
 80088bc:	3c57      	subs	r4, #87	; 0x57
 80088be:	e7db      	b.n	8008878 <_strtol_l.constprop.0+0x78>
 80088c0:	f04f 3cff 	mov.w	ip, #4294967295
 80088c4:	e7e6      	b.n	8008894 <_strtol_l.constprop.0+0x94>
 80088c6:	f1bc 0f00 	cmp.w	ip, #0
 80088ca:	da05      	bge.n	80088d8 <_strtol_l.constprop.0+0xd8>
 80088cc:	2322      	movs	r3, #34	; 0x22
 80088ce:	6003      	str	r3, [r0, #0]
 80088d0:	4646      	mov	r6, r8
 80088d2:	b942      	cbnz	r2, 80088e6 <_strtol_l.constprop.0+0xe6>
 80088d4:	4630      	mov	r0, r6
 80088d6:	e79e      	b.n	8008816 <_strtol_l.constprop.0+0x16>
 80088d8:	b107      	cbz	r7, 80088dc <_strtol_l.constprop.0+0xdc>
 80088da:	4276      	negs	r6, r6
 80088dc:	2a00      	cmp	r2, #0
 80088de:	d0f9      	beq.n	80088d4 <_strtol_l.constprop.0+0xd4>
 80088e0:	f1bc 0f00 	cmp.w	ip, #0
 80088e4:	d000      	beq.n	80088e8 <_strtol_l.constprop.0+0xe8>
 80088e6:	1e69      	subs	r1, r5, #1
 80088e8:	6011      	str	r1, [r2, #0]
 80088ea:	e7f3      	b.n	80088d4 <_strtol_l.constprop.0+0xd4>
 80088ec:	2430      	movs	r4, #48	; 0x30
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1b1      	bne.n	8008856 <_strtol_l.constprop.0+0x56>
 80088f2:	2308      	movs	r3, #8
 80088f4:	e7af      	b.n	8008856 <_strtol_l.constprop.0+0x56>
 80088f6:	2c30      	cmp	r4, #48	; 0x30
 80088f8:	d0a5      	beq.n	8008846 <_strtol_l.constprop.0+0x46>
 80088fa:	230a      	movs	r3, #10
 80088fc:	e7ab      	b.n	8008856 <_strtol_l.constprop.0+0x56>
 80088fe:	bf00      	nop
 8008900:	0800b8e1 	.word	0x0800b8e1

08008904 <_strtol_r>:
 8008904:	f7ff bf7c 	b.w	8008800 <_strtol_l.constprop.0>

08008908 <__swbuf_r>:
 8008908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890a:	460e      	mov	r6, r1
 800890c:	4614      	mov	r4, r2
 800890e:	4605      	mov	r5, r0
 8008910:	b118      	cbz	r0, 800891a <__swbuf_r+0x12>
 8008912:	6983      	ldr	r3, [r0, #24]
 8008914:	b90b      	cbnz	r3, 800891a <__swbuf_r+0x12>
 8008916:	f001 f84b 	bl	80099b0 <__sinit>
 800891a:	4b21      	ldr	r3, [pc, #132]	; (80089a0 <__swbuf_r+0x98>)
 800891c:	429c      	cmp	r4, r3
 800891e:	d12b      	bne.n	8008978 <__swbuf_r+0x70>
 8008920:	686c      	ldr	r4, [r5, #4]
 8008922:	69a3      	ldr	r3, [r4, #24]
 8008924:	60a3      	str	r3, [r4, #8]
 8008926:	89a3      	ldrh	r3, [r4, #12]
 8008928:	071a      	lsls	r2, r3, #28
 800892a:	d52f      	bpl.n	800898c <__swbuf_r+0x84>
 800892c:	6923      	ldr	r3, [r4, #16]
 800892e:	b36b      	cbz	r3, 800898c <__swbuf_r+0x84>
 8008930:	6923      	ldr	r3, [r4, #16]
 8008932:	6820      	ldr	r0, [r4, #0]
 8008934:	1ac0      	subs	r0, r0, r3
 8008936:	6963      	ldr	r3, [r4, #20]
 8008938:	b2f6      	uxtb	r6, r6
 800893a:	4283      	cmp	r3, r0
 800893c:	4637      	mov	r7, r6
 800893e:	dc04      	bgt.n	800894a <__swbuf_r+0x42>
 8008940:	4621      	mov	r1, r4
 8008942:	4628      	mov	r0, r5
 8008944:	f000 ffa0 	bl	8009888 <_fflush_r>
 8008948:	bb30      	cbnz	r0, 8008998 <__swbuf_r+0x90>
 800894a:	68a3      	ldr	r3, [r4, #8]
 800894c:	3b01      	subs	r3, #1
 800894e:	60a3      	str	r3, [r4, #8]
 8008950:	6823      	ldr	r3, [r4, #0]
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	6022      	str	r2, [r4, #0]
 8008956:	701e      	strb	r6, [r3, #0]
 8008958:	6963      	ldr	r3, [r4, #20]
 800895a:	3001      	adds	r0, #1
 800895c:	4283      	cmp	r3, r0
 800895e:	d004      	beq.n	800896a <__swbuf_r+0x62>
 8008960:	89a3      	ldrh	r3, [r4, #12]
 8008962:	07db      	lsls	r3, r3, #31
 8008964:	d506      	bpl.n	8008974 <__swbuf_r+0x6c>
 8008966:	2e0a      	cmp	r6, #10
 8008968:	d104      	bne.n	8008974 <__swbuf_r+0x6c>
 800896a:	4621      	mov	r1, r4
 800896c:	4628      	mov	r0, r5
 800896e:	f000 ff8b 	bl	8009888 <_fflush_r>
 8008972:	b988      	cbnz	r0, 8008998 <__swbuf_r+0x90>
 8008974:	4638      	mov	r0, r7
 8008976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008978:	4b0a      	ldr	r3, [pc, #40]	; (80089a4 <__swbuf_r+0x9c>)
 800897a:	429c      	cmp	r4, r3
 800897c:	d101      	bne.n	8008982 <__swbuf_r+0x7a>
 800897e:	68ac      	ldr	r4, [r5, #8]
 8008980:	e7cf      	b.n	8008922 <__swbuf_r+0x1a>
 8008982:	4b09      	ldr	r3, [pc, #36]	; (80089a8 <__swbuf_r+0xa0>)
 8008984:	429c      	cmp	r4, r3
 8008986:	bf08      	it	eq
 8008988:	68ec      	ldreq	r4, [r5, #12]
 800898a:	e7ca      	b.n	8008922 <__swbuf_r+0x1a>
 800898c:	4621      	mov	r1, r4
 800898e:	4628      	mov	r0, r5
 8008990:	f000 f80c 	bl	80089ac <__swsetup_r>
 8008994:	2800      	cmp	r0, #0
 8008996:	d0cb      	beq.n	8008930 <__swbuf_r+0x28>
 8008998:	f04f 37ff 	mov.w	r7, #4294967295
 800899c:	e7ea      	b.n	8008974 <__swbuf_r+0x6c>
 800899e:	bf00      	nop
 80089a0:	0800ba94 	.word	0x0800ba94
 80089a4:	0800bab4 	.word	0x0800bab4
 80089a8:	0800ba74 	.word	0x0800ba74

080089ac <__swsetup_r>:
 80089ac:	4b32      	ldr	r3, [pc, #200]	; (8008a78 <__swsetup_r+0xcc>)
 80089ae:	b570      	push	{r4, r5, r6, lr}
 80089b0:	681d      	ldr	r5, [r3, #0]
 80089b2:	4606      	mov	r6, r0
 80089b4:	460c      	mov	r4, r1
 80089b6:	b125      	cbz	r5, 80089c2 <__swsetup_r+0x16>
 80089b8:	69ab      	ldr	r3, [r5, #24]
 80089ba:	b913      	cbnz	r3, 80089c2 <__swsetup_r+0x16>
 80089bc:	4628      	mov	r0, r5
 80089be:	f000 fff7 	bl	80099b0 <__sinit>
 80089c2:	4b2e      	ldr	r3, [pc, #184]	; (8008a7c <__swsetup_r+0xd0>)
 80089c4:	429c      	cmp	r4, r3
 80089c6:	d10f      	bne.n	80089e8 <__swsetup_r+0x3c>
 80089c8:	686c      	ldr	r4, [r5, #4]
 80089ca:	89a3      	ldrh	r3, [r4, #12]
 80089cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089d0:	0719      	lsls	r1, r3, #28
 80089d2:	d42c      	bmi.n	8008a2e <__swsetup_r+0x82>
 80089d4:	06dd      	lsls	r5, r3, #27
 80089d6:	d411      	bmi.n	80089fc <__swsetup_r+0x50>
 80089d8:	2309      	movs	r3, #9
 80089da:	6033      	str	r3, [r6, #0]
 80089dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089e0:	81a3      	strh	r3, [r4, #12]
 80089e2:	f04f 30ff 	mov.w	r0, #4294967295
 80089e6:	e03e      	b.n	8008a66 <__swsetup_r+0xba>
 80089e8:	4b25      	ldr	r3, [pc, #148]	; (8008a80 <__swsetup_r+0xd4>)
 80089ea:	429c      	cmp	r4, r3
 80089ec:	d101      	bne.n	80089f2 <__swsetup_r+0x46>
 80089ee:	68ac      	ldr	r4, [r5, #8]
 80089f0:	e7eb      	b.n	80089ca <__swsetup_r+0x1e>
 80089f2:	4b24      	ldr	r3, [pc, #144]	; (8008a84 <__swsetup_r+0xd8>)
 80089f4:	429c      	cmp	r4, r3
 80089f6:	bf08      	it	eq
 80089f8:	68ec      	ldreq	r4, [r5, #12]
 80089fa:	e7e6      	b.n	80089ca <__swsetup_r+0x1e>
 80089fc:	0758      	lsls	r0, r3, #29
 80089fe:	d512      	bpl.n	8008a26 <__swsetup_r+0x7a>
 8008a00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a02:	b141      	cbz	r1, 8008a16 <__swsetup_r+0x6a>
 8008a04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a08:	4299      	cmp	r1, r3
 8008a0a:	d002      	beq.n	8008a12 <__swsetup_r+0x66>
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	f002 f939 	bl	800ac84 <_free_r>
 8008a12:	2300      	movs	r3, #0
 8008a14:	6363      	str	r3, [r4, #52]	; 0x34
 8008a16:	89a3      	ldrh	r3, [r4, #12]
 8008a18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a1c:	81a3      	strh	r3, [r4, #12]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	6063      	str	r3, [r4, #4]
 8008a22:	6923      	ldr	r3, [r4, #16]
 8008a24:	6023      	str	r3, [r4, #0]
 8008a26:	89a3      	ldrh	r3, [r4, #12]
 8008a28:	f043 0308 	orr.w	r3, r3, #8
 8008a2c:	81a3      	strh	r3, [r4, #12]
 8008a2e:	6923      	ldr	r3, [r4, #16]
 8008a30:	b94b      	cbnz	r3, 8008a46 <__swsetup_r+0x9a>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a3c:	d003      	beq.n	8008a46 <__swsetup_r+0x9a>
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4630      	mov	r0, r6
 8008a42:	f001 fbed 	bl	800a220 <__smakebuf_r>
 8008a46:	89a0      	ldrh	r0, [r4, #12]
 8008a48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a4c:	f010 0301 	ands.w	r3, r0, #1
 8008a50:	d00a      	beq.n	8008a68 <__swsetup_r+0xbc>
 8008a52:	2300      	movs	r3, #0
 8008a54:	60a3      	str	r3, [r4, #8]
 8008a56:	6963      	ldr	r3, [r4, #20]
 8008a58:	425b      	negs	r3, r3
 8008a5a:	61a3      	str	r3, [r4, #24]
 8008a5c:	6923      	ldr	r3, [r4, #16]
 8008a5e:	b943      	cbnz	r3, 8008a72 <__swsetup_r+0xc6>
 8008a60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a64:	d1ba      	bne.n	80089dc <__swsetup_r+0x30>
 8008a66:	bd70      	pop	{r4, r5, r6, pc}
 8008a68:	0781      	lsls	r1, r0, #30
 8008a6a:	bf58      	it	pl
 8008a6c:	6963      	ldrpl	r3, [r4, #20]
 8008a6e:	60a3      	str	r3, [r4, #8]
 8008a70:	e7f4      	b.n	8008a5c <__swsetup_r+0xb0>
 8008a72:	2000      	movs	r0, #0
 8008a74:	e7f7      	b.n	8008a66 <__swsetup_r+0xba>
 8008a76:	bf00      	nop
 8008a78:	20000078 	.word	0x20000078
 8008a7c:	0800ba94 	.word	0x0800ba94
 8008a80:	0800bab4 	.word	0x0800bab4
 8008a84:	0800ba74 	.word	0x0800ba74

08008a88 <quorem>:
 8008a88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a8c:	6903      	ldr	r3, [r0, #16]
 8008a8e:	690c      	ldr	r4, [r1, #16]
 8008a90:	42a3      	cmp	r3, r4
 8008a92:	4607      	mov	r7, r0
 8008a94:	f2c0 8081 	blt.w	8008b9a <quorem+0x112>
 8008a98:	3c01      	subs	r4, #1
 8008a9a:	f101 0814 	add.w	r8, r1, #20
 8008a9e:	f100 0514 	add.w	r5, r0, #20
 8008aa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008aa6:	9301      	str	r3, [sp, #4]
 8008aa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008aac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ab8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008abc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ac0:	d331      	bcc.n	8008b26 <quorem+0x9e>
 8008ac2:	f04f 0e00 	mov.w	lr, #0
 8008ac6:	4640      	mov	r0, r8
 8008ac8:	46ac      	mov	ip, r5
 8008aca:	46f2      	mov	sl, lr
 8008acc:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ad0:	b293      	uxth	r3, r2
 8008ad2:	fb06 e303 	mla	r3, r6, r3, lr
 8008ad6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	ebaa 0303 	sub.w	r3, sl, r3
 8008ae0:	f8dc a000 	ldr.w	sl, [ip]
 8008ae4:	0c12      	lsrs	r2, r2, #16
 8008ae6:	fa13 f38a 	uxtah	r3, r3, sl
 8008aea:	fb06 e202 	mla	r2, r6, r2, lr
 8008aee:	9300      	str	r3, [sp, #0]
 8008af0:	9b00      	ldr	r3, [sp, #0]
 8008af2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008af6:	b292      	uxth	r2, r2
 8008af8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008afc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b00:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b04:	4581      	cmp	r9, r0
 8008b06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b0a:	f84c 3b04 	str.w	r3, [ip], #4
 8008b0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008b12:	d2db      	bcs.n	8008acc <quorem+0x44>
 8008b14:	f855 300b 	ldr.w	r3, [r5, fp]
 8008b18:	b92b      	cbnz	r3, 8008b26 <quorem+0x9e>
 8008b1a:	9b01      	ldr	r3, [sp, #4]
 8008b1c:	3b04      	subs	r3, #4
 8008b1e:	429d      	cmp	r5, r3
 8008b20:	461a      	mov	r2, r3
 8008b22:	d32e      	bcc.n	8008b82 <quorem+0xfa>
 8008b24:	613c      	str	r4, [r7, #16]
 8008b26:	4638      	mov	r0, r7
 8008b28:	f001 fea0 	bl	800a86c <__mcmp>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	db24      	blt.n	8008b7a <quorem+0xf2>
 8008b30:	3601      	adds	r6, #1
 8008b32:	4628      	mov	r0, r5
 8008b34:	f04f 0c00 	mov.w	ip, #0
 8008b38:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b3c:	f8d0 e000 	ldr.w	lr, [r0]
 8008b40:	b293      	uxth	r3, r2
 8008b42:	ebac 0303 	sub.w	r3, ip, r3
 8008b46:	0c12      	lsrs	r2, r2, #16
 8008b48:	fa13 f38e 	uxtah	r3, r3, lr
 8008b4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008b50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b5a:	45c1      	cmp	r9, r8
 8008b5c:	f840 3b04 	str.w	r3, [r0], #4
 8008b60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008b64:	d2e8      	bcs.n	8008b38 <quorem+0xb0>
 8008b66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b6e:	b922      	cbnz	r2, 8008b7a <quorem+0xf2>
 8008b70:	3b04      	subs	r3, #4
 8008b72:	429d      	cmp	r5, r3
 8008b74:	461a      	mov	r2, r3
 8008b76:	d30a      	bcc.n	8008b8e <quorem+0x106>
 8008b78:	613c      	str	r4, [r7, #16]
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	b003      	add	sp, #12
 8008b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b82:	6812      	ldr	r2, [r2, #0]
 8008b84:	3b04      	subs	r3, #4
 8008b86:	2a00      	cmp	r2, #0
 8008b88:	d1cc      	bne.n	8008b24 <quorem+0x9c>
 8008b8a:	3c01      	subs	r4, #1
 8008b8c:	e7c7      	b.n	8008b1e <quorem+0x96>
 8008b8e:	6812      	ldr	r2, [r2, #0]
 8008b90:	3b04      	subs	r3, #4
 8008b92:	2a00      	cmp	r2, #0
 8008b94:	d1f0      	bne.n	8008b78 <quorem+0xf0>
 8008b96:	3c01      	subs	r4, #1
 8008b98:	e7eb      	b.n	8008b72 <quorem+0xea>
 8008b9a:	2000      	movs	r0, #0
 8008b9c:	e7ee      	b.n	8008b7c <quorem+0xf4>
	...

08008ba0 <_dtoa_r>:
 8008ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba4:	ed2d 8b04 	vpush	{d8-d9}
 8008ba8:	ec57 6b10 	vmov	r6, r7, d0
 8008bac:	b093      	sub	sp, #76	; 0x4c
 8008bae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008bb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008bb4:	9106      	str	r1, [sp, #24]
 8008bb6:	ee10 aa10 	vmov	sl, s0
 8008bba:	4604      	mov	r4, r0
 8008bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8008bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8008bc0:	46bb      	mov	fp, r7
 8008bc2:	b975      	cbnz	r5, 8008be2 <_dtoa_r+0x42>
 8008bc4:	2010      	movs	r0, #16
 8008bc6:	f001 fb6b 	bl	800a2a0 <malloc>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	6260      	str	r0, [r4, #36]	; 0x24
 8008bce:	b920      	cbnz	r0, 8008bda <_dtoa_r+0x3a>
 8008bd0:	4ba7      	ldr	r3, [pc, #668]	; (8008e70 <_dtoa_r+0x2d0>)
 8008bd2:	21ea      	movs	r1, #234	; 0xea
 8008bd4:	48a7      	ldr	r0, [pc, #668]	; (8008e74 <_dtoa_r+0x2d4>)
 8008bd6:	f002 fc79 	bl	800b4cc <__assert_func>
 8008bda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008bde:	6005      	str	r5, [r0, #0]
 8008be0:	60c5      	str	r5, [r0, #12]
 8008be2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008be4:	6819      	ldr	r1, [r3, #0]
 8008be6:	b151      	cbz	r1, 8008bfe <_dtoa_r+0x5e>
 8008be8:	685a      	ldr	r2, [r3, #4]
 8008bea:	604a      	str	r2, [r1, #4]
 8008bec:	2301      	movs	r3, #1
 8008bee:	4093      	lsls	r3, r2
 8008bf0:	608b      	str	r3, [r1, #8]
 8008bf2:	4620      	mov	r0, r4
 8008bf4:	f001 fbae 	bl	800a354 <_Bfree>
 8008bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	601a      	str	r2, [r3, #0]
 8008bfe:	1e3b      	subs	r3, r7, #0
 8008c00:	bfaa      	itet	ge
 8008c02:	2300      	movge	r3, #0
 8008c04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008c08:	f8c8 3000 	strge.w	r3, [r8]
 8008c0c:	4b9a      	ldr	r3, [pc, #616]	; (8008e78 <_dtoa_r+0x2d8>)
 8008c0e:	bfbc      	itt	lt
 8008c10:	2201      	movlt	r2, #1
 8008c12:	f8c8 2000 	strlt.w	r2, [r8]
 8008c16:	ea33 030b 	bics.w	r3, r3, fp
 8008c1a:	d11b      	bne.n	8008c54 <_dtoa_r+0xb4>
 8008c1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008c22:	6013      	str	r3, [r2, #0]
 8008c24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c28:	4333      	orrs	r3, r6
 8008c2a:	f000 8592 	beq.w	8009752 <_dtoa_r+0xbb2>
 8008c2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c30:	b963      	cbnz	r3, 8008c4c <_dtoa_r+0xac>
 8008c32:	4b92      	ldr	r3, [pc, #584]	; (8008e7c <_dtoa_r+0x2dc>)
 8008c34:	e022      	b.n	8008c7c <_dtoa_r+0xdc>
 8008c36:	4b92      	ldr	r3, [pc, #584]	; (8008e80 <_dtoa_r+0x2e0>)
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	3308      	adds	r3, #8
 8008c3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008c3e:	6013      	str	r3, [r2, #0]
 8008c40:	9801      	ldr	r0, [sp, #4]
 8008c42:	b013      	add	sp, #76	; 0x4c
 8008c44:	ecbd 8b04 	vpop	{d8-d9}
 8008c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4c:	4b8b      	ldr	r3, [pc, #556]	; (8008e7c <_dtoa_r+0x2dc>)
 8008c4e:	9301      	str	r3, [sp, #4]
 8008c50:	3303      	adds	r3, #3
 8008c52:	e7f3      	b.n	8008c3c <_dtoa_r+0x9c>
 8008c54:	2200      	movs	r2, #0
 8008c56:	2300      	movs	r3, #0
 8008c58:	4650      	mov	r0, sl
 8008c5a:	4659      	mov	r1, fp
 8008c5c:	f7f7 ff44 	bl	8000ae8 <__aeabi_dcmpeq>
 8008c60:	ec4b ab19 	vmov	d9, sl, fp
 8008c64:	4680      	mov	r8, r0
 8008c66:	b158      	cbz	r0, 8008c80 <_dtoa_r+0xe0>
 8008c68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	6013      	str	r3, [r2, #0]
 8008c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f000 856b 	beq.w	800974c <_dtoa_r+0xbac>
 8008c76:	4883      	ldr	r0, [pc, #524]	; (8008e84 <_dtoa_r+0x2e4>)
 8008c78:	6018      	str	r0, [r3, #0]
 8008c7a:	1e43      	subs	r3, r0, #1
 8008c7c:	9301      	str	r3, [sp, #4]
 8008c7e:	e7df      	b.n	8008c40 <_dtoa_r+0xa0>
 8008c80:	ec4b ab10 	vmov	d0, sl, fp
 8008c84:	aa10      	add	r2, sp, #64	; 0x40
 8008c86:	a911      	add	r1, sp, #68	; 0x44
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f001 ff11 	bl	800aab0 <__d2b>
 8008c8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008c92:	ee08 0a10 	vmov	s16, r0
 8008c96:	2d00      	cmp	r5, #0
 8008c98:	f000 8084 	beq.w	8008da4 <_dtoa_r+0x204>
 8008c9c:	ee19 3a90 	vmov	r3, s19
 8008ca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ca4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008ca8:	4656      	mov	r6, sl
 8008caa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008cae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008cb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008cb6:	4b74      	ldr	r3, [pc, #464]	; (8008e88 <_dtoa_r+0x2e8>)
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4630      	mov	r0, r6
 8008cbc:	4639      	mov	r1, r7
 8008cbe:	f7f7 faf3 	bl	80002a8 <__aeabi_dsub>
 8008cc2:	a365      	add	r3, pc, #404	; (adr r3, 8008e58 <_dtoa_r+0x2b8>)
 8008cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc8:	f7f7 fca6 	bl	8000618 <__aeabi_dmul>
 8008ccc:	a364      	add	r3, pc, #400	; (adr r3, 8008e60 <_dtoa_r+0x2c0>)
 8008cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd2:	f7f7 faeb 	bl	80002ac <__adddf3>
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	4628      	mov	r0, r5
 8008cda:	460f      	mov	r7, r1
 8008cdc:	f7f7 fc32 	bl	8000544 <__aeabi_i2d>
 8008ce0:	a361      	add	r3, pc, #388	; (adr r3, 8008e68 <_dtoa_r+0x2c8>)
 8008ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce6:	f7f7 fc97 	bl	8000618 <__aeabi_dmul>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	4630      	mov	r0, r6
 8008cf0:	4639      	mov	r1, r7
 8008cf2:	f7f7 fadb 	bl	80002ac <__adddf3>
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	460f      	mov	r7, r1
 8008cfa:	f7f7 ff3d 	bl	8000b78 <__aeabi_d2iz>
 8008cfe:	2200      	movs	r2, #0
 8008d00:	9000      	str	r0, [sp, #0]
 8008d02:	2300      	movs	r3, #0
 8008d04:	4630      	mov	r0, r6
 8008d06:	4639      	mov	r1, r7
 8008d08:	f7f7 fef8 	bl	8000afc <__aeabi_dcmplt>
 8008d0c:	b150      	cbz	r0, 8008d24 <_dtoa_r+0x184>
 8008d0e:	9800      	ldr	r0, [sp, #0]
 8008d10:	f7f7 fc18 	bl	8000544 <__aeabi_i2d>
 8008d14:	4632      	mov	r2, r6
 8008d16:	463b      	mov	r3, r7
 8008d18:	f7f7 fee6 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d1c:	b910      	cbnz	r0, 8008d24 <_dtoa_r+0x184>
 8008d1e:	9b00      	ldr	r3, [sp, #0]
 8008d20:	3b01      	subs	r3, #1
 8008d22:	9300      	str	r3, [sp, #0]
 8008d24:	9b00      	ldr	r3, [sp, #0]
 8008d26:	2b16      	cmp	r3, #22
 8008d28:	d85a      	bhi.n	8008de0 <_dtoa_r+0x240>
 8008d2a:	9a00      	ldr	r2, [sp, #0]
 8008d2c:	4b57      	ldr	r3, [pc, #348]	; (8008e8c <_dtoa_r+0x2ec>)
 8008d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d36:	ec51 0b19 	vmov	r0, r1, d9
 8008d3a:	f7f7 fedf 	bl	8000afc <__aeabi_dcmplt>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d050      	beq.n	8008de4 <_dtoa_r+0x244>
 8008d42:	9b00      	ldr	r3, [sp, #0]
 8008d44:	3b01      	subs	r3, #1
 8008d46:	9300      	str	r3, [sp, #0]
 8008d48:	2300      	movs	r3, #0
 8008d4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d4e:	1b5d      	subs	r5, r3, r5
 8008d50:	1e6b      	subs	r3, r5, #1
 8008d52:	9305      	str	r3, [sp, #20]
 8008d54:	bf45      	ittet	mi
 8008d56:	f1c5 0301 	rsbmi	r3, r5, #1
 8008d5a:	9304      	strmi	r3, [sp, #16]
 8008d5c:	2300      	movpl	r3, #0
 8008d5e:	2300      	movmi	r3, #0
 8008d60:	bf4c      	ite	mi
 8008d62:	9305      	strmi	r3, [sp, #20]
 8008d64:	9304      	strpl	r3, [sp, #16]
 8008d66:	9b00      	ldr	r3, [sp, #0]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	db3d      	blt.n	8008de8 <_dtoa_r+0x248>
 8008d6c:	9b05      	ldr	r3, [sp, #20]
 8008d6e:	9a00      	ldr	r2, [sp, #0]
 8008d70:	920a      	str	r2, [sp, #40]	; 0x28
 8008d72:	4413      	add	r3, r2
 8008d74:	9305      	str	r3, [sp, #20]
 8008d76:	2300      	movs	r3, #0
 8008d78:	9307      	str	r3, [sp, #28]
 8008d7a:	9b06      	ldr	r3, [sp, #24]
 8008d7c:	2b09      	cmp	r3, #9
 8008d7e:	f200 8089 	bhi.w	8008e94 <_dtoa_r+0x2f4>
 8008d82:	2b05      	cmp	r3, #5
 8008d84:	bfc4      	itt	gt
 8008d86:	3b04      	subgt	r3, #4
 8008d88:	9306      	strgt	r3, [sp, #24]
 8008d8a:	9b06      	ldr	r3, [sp, #24]
 8008d8c:	f1a3 0302 	sub.w	r3, r3, #2
 8008d90:	bfcc      	ite	gt
 8008d92:	2500      	movgt	r5, #0
 8008d94:	2501      	movle	r5, #1
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	f200 8087 	bhi.w	8008eaa <_dtoa_r+0x30a>
 8008d9c:	e8df f003 	tbb	[pc, r3]
 8008da0:	59383a2d 	.word	0x59383a2d
 8008da4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008da8:	441d      	add	r5, r3
 8008daa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008dae:	2b20      	cmp	r3, #32
 8008db0:	bfc1      	itttt	gt
 8008db2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008db6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008dba:	fa0b f303 	lslgt.w	r3, fp, r3
 8008dbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008dc2:	bfda      	itte	le
 8008dc4:	f1c3 0320 	rsble	r3, r3, #32
 8008dc8:	fa06 f003 	lslle.w	r0, r6, r3
 8008dcc:	4318      	orrgt	r0, r3
 8008dce:	f7f7 fba9 	bl	8000524 <__aeabi_ui2d>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	4606      	mov	r6, r0
 8008dd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008dda:	3d01      	subs	r5, #1
 8008ddc:	930e      	str	r3, [sp, #56]	; 0x38
 8008dde:	e76a      	b.n	8008cb6 <_dtoa_r+0x116>
 8008de0:	2301      	movs	r3, #1
 8008de2:	e7b2      	b.n	8008d4a <_dtoa_r+0x1aa>
 8008de4:	900b      	str	r0, [sp, #44]	; 0x2c
 8008de6:	e7b1      	b.n	8008d4c <_dtoa_r+0x1ac>
 8008de8:	9b04      	ldr	r3, [sp, #16]
 8008dea:	9a00      	ldr	r2, [sp, #0]
 8008dec:	1a9b      	subs	r3, r3, r2
 8008dee:	9304      	str	r3, [sp, #16]
 8008df0:	4253      	negs	r3, r2
 8008df2:	9307      	str	r3, [sp, #28]
 8008df4:	2300      	movs	r3, #0
 8008df6:	930a      	str	r3, [sp, #40]	; 0x28
 8008df8:	e7bf      	b.n	8008d7a <_dtoa_r+0x1da>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9308      	str	r3, [sp, #32]
 8008dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	dc55      	bgt.n	8008eb0 <_dtoa_r+0x310>
 8008e04:	2301      	movs	r3, #1
 8008e06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	9209      	str	r2, [sp, #36]	; 0x24
 8008e0e:	e00c      	b.n	8008e2a <_dtoa_r+0x28a>
 8008e10:	2301      	movs	r3, #1
 8008e12:	e7f3      	b.n	8008dfc <_dtoa_r+0x25c>
 8008e14:	2300      	movs	r3, #0
 8008e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e18:	9308      	str	r3, [sp, #32]
 8008e1a:	9b00      	ldr	r3, [sp, #0]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	9302      	str	r3, [sp, #8]
 8008e20:	3301      	adds	r3, #1
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	9303      	str	r3, [sp, #12]
 8008e26:	bfb8      	it	lt
 8008e28:	2301      	movlt	r3, #1
 8008e2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	6042      	str	r2, [r0, #4]
 8008e30:	2204      	movs	r2, #4
 8008e32:	f102 0614 	add.w	r6, r2, #20
 8008e36:	429e      	cmp	r6, r3
 8008e38:	6841      	ldr	r1, [r0, #4]
 8008e3a:	d93d      	bls.n	8008eb8 <_dtoa_r+0x318>
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	f001 fa49 	bl	800a2d4 <_Balloc>
 8008e42:	9001      	str	r0, [sp, #4]
 8008e44:	2800      	cmp	r0, #0
 8008e46:	d13b      	bne.n	8008ec0 <_dtoa_r+0x320>
 8008e48:	4b11      	ldr	r3, [pc, #68]	; (8008e90 <_dtoa_r+0x2f0>)
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008e50:	e6c0      	b.n	8008bd4 <_dtoa_r+0x34>
 8008e52:	2301      	movs	r3, #1
 8008e54:	e7df      	b.n	8008e16 <_dtoa_r+0x276>
 8008e56:	bf00      	nop
 8008e58:	636f4361 	.word	0x636f4361
 8008e5c:	3fd287a7 	.word	0x3fd287a7
 8008e60:	8b60c8b3 	.word	0x8b60c8b3
 8008e64:	3fc68a28 	.word	0x3fc68a28
 8008e68:	509f79fb 	.word	0x509f79fb
 8008e6c:	3fd34413 	.word	0x3fd34413
 8008e70:	0800b9ee 	.word	0x0800b9ee
 8008e74:	0800ba05 	.word	0x0800ba05
 8008e78:	7ff00000 	.word	0x7ff00000
 8008e7c:	0800b9ea 	.word	0x0800b9ea
 8008e80:	0800b9e1 	.word	0x0800b9e1
 8008e84:	0800b865 	.word	0x0800b865
 8008e88:	3ff80000 	.word	0x3ff80000
 8008e8c:	0800bbd8 	.word	0x0800bbd8
 8008e90:	0800ba60 	.word	0x0800ba60
 8008e94:	2501      	movs	r5, #1
 8008e96:	2300      	movs	r3, #0
 8008e98:	9306      	str	r3, [sp, #24]
 8008e9a:	9508      	str	r5, [sp, #32]
 8008e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	2312      	movs	r3, #18
 8008ea8:	e7b0      	b.n	8008e0c <_dtoa_r+0x26c>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	9308      	str	r3, [sp, #32]
 8008eae:	e7f5      	b.n	8008e9c <_dtoa_r+0x2fc>
 8008eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008eb6:	e7b8      	b.n	8008e2a <_dtoa_r+0x28a>
 8008eb8:	3101      	adds	r1, #1
 8008eba:	6041      	str	r1, [r0, #4]
 8008ebc:	0052      	lsls	r2, r2, #1
 8008ebe:	e7b8      	b.n	8008e32 <_dtoa_r+0x292>
 8008ec0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ec2:	9a01      	ldr	r2, [sp, #4]
 8008ec4:	601a      	str	r2, [r3, #0]
 8008ec6:	9b03      	ldr	r3, [sp, #12]
 8008ec8:	2b0e      	cmp	r3, #14
 8008eca:	f200 809d 	bhi.w	8009008 <_dtoa_r+0x468>
 8008ece:	2d00      	cmp	r5, #0
 8008ed0:	f000 809a 	beq.w	8009008 <_dtoa_r+0x468>
 8008ed4:	9b00      	ldr	r3, [sp, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	dd32      	ble.n	8008f40 <_dtoa_r+0x3a0>
 8008eda:	4ab7      	ldr	r2, [pc, #732]	; (80091b8 <_dtoa_r+0x618>)
 8008edc:	f003 030f 	and.w	r3, r3, #15
 8008ee0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008ee4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ee8:	9b00      	ldr	r3, [sp, #0]
 8008eea:	05d8      	lsls	r0, r3, #23
 8008eec:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008ef0:	d516      	bpl.n	8008f20 <_dtoa_r+0x380>
 8008ef2:	4bb2      	ldr	r3, [pc, #712]	; (80091bc <_dtoa_r+0x61c>)
 8008ef4:	ec51 0b19 	vmov	r0, r1, d9
 8008ef8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008efc:	f7f7 fcb6 	bl	800086c <__aeabi_ddiv>
 8008f00:	f007 070f 	and.w	r7, r7, #15
 8008f04:	4682      	mov	sl, r0
 8008f06:	468b      	mov	fp, r1
 8008f08:	2503      	movs	r5, #3
 8008f0a:	4eac      	ldr	r6, [pc, #688]	; (80091bc <_dtoa_r+0x61c>)
 8008f0c:	b957      	cbnz	r7, 8008f24 <_dtoa_r+0x384>
 8008f0e:	4642      	mov	r2, r8
 8008f10:	464b      	mov	r3, r9
 8008f12:	4650      	mov	r0, sl
 8008f14:	4659      	mov	r1, fp
 8008f16:	f7f7 fca9 	bl	800086c <__aeabi_ddiv>
 8008f1a:	4682      	mov	sl, r0
 8008f1c:	468b      	mov	fp, r1
 8008f1e:	e028      	b.n	8008f72 <_dtoa_r+0x3d2>
 8008f20:	2502      	movs	r5, #2
 8008f22:	e7f2      	b.n	8008f0a <_dtoa_r+0x36a>
 8008f24:	07f9      	lsls	r1, r7, #31
 8008f26:	d508      	bpl.n	8008f3a <_dtoa_r+0x39a>
 8008f28:	4640      	mov	r0, r8
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f30:	f7f7 fb72 	bl	8000618 <__aeabi_dmul>
 8008f34:	3501      	adds	r5, #1
 8008f36:	4680      	mov	r8, r0
 8008f38:	4689      	mov	r9, r1
 8008f3a:	107f      	asrs	r7, r7, #1
 8008f3c:	3608      	adds	r6, #8
 8008f3e:	e7e5      	b.n	8008f0c <_dtoa_r+0x36c>
 8008f40:	f000 809b 	beq.w	800907a <_dtoa_r+0x4da>
 8008f44:	9b00      	ldr	r3, [sp, #0]
 8008f46:	4f9d      	ldr	r7, [pc, #628]	; (80091bc <_dtoa_r+0x61c>)
 8008f48:	425e      	negs	r6, r3
 8008f4a:	4b9b      	ldr	r3, [pc, #620]	; (80091b8 <_dtoa_r+0x618>)
 8008f4c:	f006 020f 	and.w	r2, r6, #15
 8008f50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f58:	ec51 0b19 	vmov	r0, r1, d9
 8008f5c:	f7f7 fb5c 	bl	8000618 <__aeabi_dmul>
 8008f60:	1136      	asrs	r6, r6, #4
 8008f62:	4682      	mov	sl, r0
 8008f64:	468b      	mov	fp, r1
 8008f66:	2300      	movs	r3, #0
 8008f68:	2502      	movs	r5, #2
 8008f6a:	2e00      	cmp	r6, #0
 8008f6c:	d17a      	bne.n	8009064 <_dtoa_r+0x4c4>
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1d3      	bne.n	8008f1a <_dtoa_r+0x37a>
 8008f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 8082 	beq.w	800907e <_dtoa_r+0x4de>
 8008f7a:	4b91      	ldr	r3, [pc, #580]	; (80091c0 <_dtoa_r+0x620>)
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	4650      	mov	r0, sl
 8008f80:	4659      	mov	r1, fp
 8008f82:	f7f7 fdbb 	bl	8000afc <__aeabi_dcmplt>
 8008f86:	2800      	cmp	r0, #0
 8008f88:	d079      	beq.n	800907e <_dtoa_r+0x4de>
 8008f8a:	9b03      	ldr	r3, [sp, #12]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d076      	beq.n	800907e <_dtoa_r+0x4de>
 8008f90:	9b02      	ldr	r3, [sp, #8]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	dd36      	ble.n	8009004 <_dtoa_r+0x464>
 8008f96:	9b00      	ldr	r3, [sp, #0]
 8008f98:	4650      	mov	r0, sl
 8008f9a:	4659      	mov	r1, fp
 8008f9c:	1e5f      	subs	r7, r3, #1
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	4b88      	ldr	r3, [pc, #544]	; (80091c4 <_dtoa_r+0x624>)
 8008fa2:	f7f7 fb39 	bl	8000618 <__aeabi_dmul>
 8008fa6:	9e02      	ldr	r6, [sp, #8]
 8008fa8:	4682      	mov	sl, r0
 8008faa:	468b      	mov	fp, r1
 8008fac:	3501      	adds	r5, #1
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f7f7 fac8 	bl	8000544 <__aeabi_i2d>
 8008fb4:	4652      	mov	r2, sl
 8008fb6:	465b      	mov	r3, fp
 8008fb8:	f7f7 fb2e 	bl	8000618 <__aeabi_dmul>
 8008fbc:	4b82      	ldr	r3, [pc, #520]	; (80091c8 <_dtoa_r+0x628>)
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f7f7 f974 	bl	80002ac <__adddf3>
 8008fc4:	46d0      	mov	r8, sl
 8008fc6:	46d9      	mov	r9, fp
 8008fc8:	4682      	mov	sl, r0
 8008fca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008fce:	2e00      	cmp	r6, #0
 8008fd0:	d158      	bne.n	8009084 <_dtoa_r+0x4e4>
 8008fd2:	4b7e      	ldr	r3, [pc, #504]	; (80091cc <_dtoa_r+0x62c>)
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	4640      	mov	r0, r8
 8008fd8:	4649      	mov	r1, r9
 8008fda:	f7f7 f965 	bl	80002a8 <__aeabi_dsub>
 8008fde:	4652      	mov	r2, sl
 8008fe0:	465b      	mov	r3, fp
 8008fe2:	4680      	mov	r8, r0
 8008fe4:	4689      	mov	r9, r1
 8008fe6:	f7f7 fda7 	bl	8000b38 <__aeabi_dcmpgt>
 8008fea:	2800      	cmp	r0, #0
 8008fec:	f040 8295 	bne.w	800951a <_dtoa_r+0x97a>
 8008ff0:	4652      	mov	r2, sl
 8008ff2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008ff6:	4640      	mov	r0, r8
 8008ff8:	4649      	mov	r1, r9
 8008ffa:	f7f7 fd7f 	bl	8000afc <__aeabi_dcmplt>
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f040 8289 	bne.w	8009516 <_dtoa_r+0x976>
 8009004:	ec5b ab19 	vmov	sl, fp, d9
 8009008:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800900a:	2b00      	cmp	r3, #0
 800900c:	f2c0 8148 	blt.w	80092a0 <_dtoa_r+0x700>
 8009010:	9a00      	ldr	r2, [sp, #0]
 8009012:	2a0e      	cmp	r2, #14
 8009014:	f300 8144 	bgt.w	80092a0 <_dtoa_r+0x700>
 8009018:	4b67      	ldr	r3, [pc, #412]	; (80091b8 <_dtoa_r+0x618>)
 800901a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800901e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009024:	2b00      	cmp	r3, #0
 8009026:	f280 80d5 	bge.w	80091d4 <_dtoa_r+0x634>
 800902a:	9b03      	ldr	r3, [sp, #12]
 800902c:	2b00      	cmp	r3, #0
 800902e:	f300 80d1 	bgt.w	80091d4 <_dtoa_r+0x634>
 8009032:	f040 826f 	bne.w	8009514 <_dtoa_r+0x974>
 8009036:	4b65      	ldr	r3, [pc, #404]	; (80091cc <_dtoa_r+0x62c>)
 8009038:	2200      	movs	r2, #0
 800903a:	4640      	mov	r0, r8
 800903c:	4649      	mov	r1, r9
 800903e:	f7f7 faeb 	bl	8000618 <__aeabi_dmul>
 8009042:	4652      	mov	r2, sl
 8009044:	465b      	mov	r3, fp
 8009046:	f7f7 fd6d 	bl	8000b24 <__aeabi_dcmpge>
 800904a:	9e03      	ldr	r6, [sp, #12]
 800904c:	4637      	mov	r7, r6
 800904e:	2800      	cmp	r0, #0
 8009050:	f040 8245 	bne.w	80094de <_dtoa_r+0x93e>
 8009054:	9d01      	ldr	r5, [sp, #4]
 8009056:	2331      	movs	r3, #49	; 0x31
 8009058:	f805 3b01 	strb.w	r3, [r5], #1
 800905c:	9b00      	ldr	r3, [sp, #0]
 800905e:	3301      	adds	r3, #1
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	e240      	b.n	80094e6 <_dtoa_r+0x946>
 8009064:	07f2      	lsls	r2, r6, #31
 8009066:	d505      	bpl.n	8009074 <_dtoa_r+0x4d4>
 8009068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800906c:	f7f7 fad4 	bl	8000618 <__aeabi_dmul>
 8009070:	3501      	adds	r5, #1
 8009072:	2301      	movs	r3, #1
 8009074:	1076      	asrs	r6, r6, #1
 8009076:	3708      	adds	r7, #8
 8009078:	e777      	b.n	8008f6a <_dtoa_r+0x3ca>
 800907a:	2502      	movs	r5, #2
 800907c:	e779      	b.n	8008f72 <_dtoa_r+0x3d2>
 800907e:	9f00      	ldr	r7, [sp, #0]
 8009080:	9e03      	ldr	r6, [sp, #12]
 8009082:	e794      	b.n	8008fae <_dtoa_r+0x40e>
 8009084:	9901      	ldr	r1, [sp, #4]
 8009086:	4b4c      	ldr	r3, [pc, #304]	; (80091b8 <_dtoa_r+0x618>)
 8009088:	4431      	add	r1, r6
 800908a:	910d      	str	r1, [sp, #52]	; 0x34
 800908c:	9908      	ldr	r1, [sp, #32]
 800908e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009092:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009096:	2900      	cmp	r1, #0
 8009098:	d043      	beq.n	8009122 <_dtoa_r+0x582>
 800909a:	494d      	ldr	r1, [pc, #308]	; (80091d0 <_dtoa_r+0x630>)
 800909c:	2000      	movs	r0, #0
 800909e:	f7f7 fbe5 	bl	800086c <__aeabi_ddiv>
 80090a2:	4652      	mov	r2, sl
 80090a4:	465b      	mov	r3, fp
 80090a6:	f7f7 f8ff 	bl	80002a8 <__aeabi_dsub>
 80090aa:	9d01      	ldr	r5, [sp, #4]
 80090ac:	4682      	mov	sl, r0
 80090ae:	468b      	mov	fp, r1
 80090b0:	4649      	mov	r1, r9
 80090b2:	4640      	mov	r0, r8
 80090b4:	f7f7 fd60 	bl	8000b78 <__aeabi_d2iz>
 80090b8:	4606      	mov	r6, r0
 80090ba:	f7f7 fa43 	bl	8000544 <__aeabi_i2d>
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	4640      	mov	r0, r8
 80090c4:	4649      	mov	r1, r9
 80090c6:	f7f7 f8ef 	bl	80002a8 <__aeabi_dsub>
 80090ca:	3630      	adds	r6, #48	; 0x30
 80090cc:	f805 6b01 	strb.w	r6, [r5], #1
 80090d0:	4652      	mov	r2, sl
 80090d2:	465b      	mov	r3, fp
 80090d4:	4680      	mov	r8, r0
 80090d6:	4689      	mov	r9, r1
 80090d8:	f7f7 fd10 	bl	8000afc <__aeabi_dcmplt>
 80090dc:	2800      	cmp	r0, #0
 80090de:	d163      	bne.n	80091a8 <_dtoa_r+0x608>
 80090e0:	4642      	mov	r2, r8
 80090e2:	464b      	mov	r3, r9
 80090e4:	4936      	ldr	r1, [pc, #216]	; (80091c0 <_dtoa_r+0x620>)
 80090e6:	2000      	movs	r0, #0
 80090e8:	f7f7 f8de 	bl	80002a8 <__aeabi_dsub>
 80090ec:	4652      	mov	r2, sl
 80090ee:	465b      	mov	r3, fp
 80090f0:	f7f7 fd04 	bl	8000afc <__aeabi_dcmplt>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	f040 80b5 	bne.w	8009264 <_dtoa_r+0x6c4>
 80090fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090fc:	429d      	cmp	r5, r3
 80090fe:	d081      	beq.n	8009004 <_dtoa_r+0x464>
 8009100:	4b30      	ldr	r3, [pc, #192]	; (80091c4 <_dtoa_r+0x624>)
 8009102:	2200      	movs	r2, #0
 8009104:	4650      	mov	r0, sl
 8009106:	4659      	mov	r1, fp
 8009108:	f7f7 fa86 	bl	8000618 <__aeabi_dmul>
 800910c:	4b2d      	ldr	r3, [pc, #180]	; (80091c4 <_dtoa_r+0x624>)
 800910e:	4682      	mov	sl, r0
 8009110:	468b      	mov	fp, r1
 8009112:	4640      	mov	r0, r8
 8009114:	4649      	mov	r1, r9
 8009116:	2200      	movs	r2, #0
 8009118:	f7f7 fa7e 	bl	8000618 <__aeabi_dmul>
 800911c:	4680      	mov	r8, r0
 800911e:	4689      	mov	r9, r1
 8009120:	e7c6      	b.n	80090b0 <_dtoa_r+0x510>
 8009122:	4650      	mov	r0, sl
 8009124:	4659      	mov	r1, fp
 8009126:	f7f7 fa77 	bl	8000618 <__aeabi_dmul>
 800912a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800912c:	9d01      	ldr	r5, [sp, #4]
 800912e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009130:	4682      	mov	sl, r0
 8009132:	468b      	mov	fp, r1
 8009134:	4649      	mov	r1, r9
 8009136:	4640      	mov	r0, r8
 8009138:	f7f7 fd1e 	bl	8000b78 <__aeabi_d2iz>
 800913c:	4606      	mov	r6, r0
 800913e:	f7f7 fa01 	bl	8000544 <__aeabi_i2d>
 8009142:	3630      	adds	r6, #48	; 0x30
 8009144:	4602      	mov	r2, r0
 8009146:	460b      	mov	r3, r1
 8009148:	4640      	mov	r0, r8
 800914a:	4649      	mov	r1, r9
 800914c:	f7f7 f8ac 	bl	80002a8 <__aeabi_dsub>
 8009150:	f805 6b01 	strb.w	r6, [r5], #1
 8009154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009156:	429d      	cmp	r5, r3
 8009158:	4680      	mov	r8, r0
 800915a:	4689      	mov	r9, r1
 800915c:	f04f 0200 	mov.w	r2, #0
 8009160:	d124      	bne.n	80091ac <_dtoa_r+0x60c>
 8009162:	4b1b      	ldr	r3, [pc, #108]	; (80091d0 <_dtoa_r+0x630>)
 8009164:	4650      	mov	r0, sl
 8009166:	4659      	mov	r1, fp
 8009168:	f7f7 f8a0 	bl	80002ac <__adddf3>
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	4640      	mov	r0, r8
 8009172:	4649      	mov	r1, r9
 8009174:	f7f7 fce0 	bl	8000b38 <__aeabi_dcmpgt>
 8009178:	2800      	cmp	r0, #0
 800917a:	d173      	bne.n	8009264 <_dtoa_r+0x6c4>
 800917c:	4652      	mov	r2, sl
 800917e:	465b      	mov	r3, fp
 8009180:	4913      	ldr	r1, [pc, #76]	; (80091d0 <_dtoa_r+0x630>)
 8009182:	2000      	movs	r0, #0
 8009184:	f7f7 f890 	bl	80002a8 <__aeabi_dsub>
 8009188:	4602      	mov	r2, r0
 800918a:	460b      	mov	r3, r1
 800918c:	4640      	mov	r0, r8
 800918e:	4649      	mov	r1, r9
 8009190:	f7f7 fcb4 	bl	8000afc <__aeabi_dcmplt>
 8009194:	2800      	cmp	r0, #0
 8009196:	f43f af35 	beq.w	8009004 <_dtoa_r+0x464>
 800919a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800919c:	1e6b      	subs	r3, r5, #1
 800919e:	930f      	str	r3, [sp, #60]	; 0x3c
 80091a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80091a4:	2b30      	cmp	r3, #48	; 0x30
 80091a6:	d0f8      	beq.n	800919a <_dtoa_r+0x5fa>
 80091a8:	9700      	str	r7, [sp, #0]
 80091aa:	e049      	b.n	8009240 <_dtoa_r+0x6a0>
 80091ac:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <_dtoa_r+0x624>)
 80091ae:	f7f7 fa33 	bl	8000618 <__aeabi_dmul>
 80091b2:	4680      	mov	r8, r0
 80091b4:	4689      	mov	r9, r1
 80091b6:	e7bd      	b.n	8009134 <_dtoa_r+0x594>
 80091b8:	0800bbd8 	.word	0x0800bbd8
 80091bc:	0800bbb0 	.word	0x0800bbb0
 80091c0:	3ff00000 	.word	0x3ff00000
 80091c4:	40240000 	.word	0x40240000
 80091c8:	401c0000 	.word	0x401c0000
 80091cc:	40140000 	.word	0x40140000
 80091d0:	3fe00000 	.word	0x3fe00000
 80091d4:	9d01      	ldr	r5, [sp, #4]
 80091d6:	4656      	mov	r6, sl
 80091d8:	465f      	mov	r7, fp
 80091da:	4642      	mov	r2, r8
 80091dc:	464b      	mov	r3, r9
 80091de:	4630      	mov	r0, r6
 80091e0:	4639      	mov	r1, r7
 80091e2:	f7f7 fb43 	bl	800086c <__aeabi_ddiv>
 80091e6:	f7f7 fcc7 	bl	8000b78 <__aeabi_d2iz>
 80091ea:	4682      	mov	sl, r0
 80091ec:	f7f7 f9aa 	bl	8000544 <__aeabi_i2d>
 80091f0:	4642      	mov	r2, r8
 80091f2:	464b      	mov	r3, r9
 80091f4:	f7f7 fa10 	bl	8000618 <__aeabi_dmul>
 80091f8:	4602      	mov	r2, r0
 80091fa:	460b      	mov	r3, r1
 80091fc:	4630      	mov	r0, r6
 80091fe:	4639      	mov	r1, r7
 8009200:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009204:	f7f7 f850 	bl	80002a8 <__aeabi_dsub>
 8009208:	f805 6b01 	strb.w	r6, [r5], #1
 800920c:	9e01      	ldr	r6, [sp, #4]
 800920e:	9f03      	ldr	r7, [sp, #12]
 8009210:	1bae      	subs	r6, r5, r6
 8009212:	42b7      	cmp	r7, r6
 8009214:	4602      	mov	r2, r0
 8009216:	460b      	mov	r3, r1
 8009218:	d135      	bne.n	8009286 <_dtoa_r+0x6e6>
 800921a:	f7f7 f847 	bl	80002ac <__adddf3>
 800921e:	4642      	mov	r2, r8
 8009220:	464b      	mov	r3, r9
 8009222:	4606      	mov	r6, r0
 8009224:	460f      	mov	r7, r1
 8009226:	f7f7 fc87 	bl	8000b38 <__aeabi_dcmpgt>
 800922a:	b9d0      	cbnz	r0, 8009262 <_dtoa_r+0x6c2>
 800922c:	4642      	mov	r2, r8
 800922e:	464b      	mov	r3, r9
 8009230:	4630      	mov	r0, r6
 8009232:	4639      	mov	r1, r7
 8009234:	f7f7 fc58 	bl	8000ae8 <__aeabi_dcmpeq>
 8009238:	b110      	cbz	r0, 8009240 <_dtoa_r+0x6a0>
 800923a:	f01a 0f01 	tst.w	sl, #1
 800923e:	d110      	bne.n	8009262 <_dtoa_r+0x6c2>
 8009240:	4620      	mov	r0, r4
 8009242:	ee18 1a10 	vmov	r1, s16
 8009246:	f001 f885 	bl	800a354 <_Bfree>
 800924a:	2300      	movs	r3, #0
 800924c:	9800      	ldr	r0, [sp, #0]
 800924e:	702b      	strb	r3, [r5, #0]
 8009250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009252:	3001      	adds	r0, #1
 8009254:	6018      	str	r0, [r3, #0]
 8009256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009258:	2b00      	cmp	r3, #0
 800925a:	f43f acf1 	beq.w	8008c40 <_dtoa_r+0xa0>
 800925e:	601d      	str	r5, [r3, #0]
 8009260:	e4ee      	b.n	8008c40 <_dtoa_r+0xa0>
 8009262:	9f00      	ldr	r7, [sp, #0]
 8009264:	462b      	mov	r3, r5
 8009266:	461d      	mov	r5, r3
 8009268:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800926c:	2a39      	cmp	r2, #57	; 0x39
 800926e:	d106      	bne.n	800927e <_dtoa_r+0x6de>
 8009270:	9a01      	ldr	r2, [sp, #4]
 8009272:	429a      	cmp	r2, r3
 8009274:	d1f7      	bne.n	8009266 <_dtoa_r+0x6c6>
 8009276:	9901      	ldr	r1, [sp, #4]
 8009278:	2230      	movs	r2, #48	; 0x30
 800927a:	3701      	adds	r7, #1
 800927c:	700a      	strb	r2, [r1, #0]
 800927e:	781a      	ldrb	r2, [r3, #0]
 8009280:	3201      	adds	r2, #1
 8009282:	701a      	strb	r2, [r3, #0]
 8009284:	e790      	b.n	80091a8 <_dtoa_r+0x608>
 8009286:	4ba6      	ldr	r3, [pc, #664]	; (8009520 <_dtoa_r+0x980>)
 8009288:	2200      	movs	r2, #0
 800928a:	f7f7 f9c5 	bl	8000618 <__aeabi_dmul>
 800928e:	2200      	movs	r2, #0
 8009290:	2300      	movs	r3, #0
 8009292:	4606      	mov	r6, r0
 8009294:	460f      	mov	r7, r1
 8009296:	f7f7 fc27 	bl	8000ae8 <__aeabi_dcmpeq>
 800929a:	2800      	cmp	r0, #0
 800929c:	d09d      	beq.n	80091da <_dtoa_r+0x63a>
 800929e:	e7cf      	b.n	8009240 <_dtoa_r+0x6a0>
 80092a0:	9a08      	ldr	r2, [sp, #32]
 80092a2:	2a00      	cmp	r2, #0
 80092a4:	f000 80d7 	beq.w	8009456 <_dtoa_r+0x8b6>
 80092a8:	9a06      	ldr	r2, [sp, #24]
 80092aa:	2a01      	cmp	r2, #1
 80092ac:	f300 80ba 	bgt.w	8009424 <_dtoa_r+0x884>
 80092b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092b2:	2a00      	cmp	r2, #0
 80092b4:	f000 80b2 	beq.w	800941c <_dtoa_r+0x87c>
 80092b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80092bc:	9e07      	ldr	r6, [sp, #28]
 80092be:	9d04      	ldr	r5, [sp, #16]
 80092c0:	9a04      	ldr	r2, [sp, #16]
 80092c2:	441a      	add	r2, r3
 80092c4:	9204      	str	r2, [sp, #16]
 80092c6:	9a05      	ldr	r2, [sp, #20]
 80092c8:	2101      	movs	r1, #1
 80092ca:	441a      	add	r2, r3
 80092cc:	4620      	mov	r0, r4
 80092ce:	9205      	str	r2, [sp, #20]
 80092d0:	f001 f942 	bl	800a558 <__i2b>
 80092d4:	4607      	mov	r7, r0
 80092d6:	2d00      	cmp	r5, #0
 80092d8:	dd0c      	ble.n	80092f4 <_dtoa_r+0x754>
 80092da:	9b05      	ldr	r3, [sp, #20]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	dd09      	ble.n	80092f4 <_dtoa_r+0x754>
 80092e0:	42ab      	cmp	r3, r5
 80092e2:	9a04      	ldr	r2, [sp, #16]
 80092e4:	bfa8      	it	ge
 80092e6:	462b      	movge	r3, r5
 80092e8:	1ad2      	subs	r2, r2, r3
 80092ea:	9204      	str	r2, [sp, #16]
 80092ec:	9a05      	ldr	r2, [sp, #20]
 80092ee:	1aed      	subs	r5, r5, r3
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	9305      	str	r3, [sp, #20]
 80092f4:	9b07      	ldr	r3, [sp, #28]
 80092f6:	b31b      	cbz	r3, 8009340 <_dtoa_r+0x7a0>
 80092f8:	9b08      	ldr	r3, [sp, #32]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	f000 80af 	beq.w	800945e <_dtoa_r+0x8be>
 8009300:	2e00      	cmp	r6, #0
 8009302:	dd13      	ble.n	800932c <_dtoa_r+0x78c>
 8009304:	4639      	mov	r1, r7
 8009306:	4632      	mov	r2, r6
 8009308:	4620      	mov	r0, r4
 800930a:	f001 f9e5 	bl	800a6d8 <__pow5mult>
 800930e:	ee18 2a10 	vmov	r2, s16
 8009312:	4601      	mov	r1, r0
 8009314:	4607      	mov	r7, r0
 8009316:	4620      	mov	r0, r4
 8009318:	f001 f934 	bl	800a584 <__multiply>
 800931c:	ee18 1a10 	vmov	r1, s16
 8009320:	4680      	mov	r8, r0
 8009322:	4620      	mov	r0, r4
 8009324:	f001 f816 	bl	800a354 <_Bfree>
 8009328:	ee08 8a10 	vmov	s16, r8
 800932c:	9b07      	ldr	r3, [sp, #28]
 800932e:	1b9a      	subs	r2, r3, r6
 8009330:	d006      	beq.n	8009340 <_dtoa_r+0x7a0>
 8009332:	ee18 1a10 	vmov	r1, s16
 8009336:	4620      	mov	r0, r4
 8009338:	f001 f9ce 	bl	800a6d8 <__pow5mult>
 800933c:	ee08 0a10 	vmov	s16, r0
 8009340:	2101      	movs	r1, #1
 8009342:	4620      	mov	r0, r4
 8009344:	f001 f908 	bl	800a558 <__i2b>
 8009348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800934a:	2b00      	cmp	r3, #0
 800934c:	4606      	mov	r6, r0
 800934e:	f340 8088 	ble.w	8009462 <_dtoa_r+0x8c2>
 8009352:	461a      	mov	r2, r3
 8009354:	4601      	mov	r1, r0
 8009356:	4620      	mov	r0, r4
 8009358:	f001 f9be 	bl	800a6d8 <__pow5mult>
 800935c:	9b06      	ldr	r3, [sp, #24]
 800935e:	2b01      	cmp	r3, #1
 8009360:	4606      	mov	r6, r0
 8009362:	f340 8081 	ble.w	8009468 <_dtoa_r+0x8c8>
 8009366:	f04f 0800 	mov.w	r8, #0
 800936a:	6933      	ldr	r3, [r6, #16]
 800936c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009370:	6918      	ldr	r0, [r3, #16]
 8009372:	f001 f8a1 	bl	800a4b8 <__hi0bits>
 8009376:	f1c0 0020 	rsb	r0, r0, #32
 800937a:	9b05      	ldr	r3, [sp, #20]
 800937c:	4418      	add	r0, r3
 800937e:	f010 001f 	ands.w	r0, r0, #31
 8009382:	f000 8092 	beq.w	80094aa <_dtoa_r+0x90a>
 8009386:	f1c0 0320 	rsb	r3, r0, #32
 800938a:	2b04      	cmp	r3, #4
 800938c:	f340 808a 	ble.w	80094a4 <_dtoa_r+0x904>
 8009390:	f1c0 001c 	rsb	r0, r0, #28
 8009394:	9b04      	ldr	r3, [sp, #16]
 8009396:	4403      	add	r3, r0
 8009398:	9304      	str	r3, [sp, #16]
 800939a:	9b05      	ldr	r3, [sp, #20]
 800939c:	4403      	add	r3, r0
 800939e:	4405      	add	r5, r0
 80093a0:	9305      	str	r3, [sp, #20]
 80093a2:	9b04      	ldr	r3, [sp, #16]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	dd07      	ble.n	80093b8 <_dtoa_r+0x818>
 80093a8:	ee18 1a10 	vmov	r1, s16
 80093ac:	461a      	mov	r2, r3
 80093ae:	4620      	mov	r0, r4
 80093b0:	f001 f9ec 	bl	800a78c <__lshift>
 80093b4:	ee08 0a10 	vmov	s16, r0
 80093b8:	9b05      	ldr	r3, [sp, #20]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	dd05      	ble.n	80093ca <_dtoa_r+0x82a>
 80093be:	4631      	mov	r1, r6
 80093c0:	461a      	mov	r2, r3
 80093c2:	4620      	mov	r0, r4
 80093c4:	f001 f9e2 	bl	800a78c <__lshift>
 80093c8:	4606      	mov	r6, r0
 80093ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d06e      	beq.n	80094ae <_dtoa_r+0x90e>
 80093d0:	ee18 0a10 	vmov	r0, s16
 80093d4:	4631      	mov	r1, r6
 80093d6:	f001 fa49 	bl	800a86c <__mcmp>
 80093da:	2800      	cmp	r0, #0
 80093dc:	da67      	bge.n	80094ae <_dtoa_r+0x90e>
 80093de:	9b00      	ldr	r3, [sp, #0]
 80093e0:	3b01      	subs	r3, #1
 80093e2:	ee18 1a10 	vmov	r1, s16
 80093e6:	9300      	str	r3, [sp, #0]
 80093e8:	220a      	movs	r2, #10
 80093ea:	2300      	movs	r3, #0
 80093ec:	4620      	mov	r0, r4
 80093ee:	f000 ffd3 	bl	800a398 <__multadd>
 80093f2:	9b08      	ldr	r3, [sp, #32]
 80093f4:	ee08 0a10 	vmov	s16, r0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f000 81b1 	beq.w	8009760 <_dtoa_r+0xbc0>
 80093fe:	2300      	movs	r3, #0
 8009400:	4639      	mov	r1, r7
 8009402:	220a      	movs	r2, #10
 8009404:	4620      	mov	r0, r4
 8009406:	f000 ffc7 	bl	800a398 <__multadd>
 800940a:	9b02      	ldr	r3, [sp, #8]
 800940c:	2b00      	cmp	r3, #0
 800940e:	4607      	mov	r7, r0
 8009410:	f300 808e 	bgt.w	8009530 <_dtoa_r+0x990>
 8009414:	9b06      	ldr	r3, [sp, #24]
 8009416:	2b02      	cmp	r3, #2
 8009418:	dc51      	bgt.n	80094be <_dtoa_r+0x91e>
 800941a:	e089      	b.n	8009530 <_dtoa_r+0x990>
 800941c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800941e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009422:	e74b      	b.n	80092bc <_dtoa_r+0x71c>
 8009424:	9b03      	ldr	r3, [sp, #12]
 8009426:	1e5e      	subs	r6, r3, #1
 8009428:	9b07      	ldr	r3, [sp, #28]
 800942a:	42b3      	cmp	r3, r6
 800942c:	bfbf      	itttt	lt
 800942e:	9b07      	ldrlt	r3, [sp, #28]
 8009430:	9607      	strlt	r6, [sp, #28]
 8009432:	1af2      	sublt	r2, r6, r3
 8009434:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009436:	bfb6      	itet	lt
 8009438:	189b      	addlt	r3, r3, r2
 800943a:	1b9e      	subge	r6, r3, r6
 800943c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800943e:	9b03      	ldr	r3, [sp, #12]
 8009440:	bfb8      	it	lt
 8009442:	2600      	movlt	r6, #0
 8009444:	2b00      	cmp	r3, #0
 8009446:	bfb7      	itett	lt
 8009448:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800944c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009450:	1a9d      	sublt	r5, r3, r2
 8009452:	2300      	movlt	r3, #0
 8009454:	e734      	b.n	80092c0 <_dtoa_r+0x720>
 8009456:	9e07      	ldr	r6, [sp, #28]
 8009458:	9d04      	ldr	r5, [sp, #16]
 800945a:	9f08      	ldr	r7, [sp, #32]
 800945c:	e73b      	b.n	80092d6 <_dtoa_r+0x736>
 800945e:	9a07      	ldr	r2, [sp, #28]
 8009460:	e767      	b.n	8009332 <_dtoa_r+0x792>
 8009462:	9b06      	ldr	r3, [sp, #24]
 8009464:	2b01      	cmp	r3, #1
 8009466:	dc18      	bgt.n	800949a <_dtoa_r+0x8fa>
 8009468:	f1ba 0f00 	cmp.w	sl, #0
 800946c:	d115      	bne.n	800949a <_dtoa_r+0x8fa>
 800946e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009472:	b993      	cbnz	r3, 800949a <_dtoa_r+0x8fa>
 8009474:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009478:	0d1b      	lsrs	r3, r3, #20
 800947a:	051b      	lsls	r3, r3, #20
 800947c:	b183      	cbz	r3, 80094a0 <_dtoa_r+0x900>
 800947e:	9b04      	ldr	r3, [sp, #16]
 8009480:	3301      	adds	r3, #1
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	9b05      	ldr	r3, [sp, #20]
 8009486:	3301      	adds	r3, #1
 8009488:	9305      	str	r3, [sp, #20]
 800948a:	f04f 0801 	mov.w	r8, #1
 800948e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009490:	2b00      	cmp	r3, #0
 8009492:	f47f af6a 	bne.w	800936a <_dtoa_r+0x7ca>
 8009496:	2001      	movs	r0, #1
 8009498:	e76f      	b.n	800937a <_dtoa_r+0x7da>
 800949a:	f04f 0800 	mov.w	r8, #0
 800949e:	e7f6      	b.n	800948e <_dtoa_r+0x8ee>
 80094a0:	4698      	mov	r8, r3
 80094a2:	e7f4      	b.n	800948e <_dtoa_r+0x8ee>
 80094a4:	f43f af7d 	beq.w	80093a2 <_dtoa_r+0x802>
 80094a8:	4618      	mov	r0, r3
 80094aa:	301c      	adds	r0, #28
 80094ac:	e772      	b.n	8009394 <_dtoa_r+0x7f4>
 80094ae:	9b03      	ldr	r3, [sp, #12]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	dc37      	bgt.n	8009524 <_dtoa_r+0x984>
 80094b4:	9b06      	ldr	r3, [sp, #24]
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	dd34      	ble.n	8009524 <_dtoa_r+0x984>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	9302      	str	r3, [sp, #8]
 80094be:	9b02      	ldr	r3, [sp, #8]
 80094c0:	b96b      	cbnz	r3, 80094de <_dtoa_r+0x93e>
 80094c2:	4631      	mov	r1, r6
 80094c4:	2205      	movs	r2, #5
 80094c6:	4620      	mov	r0, r4
 80094c8:	f000 ff66 	bl	800a398 <__multadd>
 80094cc:	4601      	mov	r1, r0
 80094ce:	4606      	mov	r6, r0
 80094d0:	ee18 0a10 	vmov	r0, s16
 80094d4:	f001 f9ca 	bl	800a86c <__mcmp>
 80094d8:	2800      	cmp	r0, #0
 80094da:	f73f adbb 	bgt.w	8009054 <_dtoa_r+0x4b4>
 80094de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094e0:	9d01      	ldr	r5, [sp, #4]
 80094e2:	43db      	mvns	r3, r3
 80094e4:	9300      	str	r3, [sp, #0]
 80094e6:	f04f 0800 	mov.w	r8, #0
 80094ea:	4631      	mov	r1, r6
 80094ec:	4620      	mov	r0, r4
 80094ee:	f000 ff31 	bl	800a354 <_Bfree>
 80094f2:	2f00      	cmp	r7, #0
 80094f4:	f43f aea4 	beq.w	8009240 <_dtoa_r+0x6a0>
 80094f8:	f1b8 0f00 	cmp.w	r8, #0
 80094fc:	d005      	beq.n	800950a <_dtoa_r+0x96a>
 80094fe:	45b8      	cmp	r8, r7
 8009500:	d003      	beq.n	800950a <_dtoa_r+0x96a>
 8009502:	4641      	mov	r1, r8
 8009504:	4620      	mov	r0, r4
 8009506:	f000 ff25 	bl	800a354 <_Bfree>
 800950a:	4639      	mov	r1, r7
 800950c:	4620      	mov	r0, r4
 800950e:	f000 ff21 	bl	800a354 <_Bfree>
 8009512:	e695      	b.n	8009240 <_dtoa_r+0x6a0>
 8009514:	2600      	movs	r6, #0
 8009516:	4637      	mov	r7, r6
 8009518:	e7e1      	b.n	80094de <_dtoa_r+0x93e>
 800951a:	9700      	str	r7, [sp, #0]
 800951c:	4637      	mov	r7, r6
 800951e:	e599      	b.n	8009054 <_dtoa_r+0x4b4>
 8009520:	40240000 	.word	0x40240000
 8009524:	9b08      	ldr	r3, [sp, #32]
 8009526:	2b00      	cmp	r3, #0
 8009528:	f000 80ca 	beq.w	80096c0 <_dtoa_r+0xb20>
 800952c:	9b03      	ldr	r3, [sp, #12]
 800952e:	9302      	str	r3, [sp, #8]
 8009530:	2d00      	cmp	r5, #0
 8009532:	dd05      	ble.n	8009540 <_dtoa_r+0x9a0>
 8009534:	4639      	mov	r1, r7
 8009536:	462a      	mov	r2, r5
 8009538:	4620      	mov	r0, r4
 800953a:	f001 f927 	bl	800a78c <__lshift>
 800953e:	4607      	mov	r7, r0
 8009540:	f1b8 0f00 	cmp.w	r8, #0
 8009544:	d05b      	beq.n	80095fe <_dtoa_r+0xa5e>
 8009546:	6879      	ldr	r1, [r7, #4]
 8009548:	4620      	mov	r0, r4
 800954a:	f000 fec3 	bl	800a2d4 <_Balloc>
 800954e:	4605      	mov	r5, r0
 8009550:	b928      	cbnz	r0, 800955e <_dtoa_r+0x9be>
 8009552:	4b87      	ldr	r3, [pc, #540]	; (8009770 <_dtoa_r+0xbd0>)
 8009554:	4602      	mov	r2, r0
 8009556:	f240 21ea 	movw	r1, #746	; 0x2ea
 800955a:	f7ff bb3b 	b.w	8008bd4 <_dtoa_r+0x34>
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	3202      	adds	r2, #2
 8009562:	0092      	lsls	r2, r2, #2
 8009564:	f107 010c 	add.w	r1, r7, #12
 8009568:	300c      	adds	r0, #12
 800956a:	f7fd fbdd 	bl	8006d28 <memcpy>
 800956e:	2201      	movs	r2, #1
 8009570:	4629      	mov	r1, r5
 8009572:	4620      	mov	r0, r4
 8009574:	f001 f90a 	bl	800a78c <__lshift>
 8009578:	9b01      	ldr	r3, [sp, #4]
 800957a:	f103 0901 	add.w	r9, r3, #1
 800957e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009582:	4413      	add	r3, r2
 8009584:	9305      	str	r3, [sp, #20]
 8009586:	f00a 0301 	and.w	r3, sl, #1
 800958a:	46b8      	mov	r8, r7
 800958c:	9304      	str	r3, [sp, #16]
 800958e:	4607      	mov	r7, r0
 8009590:	4631      	mov	r1, r6
 8009592:	ee18 0a10 	vmov	r0, s16
 8009596:	f7ff fa77 	bl	8008a88 <quorem>
 800959a:	4641      	mov	r1, r8
 800959c:	9002      	str	r0, [sp, #8]
 800959e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80095a2:	ee18 0a10 	vmov	r0, s16
 80095a6:	f001 f961 	bl	800a86c <__mcmp>
 80095aa:	463a      	mov	r2, r7
 80095ac:	9003      	str	r0, [sp, #12]
 80095ae:	4631      	mov	r1, r6
 80095b0:	4620      	mov	r0, r4
 80095b2:	f001 f977 	bl	800a8a4 <__mdiff>
 80095b6:	68c2      	ldr	r2, [r0, #12]
 80095b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80095bc:	4605      	mov	r5, r0
 80095be:	bb02      	cbnz	r2, 8009602 <_dtoa_r+0xa62>
 80095c0:	4601      	mov	r1, r0
 80095c2:	ee18 0a10 	vmov	r0, s16
 80095c6:	f001 f951 	bl	800a86c <__mcmp>
 80095ca:	4602      	mov	r2, r0
 80095cc:	4629      	mov	r1, r5
 80095ce:	4620      	mov	r0, r4
 80095d0:	9207      	str	r2, [sp, #28]
 80095d2:	f000 febf 	bl	800a354 <_Bfree>
 80095d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80095da:	ea43 0102 	orr.w	r1, r3, r2
 80095de:	9b04      	ldr	r3, [sp, #16]
 80095e0:	430b      	orrs	r3, r1
 80095e2:	464d      	mov	r5, r9
 80095e4:	d10f      	bne.n	8009606 <_dtoa_r+0xa66>
 80095e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80095ea:	d02a      	beq.n	8009642 <_dtoa_r+0xaa2>
 80095ec:	9b03      	ldr	r3, [sp, #12]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	dd02      	ble.n	80095f8 <_dtoa_r+0xa58>
 80095f2:	9b02      	ldr	r3, [sp, #8]
 80095f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80095f8:	f88b a000 	strb.w	sl, [fp]
 80095fc:	e775      	b.n	80094ea <_dtoa_r+0x94a>
 80095fe:	4638      	mov	r0, r7
 8009600:	e7ba      	b.n	8009578 <_dtoa_r+0x9d8>
 8009602:	2201      	movs	r2, #1
 8009604:	e7e2      	b.n	80095cc <_dtoa_r+0xa2c>
 8009606:	9b03      	ldr	r3, [sp, #12]
 8009608:	2b00      	cmp	r3, #0
 800960a:	db04      	blt.n	8009616 <_dtoa_r+0xa76>
 800960c:	9906      	ldr	r1, [sp, #24]
 800960e:	430b      	orrs	r3, r1
 8009610:	9904      	ldr	r1, [sp, #16]
 8009612:	430b      	orrs	r3, r1
 8009614:	d122      	bne.n	800965c <_dtoa_r+0xabc>
 8009616:	2a00      	cmp	r2, #0
 8009618:	ddee      	ble.n	80095f8 <_dtoa_r+0xa58>
 800961a:	ee18 1a10 	vmov	r1, s16
 800961e:	2201      	movs	r2, #1
 8009620:	4620      	mov	r0, r4
 8009622:	f001 f8b3 	bl	800a78c <__lshift>
 8009626:	4631      	mov	r1, r6
 8009628:	ee08 0a10 	vmov	s16, r0
 800962c:	f001 f91e 	bl	800a86c <__mcmp>
 8009630:	2800      	cmp	r0, #0
 8009632:	dc03      	bgt.n	800963c <_dtoa_r+0xa9c>
 8009634:	d1e0      	bne.n	80095f8 <_dtoa_r+0xa58>
 8009636:	f01a 0f01 	tst.w	sl, #1
 800963a:	d0dd      	beq.n	80095f8 <_dtoa_r+0xa58>
 800963c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009640:	d1d7      	bne.n	80095f2 <_dtoa_r+0xa52>
 8009642:	2339      	movs	r3, #57	; 0x39
 8009644:	f88b 3000 	strb.w	r3, [fp]
 8009648:	462b      	mov	r3, r5
 800964a:	461d      	mov	r5, r3
 800964c:	3b01      	subs	r3, #1
 800964e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009652:	2a39      	cmp	r2, #57	; 0x39
 8009654:	d071      	beq.n	800973a <_dtoa_r+0xb9a>
 8009656:	3201      	adds	r2, #1
 8009658:	701a      	strb	r2, [r3, #0]
 800965a:	e746      	b.n	80094ea <_dtoa_r+0x94a>
 800965c:	2a00      	cmp	r2, #0
 800965e:	dd07      	ble.n	8009670 <_dtoa_r+0xad0>
 8009660:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009664:	d0ed      	beq.n	8009642 <_dtoa_r+0xaa2>
 8009666:	f10a 0301 	add.w	r3, sl, #1
 800966a:	f88b 3000 	strb.w	r3, [fp]
 800966e:	e73c      	b.n	80094ea <_dtoa_r+0x94a>
 8009670:	9b05      	ldr	r3, [sp, #20]
 8009672:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009676:	4599      	cmp	r9, r3
 8009678:	d047      	beq.n	800970a <_dtoa_r+0xb6a>
 800967a:	ee18 1a10 	vmov	r1, s16
 800967e:	2300      	movs	r3, #0
 8009680:	220a      	movs	r2, #10
 8009682:	4620      	mov	r0, r4
 8009684:	f000 fe88 	bl	800a398 <__multadd>
 8009688:	45b8      	cmp	r8, r7
 800968a:	ee08 0a10 	vmov	s16, r0
 800968e:	f04f 0300 	mov.w	r3, #0
 8009692:	f04f 020a 	mov.w	r2, #10
 8009696:	4641      	mov	r1, r8
 8009698:	4620      	mov	r0, r4
 800969a:	d106      	bne.n	80096aa <_dtoa_r+0xb0a>
 800969c:	f000 fe7c 	bl	800a398 <__multadd>
 80096a0:	4680      	mov	r8, r0
 80096a2:	4607      	mov	r7, r0
 80096a4:	f109 0901 	add.w	r9, r9, #1
 80096a8:	e772      	b.n	8009590 <_dtoa_r+0x9f0>
 80096aa:	f000 fe75 	bl	800a398 <__multadd>
 80096ae:	4639      	mov	r1, r7
 80096b0:	4680      	mov	r8, r0
 80096b2:	2300      	movs	r3, #0
 80096b4:	220a      	movs	r2, #10
 80096b6:	4620      	mov	r0, r4
 80096b8:	f000 fe6e 	bl	800a398 <__multadd>
 80096bc:	4607      	mov	r7, r0
 80096be:	e7f1      	b.n	80096a4 <_dtoa_r+0xb04>
 80096c0:	9b03      	ldr	r3, [sp, #12]
 80096c2:	9302      	str	r3, [sp, #8]
 80096c4:	9d01      	ldr	r5, [sp, #4]
 80096c6:	ee18 0a10 	vmov	r0, s16
 80096ca:	4631      	mov	r1, r6
 80096cc:	f7ff f9dc 	bl	8008a88 <quorem>
 80096d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80096d4:	9b01      	ldr	r3, [sp, #4]
 80096d6:	f805 ab01 	strb.w	sl, [r5], #1
 80096da:	1aea      	subs	r2, r5, r3
 80096dc:	9b02      	ldr	r3, [sp, #8]
 80096de:	4293      	cmp	r3, r2
 80096e0:	dd09      	ble.n	80096f6 <_dtoa_r+0xb56>
 80096e2:	ee18 1a10 	vmov	r1, s16
 80096e6:	2300      	movs	r3, #0
 80096e8:	220a      	movs	r2, #10
 80096ea:	4620      	mov	r0, r4
 80096ec:	f000 fe54 	bl	800a398 <__multadd>
 80096f0:	ee08 0a10 	vmov	s16, r0
 80096f4:	e7e7      	b.n	80096c6 <_dtoa_r+0xb26>
 80096f6:	9b02      	ldr	r3, [sp, #8]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	bfc8      	it	gt
 80096fc:	461d      	movgt	r5, r3
 80096fe:	9b01      	ldr	r3, [sp, #4]
 8009700:	bfd8      	it	le
 8009702:	2501      	movle	r5, #1
 8009704:	441d      	add	r5, r3
 8009706:	f04f 0800 	mov.w	r8, #0
 800970a:	ee18 1a10 	vmov	r1, s16
 800970e:	2201      	movs	r2, #1
 8009710:	4620      	mov	r0, r4
 8009712:	f001 f83b 	bl	800a78c <__lshift>
 8009716:	4631      	mov	r1, r6
 8009718:	ee08 0a10 	vmov	s16, r0
 800971c:	f001 f8a6 	bl	800a86c <__mcmp>
 8009720:	2800      	cmp	r0, #0
 8009722:	dc91      	bgt.n	8009648 <_dtoa_r+0xaa8>
 8009724:	d102      	bne.n	800972c <_dtoa_r+0xb8c>
 8009726:	f01a 0f01 	tst.w	sl, #1
 800972a:	d18d      	bne.n	8009648 <_dtoa_r+0xaa8>
 800972c:	462b      	mov	r3, r5
 800972e:	461d      	mov	r5, r3
 8009730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009734:	2a30      	cmp	r2, #48	; 0x30
 8009736:	d0fa      	beq.n	800972e <_dtoa_r+0xb8e>
 8009738:	e6d7      	b.n	80094ea <_dtoa_r+0x94a>
 800973a:	9a01      	ldr	r2, [sp, #4]
 800973c:	429a      	cmp	r2, r3
 800973e:	d184      	bne.n	800964a <_dtoa_r+0xaaa>
 8009740:	9b00      	ldr	r3, [sp, #0]
 8009742:	3301      	adds	r3, #1
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	2331      	movs	r3, #49	; 0x31
 8009748:	7013      	strb	r3, [r2, #0]
 800974a:	e6ce      	b.n	80094ea <_dtoa_r+0x94a>
 800974c:	4b09      	ldr	r3, [pc, #36]	; (8009774 <_dtoa_r+0xbd4>)
 800974e:	f7ff ba95 	b.w	8008c7c <_dtoa_r+0xdc>
 8009752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009754:	2b00      	cmp	r3, #0
 8009756:	f47f aa6e 	bne.w	8008c36 <_dtoa_r+0x96>
 800975a:	4b07      	ldr	r3, [pc, #28]	; (8009778 <_dtoa_r+0xbd8>)
 800975c:	f7ff ba8e 	b.w	8008c7c <_dtoa_r+0xdc>
 8009760:	9b02      	ldr	r3, [sp, #8]
 8009762:	2b00      	cmp	r3, #0
 8009764:	dcae      	bgt.n	80096c4 <_dtoa_r+0xb24>
 8009766:	9b06      	ldr	r3, [sp, #24]
 8009768:	2b02      	cmp	r3, #2
 800976a:	f73f aea8 	bgt.w	80094be <_dtoa_r+0x91e>
 800976e:	e7a9      	b.n	80096c4 <_dtoa_r+0xb24>
 8009770:	0800ba60 	.word	0x0800ba60
 8009774:	0800b864 	.word	0x0800b864
 8009778:	0800b9e1 	.word	0x0800b9e1

0800977c <__sflush_r>:
 800977c:	898a      	ldrh	r2, [r1, #12]
 800977e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009782:	4605      	mov	r5, r0
 8009784:	0710      	lsls	r0, r2, #28
 8009786:	460c      	mov	r4, r1
 8009788:	d458      	bmi.n	800983c <__sflush_r+0xc0>
 800978a:	684b      	ldr	r3, [r1, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	dc05      	bgt.n	800979c <__sflush_r+0x20>
 8009790:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009792:	2b00      	cmp	r3, #0
 8009794:	dc02      	bgt.n	800979c <__sflush_r+0x20>
 8009796:	2000      	movs	r0, #0
 8009798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800979c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800979e:	2e00      	cmp	r6, #0
 80097a0:	d0f9      	beq.n	8009796 <__sflush_r+0x1a>
 80097a2:	2300      	movs	r3, #0
 80097a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097a8:	682f      	ldr	r7, [r5, #0]
 80097aa:	602b      	str	r3, [r5, #0]
 80097ac:	d032      	beq.n	8009814 <__sflush_r+0x98>
 80097ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097b0:	89a3      	ldrh	r3, [r4, #12]
 80097b2:	075a      	lsls	r2, r3, #29
 80097b4:	d505      	bpl.n	80097c2 <__sflush_r+0x46>
 80097b6:	6863      	ldr	r3, [r4, #4]
 80097b8:	1ac0      	subs	r0, r0, r3
 80097ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097bc:	b10b      	cbz	r3, 80097c2 <__sflush_r+0x46>
 80097be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097c0:	1ac0      	subs	r0, r0, r3
 80097c2:	2300      	movs	r3, #0
 80097c4:	4602      	mov	r2, r0
 80097c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097c8:	6a21      	ldr	r1, [r4, #32]
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b0      	blx	r6
 80097ce:	1c43      	adds	r3, r0, #1
 80097d0:	89a3      	ldrh	r3, [r4, #12]
 80097d2:	d106      	bne.n	80097e2 <__sflush_r+0x66>
 80097d4:	6829      	ldr	r1, [r5, #0]
 80097d6:	291d      	cmp	r1, #29
 80097d8:	d82c      	bhi.n	8009834 <__sflush_r+0xb8>
 80097da:	4a2a      	ldr	r2, [pc, #168]	; (8009884 <__sflush_r+0x108>)
 80097dc:	40ca      	lsrs	r2, r1
 80097de:	07d6      	lsls	r6, r2, #31
 80097e0:	d528      	bpl.n	8009834 <__sflush_r+0xb8>
 80097e2:	2200      	movs	r2, #0
 80097e4:	6062      	str	r2, [r4, #4]
 80097e6:	04d9      	lsls	r1, r3, #19
 80097e8:	6922      	ldr	r2, [r4, #16]
 80097ea:	6022      	str	r2, [r4, #0]
 80097ec:	d504      	bpl.n	80097f8 <__sflush_r+0x7c>
 80097ee:	1c42      	adds	r2, r0, #1
 80097f0:	d101      	bne.n	80097f6 <__sflush_r+0x7a>
 80097f2:	682b      	ldr	r3, [r5, #0]
 80097f4:	b903      	cbnz	r3, 80097f8 <__sflush_r+0x7c>
 80097f6:	6560      	str	r0, [r4, #84]	; 0x54
 80097f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097fa:	602f      	str	r7, [r5, #0]
 80097fc:	2900      	cmp	r1, #0
 80097fe:	d0ca      	beq.n	8009796 <__sflush_r+0x1a>
 8009800:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009804:	4299      	cmp	r1, r3
 8009806:	d002      	beq.n	800980e <__sflush_r+0x92>
 8009808:	4628      	mov	r0, r5
 800980a:	f001 fa3b 	bl	800ac84 <_free_r>
 800980e:	2000      	movs	r0, #0
 8009810:	6360      	str	r0, [r4, #52]	; 0x34
 8009812:	e7c1      	b.n	8009798 <__sflush_r+0x1c>
 8009814:	6a21      	ldr	r1, [r4, #32]
 8009816:	2301      	movs	r3, #1
 8009818:	4628      	mov	r0, r5
 800981a:	47b0      	blx	r6
 800981c:	1c41      	adds	r1, r0, #1
 800981e:	d1c7      	bne.n	80097b0 <__sflush_r+0x34>
 8009820:	682b      	ldr	r3, [r5, #0]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d0c4      	beq.n	80097b0 <__sflush_r+0x34>
 8009826:	2b1d      	cmp	r3, #29
 8009828:	d001      	beq.n	800982e <__sflush_r+0xb2>
 800982a:	2b16      	cmp	r3, #22
 800982c:	d101      	bne.n	8009832 <__sflush_r+0xb6>
 800982e:	602f      	str	r7, [r5, #0]
 8009830:	e7b1      	b.n	8009796 <__sflush_r+0x1a>
 8009832:	89a3      	ldrh	r3, [r4, #12]
 8009834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009838:	81a3      	strh	r3, [r4, #12]
 800983a:	e7ad      	b.n	8009798 <__sflush_r+0x1c>
 800983c:	690f      	ldr	r7, [r1, #16]
 800983e:	2f00      	cmp	r7, #0
 8009840:	d0a9      	beq.n	8009796 <__sflush_r+0x1a>
 8009842:	0793      	lsls	r3, r2, #30
 8009844:	680e      	ldr	r6, [r1, #0]
 8009846:	bf08      	it	eq
 8009848:	694b      	ldreq	r3, [r1, #20]
 800984a:	600f      	str	r7, [r1, #0]
 800984c:	bf18      	it	ne
 800984e:	2300      	movne	r3, #0
 8009850:	eba6 0807 	sub.w	r8, r6, r7
 8009854:	608b      	str	r3, [r1, #8]
 8009856:	f1b8 0f00 	cmp.w	r8, #0
 800985a:	dd9c      	ble.n	8009796 <__sflush_r+0x1a>
 800985c:	6a21      	ldr	r1, [r4, #32]
 800985e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009860:	4643      	mov	r3, r8
 8009862:	463a      	mov	r2, r7
 8009864:	4628      	mov	r0, r5
 8009866:	47b0      	blx	r6
 8009868:	2800      	cmp	r0, #0
 800986a:	dc06      	bgt.n	800987a <__sflush_r+0xfe>
 800986c:	89a3      	ldrh	r3, [r4, #12]
 800986e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009872:	81a3      	strh	r3, [r4, #12]
 8009874:	f04f 30ff 	mov.w	r0, #4294967295
 8009878:	e78e      	b.n	8009798 <__sflush_r+0x1c>
 800987a:	4407      	add	r7, r0
 800987c:	eba8 0800 	sub.w	r8, r8, r0
 8009880:	e7e9      	b.n	8009856 <__sflush_r+0xda>
 8009882:	bf00      	nop
 8009884:	20400001 	.word	0x20400001

08009888 <_fflush_r>:
 8009888:	b538      	push	{r3, r4, r5, lr}
 800988a:	690b      	ldr	r3, [r1, #16]
 800988c:	4605      	mov	r5, r0
 800988e:	460c      	mov	r4, r1
 8009890:	b913      	cbnz	r3, 8009898 <_fflush_r+0x10>
 8009892:	2500      	movs	r5, #0
 8009894:	4628      	mov	r0, r5
 8009896:	bd38      	pop	{r3, r4, r5, pc}
 8009898:	b118      	cbz	r0, 80098a2 <_fflush_r+0x1a>
 800989a:	6983      	ldr	r3, [r0, #24]
 800989c:	b90b      	cbnz	r3, 80098a2 <_fflush_r+0x1a>
 800989e:	f000 f887 	bl	80099b0 <__sinit>
 80098a2:	4b14      	ldr	r3, [pc, #80]	; (80098f4 <_fflush_r+0x6c>)
 80098a4:	429c      	cmp	r4, r3
 80098a6:	d11b      	bne.n	80098e0 <_fflush_r+0x58>
 80098a8:	686c      	ldr	r4, [r5, #4]
 80098aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d0ef      	beq.n	8009892 <_fflush_r+0xa>
 80098b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098b4:	07d0      	lsls	r0, r2, #31
 80098b6:	d404      	bmi.n	80098c2 <_fflush_r+0x3a>
 80098b8:	0599      	lsls	r1, r3, #22
 80098ba:	d402      	bmi.n	80098c2 <_fflush_r+0x3a>
 80098bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098be:	f000 fc88 	bl	800a1d2 <__retarget_lock_acquire_recursive>
 80098c2:	4628      	mov	r0, r5
 80098c4:	4621      	mov	r1, r4
 80098c6:	f7ff ff59 	bl	800977c <__sflush_r>
 80098ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098cc:	07da      	lsls	r2, r3, #31
 80098ce:	4605      	mov	r5, r0
 80098d0:	d4e0      	bmi.n	8009894 <_fflush_r+0xc>
 80098d2:	89a3      	ldrh	r3, [r4, #12]
 80098d4:	059b      	lsls	r3, r3, #22
 80098d6:	d4dd      	bmi.n	8009894 <_fflush_r+0xc>
 80098d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098da:	f000 fc7b 	bl	800a1d4 <__retarget_lock_release_recursive>
 80098de:	e7d9      	b.n	8009894 <_fflush_r+0xc>
 80098e0:	4b05      	ldr	r3, [pc, #20]	; (80098f8 <_fflush_r+0x70>)
 80098e2:	429c      	cmp	r4, r3
 80098e4:	d101      	bne.n	80098ea <_fflush_r+0x62>
 80098e6:	68ac      	ldr	r4, [r5, #8]
 80098e8:	e7df      	b.n	80098aa <_fflush_r+0x22>
 80098ea:	4b04      	ldr	r3, [pc, #16]	; (80098fc <_fflush_r+0x74>)
 80098ec:	429c      	cmp	r4, r3
 80098ee:	bf08      	it	eq
 80098f0:	68ec      	ldreq	r4, [r5, #12]
 80098f2:	e7da      	b.n	80098aa <_fflush_r+0x22>
 80098f4:	0800ba94 	.word	0x0800ba94
 80098f8:	0800bab4 	.word	0x0800bab4
 80098fc:	0800ba74 	.word	0x0800ba74

08009900 <std>:
 8009900:	2300      	movs	r3, #0
 8009902:	b510      	push	{r4, lr}
 8009904:	4604      	mov	r4, r0
 8009906:	e9c0 3300 	strd	r3, r3, [r0]
 800990a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800990e:	6083      	str	r3, [r0, #8]
 8009910:	8181      	strh	r1, [r0, #12]
 8009912:	6643      	str	r3, [r0, #100]	; 0x64
 8009914:	81c2      	strh	r2, [r0, #14]
 8009916:	6183      	str	r3, [r0, #24]
 8009918:	4619      	mov	r1, r3
 800991a:	2208      	movs	r2, #8
 800991c:	305c      	adds	r0, #92	; 0x5c
 800991e:	f7fd fa11 	bl	8006d44 <memset>
 8009922:	4b05      	ldr	r3, [pc, #20]	; (8009938 <std+0x38>)
 8009924:	6263      	str	r3, [r4, #36]	; 0x24
 8009926:	4b05      	ldr	r3, [pc, #20]	; (800993c <std+0x3c>)
 8009928:	62a3      	str	r3, [r4, #40]	; 0x28
 800992a:	4b05      	ldr	r3, [pc, #20]	; (8009940 <std+0x40>)
 800992c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800992e:	4b05      	ldr	r3, [pc, #20]	; (8009944 <std+0x44>)
 8009930:	6224      	str	r4, [r4, #32]
 8009932:	6323      	str	r3, [r4, #48]	; 0x30
 8009934:	bd10      	pop	{r4, pc}
 8009936:	bf00      	nop
 8009938:	0800b3e1 	.word	0x0800b3e1
 800993c:	0800b403 	.word	0x0800b403
 8009940:	0800b43b 	.word	0x0800b43b
 8009944:	0800b45f 	.word	0x0800b45f

08009948 <_cleanup_r>:
 8009948:	4901      	ldr	r1, [pc, #4]	; (8009950 <_cleanup_r+0x8>)
 800994a:	f000 b8af 	b.w	8009aac <_fwalk_reent>
 800994e:	bf00      	nop
 8009950:	08009889 	.word	0x08009889

08009954 <__sfmoreglue>:
 8009954:	b570      	push	{r4, r5, r6, lr}
 8009956:	2268      	movs	r2, #104	; 0x68
 8009958:	1e4d      	subs	r5, r1, #1
 800995a:	4355      	muls	r5, r2
 800995c:	460e      	mov	r6, r1
 800995e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009962:	f001 f9fb 	bl	800ad5c <_malloc_r>
 8009966:	4604      	mov	r4, r0
 8009968:	b140      	cbz	r0, 800997c <__sfmoreglue+0x28>
 800996a:	2100      	movs	r1, #0
 800996c:	e9c0 1600 	strd	r1, r6, [r0]
 8009970:	300c      	adds	r0, #12
 8009972:	60a0      	str	r0, [r4, #8]
 8009974:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009978:	f7fd f9e4 	bl	8006d44 <memset>
 800997c:	4620      	mov	r0, r4
 800997e:	bd70      	pop	{r4, r5, r6, pc}

08009980 <__sfp_lock_acquire>:
 8009980:	4801      	ldr	r0, [pc, #4]	; (8009988 <__sfp_lock_acquire+0x8>)
 8009982:	f000 bc26 	b.w	800a1d2 <__retarget_lock_acquire_recursive>
 8009986:	bf00      	nop
 8009988:	200004d9 	.word	0x200004d9

0800998c <__sfp_lock_release>:
 800998c:	4801      	ldr	r0, [pc, #4]	; (8009994 <__sfp_lock_release+0x8>)
 800998e:	f000 bc21 	b.w	800a1d4 <__retarget_lock_release_recursive>
 8009992:	bf00      	nop
 8009994:	200004d9 	.word	0x200004d9

08009998 <__sinit_lock_acquire>:
 8009998:	4801      	ldr	r0, [pc, #4]	; (80099a0 <__sinit_lock_acquire+0x8>)
 800999a:	f000 bc1a 	b.w	800a1d2 <__retarget_lock_acquire_recursive>
 800999e:	bf00      	nop
 80099a0:	200004da 	.word	0x200004da

080099a4 <__sinit_lock_release>:
 80099a4:	4801      	ldr	r0, [pc, #4]	; (80099ac <__sinit_lock_release+0x8>)
 80099a6:	f000 bc15 	b.w	800a1d4 <__retarget_lock_release_recursive>
 80099aa:	bf00      	nop
 80099ac:	200004da 	.word	0x200004da

080099b0 <__sinit>:
 80099b0:	b510      	push	{r4, lr}
 80099b2:	4604      	mov	r4, r0
 80099b4:	f7ff fff0 	bl	8009998 <__sinit_lock_acquire>
 80099b8:	69a3      	ldr	r3, [r4, #24]
 80099ba:	b11b      	cbz	r3, 80099c4 <__sinit+0x14>
 80099bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099c0:	f7ff bff0 	b.w	80099a4 <__sinit_lock_release>
 80099c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80099c8:	6523      	str	r3, [r4, #80]	; 0x50
 80099ca:	4b13      	ldr	r3, [pc, #76]	; (8009a18 <__sinit+0x68>)
 80099cc:	4a13      	ldr	r2, [pc, #76]	; (8009a1c <__sinit+0x6c>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80099d2:	42a3      	cmp	r3, r4
 80099d4:	bf04      	itt	eq
 80099d6:	2301      	moveq	r3, #1
 80099d8:	61a3      	streq	r3, [r4, #24]
 80099da:	4620      	mov	r0, r4
 80099dc:	f000 f820 	bl	8009a20 <__sfp>
 80099e0:	6060      	str	r0, [r4, #4]
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 f81c 	bl	8009a20 <__sfp>
 80099e8:	60a0      	str	r0, [r4, #8]
 80099ea:	4620      	mov	r0, r4
 80099ec:	f000 f818 	bl	8009a20 <__sfp>
 80099f0:	2200      	movs	r2, #0
 80099f2:	60e0      	str	r0, [r4, #12]
 80099f4:	2104      	movs	r1, #4
 80099f6:	6860      	ldr	r0, [r4, #4]
 80099f8:	f7ff ff82 	bl	8009900 <std>
 80099fc:	68a0      	ldr	r0, [r4, #8]
 80099fe:	2201      	movs	r2, #1
 8009a00:	2109      	movs	r1, #9
 8009a02:	f7ff ff7d 	bl	8009900 <std>
 8009a06:	68e0      	ldr	r0, [r4, #12]
 8009a08:	2202      	movs	r2, #2
 8009a0a:	2112      	movs	r1, #18
 8009a0c:	f7ff ff78 	bl	8009900 <std>
 8009a10:	2301      	movs	r3, #1
 8009a12:	61a3      	str	r3, [r4, #24]
 8009a14:	e7d2      	b.n	80099bc <__sinit+0xc>
 8009a16:	bf00      	nop
 8009a18:	0800b850 	.word	0x0800b850
 8009a1c:	08009949 	.word	0x08009949

08009a20 <__sfp>:
 8009a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a22:	4607      	mov	r7, r0
 8009a24:	f7ff ffac 	bl	8009980 <__sfp_lock_acquire>
 8009a28:	4b1e      	ldr	r3, [pc, #120]	; (8009aa4 <__sfp+0x84>)
 8009a2a:	681e      	ldr	r6, [r3, #0]
 8009a2c:	69b3      	ldr	r3, [r6, #24]
 8009a2e:	b913      	cbnz	r3, 8009a36 <__sfp+0x16>
 8009a30:	4630      	mov	r0, r6
 8009a32:	f7ff ffbd 	bl	80099b0 <__sinit>
 8009a36:	3648      	adds	r6, #72	; 0x48
 8009a38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	d503      	bpl.n	8009a48 <__sfp+0x28>
 8009a40:	6833      	ldr	r3, [r6, #0]
 8009a42:	b30b      	cbz	r3, 8009a88 <__sfp+0x68>
 8009a44:	6836      	ldr	r6, [r6, #0]
 8009a46:	e7f7      	b.n	8009a38 <__sfp+0x18>
 8009a48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a4c:	b9d5      	cbnz	r5, 8009a84 <__sfp+0x64>
 8009a4e:	4b16      	ldr	r3, [pc, #88]	; (8009aa8 <__sfp+0x88>)
 8009a50:	60e3      	str	r3, [r4, #12]
 8009a52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a56:	6665      	str	r5, [r4, #100]	; 0x64
 8009a58:	f000 fbba 	bl	800a1d0 <__retarget_lock_init_recursive>
 8009a5c:	f7ff ff96 	bl	800998c <__sfp_lock_release>
 8009a60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a68:	6025      	str	r5, [r4, #0]
 8009a6a:	61a5      	str	r5, [r4, #24]
 8009a6c:	2208      	movs	r2, #8
 8009a6e:	4629      	mov	r1, r5
 8009a70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a74:	f7fd f966 	bl	8006d44 <memset>
 8009a78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a80:	4620      	mov	r0, r4
 8009a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a84:	3468      	adds	r4, #104	; 0x68
 8009a86:	e7d9      	b.n	8009a3c <__sfp+0x1c>
 8009a88:	2104      	movs	r1, #4
 8009a8a:	4638      	mov	r0, r7
 8009a8c:	f7ff ff62 	bl	8009954 <__sfmoreglue>
 8009a90:	4604      	mov	r4, r0
 8009a92:	6030      	str	r0, [r6, #0]
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d1d5      	bne.n	8009a44 <__sfp+0x24>
 8009a98:	f7ff ff78 	bl	800998c <__sfp_lock_release>
 8009a9c:	230c      	movs	r3, #12
 8009a9e:	603b      	str	r3, [r7, #0]
 8009aa0:	e7ee      	b.n	8009a80 <__sfp+0x60>
 8009aa2:	bf00      	nop
 8009aa4:	0800b850 	.word	0x0800b850
 8009aa8:	ffff0001 	.word	0xffff0001

08009aac <_fwalk_reent>:
 8009aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ab0:	4606      	mov	r6, r0
 8009ab2:	4688      	mov	r8, r1
 8009ab4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ab8:	2700      	movs	r7, #0
 8009aba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009abe:	f1b9 0901 	subs.w	r9, r9, #1
 8009ac2:	d505      	bpl.n	8009ad0 <_fwalk_reent+0x24>
 8009ac4:	6824      	ldr	r4, [r4, #0]
 8009ac6:	2c00      	cmp	r4, #0
 8009ac8:	d1f7      	bne.n	8009aba <_fwalk_reent+0xe>
 8009aca:	4638      	mov	r0, r7
 8009acc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ad0:	89ab      	ldrh	r3, [r5, #12]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d907      	bls.n	8009ae6 <_fwalk_reent+0x3a>
 8009ad6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ada:	3301      	adds	r3, #1
 8009adc:	d003      	beq.n	8009ae6 <_fwalk_reent+0x3a>
 8009ade:	4629      	mov	r1, r5
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	47c0      	blx	r8
 8009ae4:	4307      	orrs	r7, r0
 8009ae6:	3568      	adds	r5, #104	; 0x68
 8009ae8:	e7e9      	b.n	8009abe <_fwalk_reent+0x12>

08009aea <rshift>:
 8009aea:	6903      	ldr	r3, [r0, #16]
 8009aec:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009af0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009af4:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009af8:	f100 0414 	add.w	r4, r0, #20
 8009afc:	dd45      	ble.n	8009b8a <rshift+0xa0>
 8009afe:	f011 011f 	ands.w	r1, r1, #31
 8009b02:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b06:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b0a:	d10c      	bne.n	8009b26 <rshift+0x3c>
 8009b0c:	f100 0710 	add.w	r7, r0, #16
 8009b10:	4629      	mov	r1, r5
 8009b12:	42b1      	cmp	r1, r6
 8009b14:	d334      	bcc.n	8009b80 <rshift+0x96>
 8009b16:	1a9b      	subs	r3, r3, r2
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	1eea      	subs	r2, r5, #3
 8009b1c:	4296      	cmp	r6, r2
 8009b1e:	bf38      	it	cc
 8009b20:	2300      	movcc	r3, #0
 8009b22:	4423      	add	r3, r4
 8009b24:	e015      	b.n	8009b52 <rshift+0x68>
 8009b26:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b2a:	f1c1 0820 	rsb	r8, r1, #32
 8009b2e:	40cf      	lsrs	r7, r1
 8009b30:	f105 0e04 	add.w	lr, r5, #4
 8009b34:	46a1      	mov	r9, r4
 8009b36:	4576      	cmp	r6, lr
 8009b38:	46f4      	mov	ip, lr
 8009b3a:	d815      	bhi.n	8009b68 <rshift+0x7e>
 8009b3c:	1a9a      	subs	r2, r3, r2
 8009b3e:	0092      	lsls	r2, r2, #2
 8009b40:	3a04      	subs	r2, #4
 8009b42:	3501      	adds	r5, #1
 8009b44:	42ae      	cmp	r6, r5
 8009b46:	bf38      	it	cc
 8009b48:	2200      	movcc	r2, #0
 8009b4a:	18a3      	adds	r3, r4, r2
 8009b4c:	50a7      	str	r7, [r4, r2]
 8009b4e:	b107      	cbz	r7, 8009b52 <rshift+0x68>
 8009b50:	3304      	adds	r3, #4
 8009b52:	1b1a      	subs	r2, r3, r4
 8009b54:	42a3      	cmp	r3, r4
 8009b56:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b5a:	bf08      	it	eq
 8009b5c:	2300      	moveq	r3, #0
 8009b5e:	6102      	str	r2, [r0, #16]
 8009b60:	bf08      	it	eq
 8009b62:	6143      	streq	r3, [r0, #20]
 8009b64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b68:	f8dc c000 	ldr.w	ip, [ip]
 8009b6c:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b70:	ea4c 0707 	orr.w	r7, ip, r7
 8009b74:	f849 7b04 	str.w	r7, [r9], #4
 8009b78:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b7c:	40cf      	lsrs	r7, r1
 8009b7e:	e7da      	b.n	8009b36 <rshift+0x4c>
 8009b80:	f851 cb04 	ldr.w	ip, [r1], #4
 8009b84:	f847 cf04 	str.w	ip, [r7, #4]!
 8009b88:	e7c3      	b.n	8009b12 <rshift+0x28>
 8009b8a:	4623      	mov	r3, r4
 8009b8c:	e7e1      	b.n	8009b52 <rshift+0x68>

08009b8e <__hexdig_fun>:
 8009b8e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009b92:	2b09      	cmp	r3, #9
 8009b94:	d802      	bhi.n	8009b9c <__hexdig_fun+0xe>
 8009b96:	3820      	subs	r0, #32
 8009b98:	b2c0      	uxtb	r0, r0
 8009b9a:	4770      	bx	lr
 8009b9c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009ba0:	2b05      	cmp	r3, #5
 8009ba2:	d801      	bhi.n	8009ba8 <__hexdig_fun+0x1a>
 8009ba4:	3847      	subs	r0, #71	; 0x47
 8009ba6:	e7f7      	b.n	8009b98 <__hexdig_fun+0xa>
 8009ba8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009bac:	2b05      	cmp	r3, #5
 8009bae:	d801      	bhi.n	8009bb4 <__hexdig_fun+0x26>
 8009bb0:	3827      	subs	r0, #39	; 0x27
 8009bb2:	e7f1      	b.n	8009b98 <__hexdig_fun+0xa>
 8009bb4:	2000      	movs	r0, #0
 8009bb6:	4770      	bx	lr

08009bb8 <__gethex>:
 8009bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bbc:	ed2d 8b02 	vpush	{d8}
 8009bc0:	b089      	sub	sp, #36	; 0x24
 8009bc2:	ee08 0a10 	vmov	s16, r0
 8009bc6:	9304      	str	r3, [sp, #16]
 8009bc8:	4bb4      	ldr	r3, [pc, #720]	; (8009e9c <__gethex+0x2e4>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	9301      	str	r3, [sp, #4]
 8009bce:	4618      	mov	r0, r3
 8009bd0:	468b      	mov	fp, r1
 8009bd2:	4690      	mov	r8, r2
 8009bd4:	f7f6 fb0c 	bl	80001f0 <strlen>
 8009bd8:	9b01      	ldr	r3, [sp, #4]
 8009bda:	f8db 2000 	ldr.w	r2, [fp]
 8009bde:	4403      	add	r3, r0
 8009be0:	4682      	mov	sl, r0
 8009be2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009be6:	9305      	str	r3, [sp, #20]
 8009be8:	1c93      	adds	r3, r2, #2
 8009bea:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009bee:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009bf2:	32fe      	adds	r2, #254	; 0xfe
 8009bf4:	18d1      	adds	r1, r2, r3
 8009bf6:	461f      	mov	r7, r3
 8009bf8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009bfc:	9100      	str	r1, [sp, #0]
 8009bfe:	2830      	cmp	r0, #48	; 0x30
 8009c00:	d0f8      	beq.n	8009bf4 <__gethex+0x3c>
 8009c02:	f7ff ffc4 	bl	8009b8e <__hexdig_fun>
 8009c06:	4604      	mov	r4, r0
 8009c08:	2800      	cmp	r0, #0
 8009c0a:	d13a      	bne.n	8009c82 <__gethex+0xca>
 8009c0c:	9901      	ldr	r1, [sp, #4]
 8009c0e:	4652      	mov	r2, sl
 8009c10:	4638      	mov	r0, r7
 8009c12:	f001 fc28 	bl	800b466 <strncmp>
 8009c16:	4605      	mov	r5, r0
 8009c18:	2800      	cmp	r0, #0
 8009c1a:	d168      	bne.n	8009cee <__gethex+0x136>
 8009c1c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009c20:	eb07 060a 	add.w	r6, r7, sl
 8009c24:	f7ff ffb3 	bl	8009b8e <__hexdig_fun>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d062      	beq.n	8009cf2 <__gethex+0x13a>
 8009c2c:	4633      	mov	r3, r6
 8009c2e:	7818      	ldrb	r0, [r3, #0]
 8009c30:	2830      	cmp	r0, #48	; 0x30
 8009c32:	461f      	mov	r7, r3
 8009c34:	f103 0301 	add.w	r3, r3, #1
 8009c38:	d0f9      	beq.n	8009c2e <__gethex+0x76>
 8009c3a:	f7ff ffa8 	bl	8009b8e <__hexdig_fun>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	fab0 f480 	clz	r4, r0
 8009c44:	0964      	lsrs	r4, r4, #5
 8009c46:	4635      	mov	r5, r6
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	463a      	mov	r2, r7
 8009c4c:	4616      	mov	r6, r2
 8009c4e:	3201      	adds	r2, #1
 8009c50:	7830      	ldrb	r0, [r6, #0]
 8009c52:	f7ff ff9c 	bl	8009b8e <__hexdig_fun>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d1f8      	bne.n	8009c4c <__gethex+0x94>
 8009c5a:	9901      	ldr	r1, [sp, #4]
 8009c5c:	4652      	mov	r2, sl
 8009c5e:	4630      	mov	r0, r6
 8009c60:	f001 fc01 	bl	800b466 <strncmp>
 8009c64:	b980      	cbnz	r0, 8009c88 <__gethex+0xd0>
 8009c66:	b94d      	cbnz	r5, 8009c7c <__gethex+0xc4>
 8009c68:	eb06 050a 	add.w	r5, r6, sl
 8009c6c:	462a      	mov	r2, r5
 8009c6e:	4616      	mov	r6, r2
 8009c70:	3201      	adds	r2, #1
 8009c72:	7830      	ldrb	r0, [r6, #0]
 8009c74:	f7ff ff8b 	bl	8009b8e <__hexdig_fun>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d1f8      	bne.n	8009c6e <__gethex+0xb6>
 8009c7c:	1bad      	subs	r5, r5, r6
 8009c7e:	00ad      	lsls	r5, r5, #2
 8009c80:	e004      	b.n	8009c8c <__gethex+0xd4>
 8009c82:	2400      	movs	r4, #0
 8009c84:	4625      	mov	r5, r4
 8009c86:	e7e0      	b.n	8009c4a <__gethex+0x92>
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	d1f7      	bne.n	8009c7c <__gethex+0xc4>
 8009c8c:	7833      	ldrb	r3, [r6, #0]
 8009c8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009c92:	2b50      	cmp	r3, #80	; 0x50
 8009c94:	d13b      	bne.n	8009d0e <__gethex+0x156>
 8009c96:	7873      	ldrb	r3, [r6, #1]
 8009c98:	2b2b      	cmp	r3, #43	; 0x2b
 8009c9a:	d02c      	beq.n	8009cf6 <__gethex+0x13e>
 8009c9c:	2b2d      	cmp	r3, #45	; 0x2d
 8009c9e:	d02e      	beq.n	8009cfe <__gethex+0x146>
 8009ca0:	1c71      	adds	r1, r6, #1
 8009ca2:	f04f 0900 	mov.w	r9, #0
 8009ca6:	7808      	ldrb	r0, [r1, #0]
 8009ca8:	f7ff ff71 	bl	8009b8e <__hexdig_fun>
 8009cac:	1e43      	subs	r3, r0, #1
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	2b18      	cmp	r3, #24
 8009cb2:	d82c      	bhi.n	8009d0e <__gethex+0x156>
 8009cb4:	f1a0 0210 	sub.w	r2, r0, #16
 8009cb8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cbc:	f7ff ff67 	bl	8009b8e <__hexdig_fun>
 8009cc0:	1e43      	subs	r3, r0, #1
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	2b18      	cmp	r3, #24
 8009cc6:	d91d      	bls.n	8009d04 <__gethex+0x14c>
 8009cc8:	f1b9 0f00 	cmp.w	r9, #0
 8009ccc:	d000      	beq.n	8009cd0 <__gethex+0x118>
 8009cce:	4252      	negs	r2, r2
 8009cd0:	4415      	add	r5, r2
 8009cd2:	f8cb 1000 	str.w	r1, [fp]
 8009cd6:	b1e4      	cbz	r4, 8009d12 <__gethex+0x15a>
 8009cd8:	9b00      	ldr	r3, [sp, #0]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	bf14      	ite	ne
 8009cde:	2700      	movne	r7, #0
 8009ce0:	2706      	moveq	r7, #6
 8009ce2:	4638      	mov	r0, r7
 8009ce4:	b009      	add	sp, #36	; 0x24
 8009ce6:	ecbd 8b02 	vpop	{d8}
 8009cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cee:	463e      	mov	r6, r7
 8009cf0:	4625      	mov	r5, r4
 8009cf2:	2401      	movs	r4, #1
 8009cf4:	e7ca      	b.n	8009c8c <__gethex+0xd4>
 8009cf6:	f04f 0900 	mov.w	r9, #0
 8009cfa:	1cb1      	adds	r1, r6, #2
 8009cfc:	e7d3      	b.n	8009ca6 <__gethex+0xee>
 8009cfe:	f04f 0901 	mov.w	r9, #1
 8009d02:	e7fa      	b.n	8009cfa <__gethex+0x142>
 8009d04:	230a      	movs	r3, #10
 8009d06:	fb03 0202 	mla	r2, r3, r2, r0
 8009d0a:	3a10      	subs	r2, #16
 8009d0c:	e7d4      	b.n	8009cb8 <__gethex+0x100>
 8009d0e:	4631      	mov	r1, r6
 8009d10:	e7df      	b.n	8009cd2 <__gethex+0x11a>
 8009d12:	1bf3      	subs	r3, r6, r7
 8009d14:	3b01      	subs	r3, #1
 8009d16:	4621      	mov	r1, r4
 8009d18:	2b07      	cmp	r3, #7
 8009d1a:	dc0b      	bgt.n	8009d34 <__gethex+0x17c>
 8009d1c:	ee18 0a10 	vmov	r0, s16
 8009d20:	f000 fad8 	bl	800a2d4 <_Balloc>
 8009d24:	4604      	mov	r4, r0
 8009d26:	b940      	cbnz	r0, 8009d3a <__gethex+0x182>
 8009d28:	4b5d      	ldr	r3, [pc, #372]	; (8009ea0 <__gethex+0x2e8>)
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	21de      	movs	r1, #222	; 0xde
 8009d2e:	485d      	ldr	r0, [pc, #372]	; (8009ea4 <__gethex+0x2ec>)
 8009d30:	f001 fbcc 	bl	800b4cc <__assert_func>
 8009d34:	3101      	adds	r1, #1
 8009d36:	105b      	asrs	r3, r3, #1
 8009d38:	e7ee      	b.n	8009d18 <__gethex+0x160>
 8009d3a:	f100 0914 	add.w	r9, r0, #20
 8009d3e:	f04f 0b00 	mov.w	fp, #0
 8009d42:	f1ca 0301 	rsb	r3, sl, #1
 8009d46:	f8cd 9008 	str.w	r9, [sp, #8]
 8009d4a:	f8cd b000 	str.w	fp, [sp]
 8009d4e:	9306      	str	r3, [sp, #24]
 8009d50:	42b7      	cmp	r7, r6
 8009d52:	d340      	bcc.n	8009dd6 <__gethex+0x21e>
 8009d54:	9802      	ldr	r0, [sp, #8]
 8009d56:	9b00      	ldr	r3, [sp, #0]
 8009d58:	f840 3b04 	str.w	r3, [r0], #4
 8009d5c:	eba0 0009 	sub.w	r0, r0, r9
 8009d60:	1080      	asrs	r0, r0, #2
 8009d62:	0146      	lsls	r6, r0, #5
 8009d64:	6120      	str	r0, [r4, #16]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f000 fba6 	bl	800a4b8 <__hi0bits>
 8009d6c:	1a30      	subs	r0, r6, r0
 8009d6e:	f8d8 6000 	ldr.w	r6, [r8]
 8009d72:	42b0      	cmp	r0, r6
 8009d74:	dd63      	ble.n	8009e3e <__gethex+0x286>
 8009d76:	1b87      	subs	r7, r0, r6
 8009d78:	4639      	mov	r1, r7
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f000 ff4a 	bl	800ac14 <__any_on>
 8009d80:	4682      	mov	sl, r0
 8009d82:	b1a8      	cbz	r0, 8009db0 <__gethex+0x1f8>
 8009d84:	1e7b      	subs	r3, r7, #1
 8009d86:	1159      	asrs	r1, r3, #5
 8009d88:	f003 021f 	and.w	r2, r3, #31
 8009d8c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009d90:	f04f 0a01 	mov.w	sl, #1
 8009d94:	fa0a f202 	lsl.w	r2, sl, r2
 8009d98:	420a      	tst	r2, r1
 8009d9a:	d009      	beq.n	8009db0 <__gethex+0x1f8>
 8009d9c:	4553      	cmp	r3, sl
 8009d9e:	dd05      	ble.n	8009dac <__gethex+0x1f4>
 8009da0:	1eb9      	subs	r1, r7, #2
 8009da2:	4620      	mov	r0, r4
 8009da4:	f000 ff36 	bl	800ac14 <__any_on>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d145      	bne.n	8009e38 <__gethex+0x280>
 8009dac:	f04f 0a02 	mov.w	sl, #2
 8009db0:	4639      	mov	r1, r7
 8009db2:	4620      	mov	r0, r4
 8009db4:	f7ff fe99 	bl	8009aea <rshift>
 8009db8:	443d      	add	r5, r7
 8009dba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009dbe:	42ab      	cmp	r3, r5
 8009dc0:	da4c      	bge.n	8009e5c <__gethex+0x2a4>
 8009dc2:	ee18 0a10 	vmov	r0, s16
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	f000 fac4 	bl	800a354 <_Bfree>
 8009dcc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009dce:	2300      	movs	r3, #0
 8009dd0:	6013      	str	r3, [r2, #0]
 8009dd2:	27a3      	movs	r7, #163	; 0xa3
 8009dd4:	e785      	b.n	8009ce2 <__gethex+0x12a>
 8009dd6:	1e73      	subs	r3, r6, #1
 8009dd8:	9a05      	ldr	r2, [sp, #20]
 8009dda:	9303      	str	r3, [sp, #12]
 8009ddc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d019      	beq.n	8009e18 <__gethex+0x260>
 8009de4:	f1bb 0f20 	cmp.w	fp, #32
 8009de8:	d107      	bne.n	8009dfa <__gethex+0x242>
 8009dea:	9b02      	ldr	r3, [sp, #8]
 8009dec:	9a00      	ldr	r2, [sp, #0]
 8009dee:	f843 2b04 	str.w	r2, [r3], #4
 8009df2:	9302      	str	r3, [sp, #8]
 8009df4:	2300      	movs	r3, #0
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	469b      	mov	fp, r3
 8009dfa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009dfe:	f7ff fec6 	bl	8009b8e <__hexdig_fun>
 8009e02:	9b00      	ldr	r3, [sp, #0]
 8009e04:	f000 000f 	and.w	r0, r0, #15
 8009e08:	fa00 f00b 	lsl.w	r0, r0, fp
 8009e0c:	4303      	orrs	r3, r0
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	f10b 0b04 	add.w	fp, fp, #4
 8009e14:	9b03      	ldr	r3, [sp, #12]
 8009e16:	e00d      	b.n	8009e34 <__gethex+0x27c>
 8009e18:	9b03      	ldr	r3, [sp, #12]
 8009e1a:	9a06      	ldr	r2, [sp, #24]
 8009e1c:	4413      	add	r3, r2
 8009e1e:	42bb      	cmp	r3, r7
 8009e20:	d3e0      	bcc.n	8009de4 <__gethex+0x22c>
 8009e22:	4618      	mov	r0, r3
 8009e24:	9901      	ldr	r1, [sp, #4]
 8009e26:	9307      	str	r3, [sp, #28]
 8009e28:	4652      	mov	r2, sl
 8009e2a:	f001 fb1c 	bl	800b466 <strncmp>
 8009e2e:	9b07      	ldr	r3, [sp, #28]
 8009e30:	2800      	cmp	r0, #0
 8009e32:	d1d7      	bne.n	8009de4 <__gethex+0x22c>
 8009e34:	461e      	mov	r6, r3
 8009e36:	e78b      	b.n	8009d50 <__gethex+0x198>
 8009e38:	f04f 0a03 	mov.w	sl, #3
 8009e3c:	e7b8      	b.n	8009db0 <__gethex+0x1f8>
 8009e3e:	da0a      	bge.n	8009e56 <__gethex+0x29e>
 8009e40:	1a37      	subs	r7, r6, r0
 8009e42:	4621      	mov	r1, r4
 8009e44:	ee18 0a10 	vmov	r0, s16
 8009e48:	463a      	mov	r2, r7
 8009e4a:	f000 fc9f 	bl	800a78c <__lshift>
 8009e4e:	1bed      	subs	r5, r5, r7
 8009e50:	4604      	mov	r4, r0
 8009e52:	f100 0914 	add.w	r9, r0, #20
 8009e56:	f04f 0a00 	mov.w	sl, #0
 8009e5a:	e7ae      	b.n	8009dba <__gethex+0x202>
 8009e5c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009e60:	42a8      	cmp	r0, r5
 8009e62:	dd72      	ble.n	8009f4a <__gethex+0x392>
 8009e64:	1b45      	subs	r5, r0, r5
 8009e66:	42ae      	cmp	r6, r5
 8009e68:	dc36      	bgt.n	8009ed8 <__gethex+0x320>
 8009e6a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d02a      	beq.n	8009ec8 <__gethex+0x310>
 8009e72:	2b03      	cmp	r3, #3
 8009e74:	d02c      	beq.n	8009ed0 <__gethex+0x318>
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d11c      	bne.n	8009eb4 <__gethex+0x2fc>
 8009e7a:	42ae      	cmp	r6, r5
 8009e7c:	d11a      	bne.n	8009eb4 <__gethex+0x2fc>
 8009e7e:	2e01      	cmp	r6, #1
 8009e80:	d112      	bne.n	8009ea8 <__gethex+0x2f0>
 8009e82:	9a04      	ldr	r2, [sp, #16]
 8009e84:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009e88:	6013      	str	r3, [r2, #0]
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	6123      	str	r3, [r4, #16]
 8009e8e:	f8c9 3000 	str.w	r3, [r9]
 8009e92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e94:	2762      	movs	r7, #98	; 0x62
 8009e96:	601c      	str	r4, [r3, #0]
 8009e98:	e723      	b.n	8009ce2 <__gethex+0x12a>
 8009e9a:	bf00      	nop
 8009e9c:	0800bb3c 	.word	0x0800bb3c
 8009ea0:	0800ba60 	.word	0x0800ba60
 8009ea4:	0800bad4 	.word	0x0800bad4
 8009ea8:	1e71      	subs	r1, r6, #1
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f000 feb2 	bl	800ac14 <__any_on>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d1e6      	bne.n	8009e82 <__gethex+0x2ca>
 8009eb4:	ee18 0a10 	vmov	r0, s16
 8009eb8:	4621      	mov	r1, r4
 8009eba:	f000 fa4b 	bl	800a354 <_Bfree>
 8009ebe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	6013      	str	r3, [r2, #0]
 8009ec4:	2750      	movs	r7, #80	; 0x50
 8009ec6:	e70c      	b.n	8009ce2 <__gethex+0x12a>
 8009ec8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d1f2      	bne.n	8009eb4 <__gethex+0x2fc>
 8009ece:	e7d8      	b.n	8009e82 <__gethex+0x2ca>
 8009ed0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1d5      	bne.n	8009e82 <__gethex+0x2ca>
 8009ed6:	e7ed      	b.n	8009eb4 <__gethex+0x2fc>
 8009ed8:	1e6f      	subs	r7, r5, #1
 8009eda:	f1ba 0f00 	cmp.w	sl, #0
 8009ede:	d131      	bne.n	8009f44 <__gethex+0x38c>
 8009ee0:	b127      	cbz	r7, 8009eec <__gethex+0x334>
 8009ee2:	4639      	mov	r1, r7
 8009ee4:	4620      	mov	r0, r4
 8009ee6:	f000 fe95 	bl	800ac14 <__any_on>
 8009eea:	4682      	mov	sl, r0
 8009eec:	117b      	asrs	r3, r7, #5
 8009eee:	2101      	movs	r1, #1
 8009ef0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009ef4:	f007 071f 	and.w	r7, r7, #31
 8009ef8:	fa01 f707 	lsl.w	r7, r1, r7
 8009efc:	421f      	tst	r7, r3
 8009efe:	4629      	mov	r1, r5
 8009f00:	4620      	mov	r0, r4
 8009f02:	bf18      	it	ne
 8009f04:	f04a 0a02 	orrne.w	sl, sl, #2
 8009f08:	1b76      	subs	r6, r6, r5
 8009f0a:	f7ff fdee 	bl	8009aea <rshift>
 8009f0e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f12:	2702      	movs	r7, #2
 8009f14:	f1ba 0f00 	cmp.w	sl, #0
 8009f18:	d048      	beq.n	8009fac <__gethex+0x3f4>
 8009f1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f1e:	2b02      	cmp	r3, #2
 8009f20:	d015      	beq.n	8009f4e <__gethex+0x396>
 8009f22:	2b03      	cmp	r3, #3
 8009f24:	d017      	beq.n	8009f56 <__gethex+0x39e>
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d109      	bne.n	8009f3e <__gethex+0x386>
 8009f2a:	f01a 0f02 	tst.w	sl, #2
 8009f2e:	d006      	beq.n	8009f3e <__gethex+0x386>
 8009f30:	f8d9 0000 	ldr.w	r0, [r9]
 8009f34:	ea4a 0a00 	orr.w	sl, sl, r0
 8009f38:	f01a 0f01 	tst.w	sl, #1
 8009f3c:	d10e      	bne.n	8009f5c <__gethex+0x3a4>
 8009f3e:	f047 0710 	orr.w	r7, r7, #16
 8009f42:	e033      	b.n	8009fac <__gethex+0x3f4>
 8009f44:	f04f 0a01 	mov.w	sl, #1
 8009f48:	e7d0      	b.n	8009eec <__gethex+0x334>
 8009f4a:	2701      	movs	r7, #1
 8009f4c:	e7e2      	b.n	8009f14 <__gethex+0x35c>
 8009f4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f50:	f1c3 0301 	rsb	r3, r3, #1
 8009f54:	9315      	str	r3, [sp, #84]	; 0x54
 8009f56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d0f0      	beq.n	8009f3e <__gethex+0x386>
 8009f5c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f60:	f104 0314 	add.w	r3, r4, #20
 8009f64:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f68:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f6c:	f04f 0c00 	mov.w	ip, #0
 8009f70:	4618      	mov	r0, r3
 8009f72:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f76:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009f7a:	d01c      	beq.n	8009fb6 <__gethex+0x3fe>
 8009f7c:	3201      	adds	r2, #1
 8009f7e:	6002      	str	r2, [r0, #0]
 8009f80:	2f02      	cmp	r7, #2
 8009f82:	f104 0314 	add.w	r3, r4, #20
 8009f86:	d13f      	bne.n	800a008 <__gethex+0x450>
 8009f88:	f8d8 2000 	ldr.w	r2, [r8]
 8009f8c:	3a01      	subs	r2, #1
 8009f8e:	42b2      	cmp	r2, r6
 8009f90:	d10a      	bne.n	8009fa8 <__gethex+0x3f0>
 8009f92:	1171      	asrs	r1, r6, #5
 8009f94:	2201      	movs	r2, #1
 8009f96:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f9a:	f006 061f 	and.w	r6, r6, #31
 8009f9e:	fa02 f606 	lsl.w	r6, r2, r6
 8009fa2:	421e      	tst	r6, r3
 8009fa4:	bf18      	it	ne
 8009fa6:	4617      	movne	r7, r2
 8009fa8:	f047 0720 	orr.w	r7, r7, #32
 8009fac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009fae:	601c      	str	r4, [r3, #0]
 8009fb0:	9b04      	ldr	r3, [sp, #16]
 8009fb2:	601d      	str	r5, [r3, #0]
 8009fb4:	e695      	b.n	8009ce2 <__gethex+0x12a>
 8009fb6:	4299      	cmp	r1, r3
 8009fb8:	f843 cc04 	str.w	ip, [r3, #-4]
 8009fbc:	d8d8      	bhi.n	8009f70 <__gethex+0x3b8>
 8009fbe:	68a3      	ldr	r3, [r4, #8]
 8009fc0:	459b      	cmp	fp, r3
 8009fc2:	db19      	blt.n	8009ff8 <__gethex+0x440>
 8009fc4:	6861      	ldr	r1, [r4, #4]
 8009fc6:	ee18 0a10 	vmov	r0, s16
 8009fca:	3101      	adds	r1, #1
 8009fcc:	f000 f982 	bl	800a2d4 <_Balloc>
 8009fd0:	4681      	mov	r9, r0
 8009fd2:	b918      	cbnz	r0, 8009fdc <__gethex+0x424>
 8009fd4:	4b1a      	ldr	r3, [pc, #104]	; (800a040 <__gethex+0x488>)
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	2184      	movs	r1, #132	; 0x84
 8009fda:	e6a8      	b.n	8009d2e <__gethex+0x176>
 8009fdc:	6922      	ldr	r2, [r4, #16]
 8009fde:	3202      	adds	r2, #2
 8009fe0:	f104 010c 	add.w	r1, r4, #12
 8009fe4:	0092      	lsls	r2, r2, #2
 8009fe6:	300c      	adds	r0, #12
 8009fe8:	f7fc fe9e 	bl	8006d28 <memcpy>
 8009fec:	4621      	mov	r1, r4
 8009fee:	ee18 0a10 	vmov	r0, s16
 8009ff2:	f000 f9af 	bl	800a354 <_Bfree>
 8009ff6:	464c      	mov	r4, r9
 8009ff8:	6923      	ldr	r3, [r4, #16]
 8009ffa:	1c5a      	adds	r2, r3, #1
 8009ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a000:	6122      	str	r2, [r4, #16]
 800a002:	2201      	movs	r2, #1
 800a004:	615a      	str	r2, [r3, #20]
 800a006:	e7bb      	b.n	8009f80 <__gethex+0x3c8>
 800a008:	6922      	ldr	r2, [r4, #16]
 800a00a:	455a      	cmp	r2, fp
 800a00c:	dd0b      	ble.n	800a026 <__gethex+0x46e>
 800a00e:	2101      	movs	r1, #1
 800a010:	4620      	mov	r0, r4
 800a012:	f7ff fd6a 	bl	8009aea <rshift>
 800a016:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a01a:	3501      	adds	r5, #1
 800a01c:	42ab      	cmp	r3, r5
 800a01e:	f6ff aed0 	blt.w	8009dc2 <__gethex+0x20a>
 800a022:	2701      	movs	r7, #1
 800a024:	e7c0      	b.n	8009fa8 <__gethex+0x3f0>
 800a026:	f016 061f 	ands.w	r6, r6, #31
 800a02a:	d0fa      	beq.n	800a022 <__gethex+0x46a>
 800a02c:	4453      	add	r3, sl
 800a02e:	f1c6 0620 	rsb	r6, r6, #32
 800a032:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a036:	f000 fa3f 	bl	800a4b8 <__hi0bits>
 800a03a:	42b0      	cmp	r0, r6
 800a03c:	dbe7      	blt.n	800a00e <__gethex+0x456>
 800a03e:	e7f0      	b.n	800a022 <__gethex+0x46a>
 800a040:	0800ba60 	.word	0x0800ba60

0800a044 <L_shift>:
 800a044:	f1c2 0208 	rsb	r2, r2, #8
 800a048:	0092      	lsls	r2, r2, #2
 800a04a:	b570      	push	{r4, r5, r6, lr}
 800a04c:	f1c2 0620 	rsb	r6, r2, #32
 800a050:	6843      	ldr	r3, [r0, #4]
 800a052:	6804      	ldr	r4, [r0, #0]
 800a054:	fa03 f506 	lsl.w	r5, r3, r6
 800a058:	432c      	orrs	r4, r5
 800a05a:	40d3      	lsrs	r3, r2
 800a05c:	6004      	str	r4, [r0, #0]
 800a05e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a062:	4288      	cmp	r0, r1
 800a064:	d3f4      	bcc.n	800a050 <L_shift+0xc>
 800a066:	bd70      	pop	{r4, r5, r6, pc}

0800a068 <__match>:
 800a068:	b530      	push	{r4, r5, lr}
 800a06a:	6803      	ldr	r3, [r0, #0]
 800a06c:	3301      	adds	r3, #1
 800a06e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a072:	b914      	cbnz	r4, 800a07a <__match+0x12>
 800a074:	6003      	str	r3, [r0, #0]
 800a076:	2001      	movs	r0, #1
 800a078:	bd30      	pop	{r4, r5, pc}
 800a07a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a07e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a082:	2d19      	cmp	r5, #25
 800a084:	bf98      	it	ls
 800a086:	3220      	addls	r2, #32
 800a088:	42a2      	cmp	r2, r4
 800a08a:	d0f0      	beq.n	800a06e <__match+0x6>
 800a08c:	2000      	movs	r0, #0
 800a08e:	e7f3      	b.n	800a078 <__match+0x10>

0800a090 <__hexnan>:
 800a090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a094:	680b      	ldr	r3, [r1, #0]
 800a096:	115e      	asrs	r6, r3, #5
 800a098:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a09c:	f013 031f 	ands.w	r3, r3, #31
 800a0a0:	b087      	sub	sp, #28
 800a0a2:	bf18      	it	ne
 800a0a4:	3604      	addne	r6, #4
 800a0a6:	2500      	movs	r5, #0
 800a0a8:	1f37      	subs	r7, r6, #4
 800a0aa:	4690      	mov	r8, r2
 800a0ac:	6802      	ldr	r2, [r0, #0]
 800a0ae:	9301      	str	r3, [sp, #4]
 800a0b0:	4682      	mov	sl, r0
 800a0b2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0b6:	46b9      	mov	r9, r7
 800a0b8:	463c      	mov	r4, r7
 800a0ba:	9502      	str	r5, [sp, #8]
 800a0bc:	46ab      	mov	fp, r5
 800a0be:	7851      	ldrb	r1, [r2, #1]
 800a0c0:	1c53      	adds	r3, r2, #1
 800a0c2:	9303      	str	r3, [sp, #12]
 800a0c4:	b341      	cbz	r1, 800a118 <__hexnan+0x88>
 800a0c6:	4608      	mov	r0, r1
 800a0c8:	9205      	str	r2, [sp, #20]
 800a0ca:	9104      	str	r1, [sp, #16]
 800a0cc:	f7ff fd5f 	bl	8009b8e <__hexdig_fun>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d14f      	bne.n	800a174 <__hexnan+0xe4>
 800a0d4:	9904      	ldr	r1, [sp, #16]
 800a0d6:	9a05      	ldr	r2, [sp, #20]
 800a0d8:	2920      	cmp	r1, #32
 800a0da:	d818      	bhi.n	800a10e <__hexnan+0x7e>
 800a0dc:	9b02      	ldr	r3, [sp, #8]
 800a0de:	459b      	cmp	fp, r3
 800a0e0:	dd13      	ble.n	800a10a <__hexnan+0x7a>
 800a0e2:	454c      	cmp	r4, r9
 800a0e4:	d206      	bcs.n	800a0f4 <__hexnan+0x64>
 800a0e6:	2d07      	cmp	r5, #7
 800a0e8:	dc04      	bgt.n	800a0f4 <__hexnan+0x64>
 800a0ea:	462a      	mov	r2, r5
 800a0ec:	4649      	mov	r1, r9
 800a0ee:	4620      	mov	r0, r4
 800a0f0:	f7ff ffa8 	bl	800a044 <L_shift>
 800a0f4:	4544      	cmp	r4, r8
 800a0f6:	d950      	bls.n	800a19a <__hexnan+0x10a>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	f1a4 0904 	sub.w	r9, r4, #4
 800a0fe:	f844 3c04 	str.w	r3, [r4, #-4]
 800a102:	f8cd b008 	str.w	fp, [sp, #8]
 800a106:	464c      	mov	r4, r9
 800a108:	461d      	mov	r5, r3
 800a10a:	9a03      	ldr	r2, [sp, #12]
 800a10c:	e7d7      	b.n	800a0be <__hexnan+0x2e>
 800a10e:	2929      	cmp	r1, #41	; 0x29
 800a110:	d156      	bne.n	800a1c0 <__hexnan+0x130>
 800a112:	3202      	adds	r2, #2
 800a114:	f8ca 2000 	str.w	r2, [sl]
 800a118:	f1bb 0f00 	cmp.w	fp, #0
 800a11c:	d050      	beq.n	800a1c0 <__hexnan+0x130>
 800a11e:	454c      	cmp	r4, r9
 800a120:	d206      	bcs.n	800a130 <__hexnan+0xa0>
 800a122:	2d07      	cmp	r5, #7
 800a124:	dc04      	bgt.n	800a130 <__hexnan+0xa0>
 800a126:	462a      	mov	r2, r5
 800a128:	4649      	mov	r1, r9
 800a12a:	4620      	mov	r0, r4
 800a12c:	f7ff ff8a 	bl	800a044 <L_shift>
 800a130:	4544      	cmp	r4, r8
 800a132:	d934      	bls.n	800a19e <__hexnan+0x10e>
 800a134:	f1a8 0204 	sub.w	r2, r8, #4
 800a138:	4623      	mov	r3, r4
 800a13a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a13e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a142:	429f      	cmp	r7, r3
 800a144:	d2f9      	bcs.n	800a13a <__hexnan+0xaa>
 800a146:	1b3b      	subs	r3, r7, r4
 800a148:	f023 0303 	bic.w	r3, r3, #3
 800a14c:	3304      	adds	r3, #4
 800a14e:	3401      	adds	r4, #1
 800a150:	3e03      	subs	r6, #3
 800a152:	42b4      	cmp	r4, r6
 800a154:	bf88      	it	hi
 800a156:	2304      	movhi	r3, #4
 800a158:	4443      	add	r3, r8
 800a15a:	2200      	movs	r2, #0
 800a15c:	f843 2b04 	str.w	r2, [r3], #4
 800a160:	429f      	cmp	r7, r3
 800a162:	d2fb      	bcs.n	800a15c <__hexnan+0xcc>
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	b91b      	cbnz	r3, 800a170 <__hexnan+0xe0>
 800a168:	4547      	cmp	r7, r8
 800a16a:	d127      	bne.n	800a1bc <__hexnan+0x12c>
 800a16c:	2301      	movs	r3, #1
 800a16e:	603b      	str	r3, [r7, #0]
 800a170:	2005      	movs	r0, #5
 800a172:	e026      	b.n	800a1c2 <__hexnan+0x132>
 800a174:	3501      	adds	r5, #1
 800a176:	2d08      	cmp	r5, #8
 800a178:	f10b 0b01 	add.w	fp, fp, #1
 800a17c:	dd06      	ble.n	800a18c <__hexnan+0xfc>
 800a17e:	4544      	cmp	r4, r8
 800a180:	d9c3      	bls.n	800a10a <__hexnan+0x7a>
 800a182:	2300      	movs	r3, #0
 800a184:	f844 3c04 	str.w	r3, [r4, #-4]
 800a188:	2501      	movs	r5, #1
 800a18a:	3c04      	subs	r4, #4
 800a18c:	6822      	ldr	r2, [r4, #0]
 800a18e:	f000 000f 	and.w	r0, r0, #15
 800a192:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a196:	6022      	str	r2, [r4, #0]
 800a198:	e7b7      	b.n	800a10a <__hexnan+0x7a>
 800a19a:	2508      	movs	r5, #8
 800a19c:	e7b5      	b.n	800a10a <__hexnan+0x7a>
 800a19e:	9b01      	ldr	r3, [sp, #4]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d0df      	beq.n	800a164 <__hexnan+0xd4>
 800a1a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a8:	f1c3 0320 	rsb	r3, r3, #32
 800a1ac:	fa22 f303 	lsr.w	r3, r2, r3
 800a1b0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a1b4:	401a      	ands	r2, r3
 800a1b6:	f846 2c04 	str.w	r2, [r6, #-4]
 800a1ba:	e7d3      	b.n	800a164 <__hexnan+0xd4>
 800a1bc:	3f04      	subs	r7, #4
 800a1be:	e7d1      	b.n	800a164 <__hexnan+0xd4>
 800a1c0:	2004      	movs	r0, #4
 800a1c2:	b007      	add	sp, #28
 800a1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1c8 <_localeconv_r>:
 800a1c8:	4800      	ldr	r0, [pc, #0]	; (800a1cc <_localeconv_r+0x4>)
 800a1ca:	4770      	bx	lr
 800a1cc:	200001d0 	.word	0x200001d0

0800a1d0 <__retarget_lock_init_recursive>:
 800a1d0:	4770      	bx	lr

0800a1d2 <__retarget_lock_acquire_recursive>:
 800a1d2:	4770      	bx	lr

0800a1d4 <__retarget_lock_release_recursive>:
 800a1d4:	4770      	bx	lr

0800a1d6 <__swhatbuf_r>:
 800a1d6:	b570      	push	{r4, r5, r6, lr}
 800a1d8:	460e      	mov	r6, r1
 800a1da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1de:	2900      	cmp	r1, #0
 800a1e0:	b096      	sub	sp, #88	; 0x58
 800a1e2:	4614      	mov	r4, r2
 800a1e4:	461d      	mov	r5, r3
 800a1e6:	da08      	bge.n	800a1fa <__swhatbuf_r+0x24>
 800a1e8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	602a      	str	r2, [r5, #0]
 800a1f0:	061a      	lsls	r2, r3, #24
 800a1f2:	d410      	bmi.n	800a216 <__swhatbuf_r+0x40>
 800a1f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1f8:	e00e      	b.n	800a218 <__swhatbuf_r+0x42>
 800a1fa:	466a      	mov	r2, sp
 800a1fc:	f001 f9a6 	bl	800b54c <_fstat_r>
 800a200:	2800      	cmp	r0, #0
 800a202:	dbf1      	blt.n	800a1e8 <__swhatbuf_r+0x12>
 800a204:	9a01      	ldr	r2, [sp, #4]
 800a206:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a20a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a20e:	425a      	negs	r2, r3
 800a210:	415a      	adcs	r2, r3
 800a212:	602a      	str	r2, [r5, #0]
 800a214:	e7ee      	b.n	800a1f4 <__swhatbuf_r+0x1e>
 800a216:	2340      	movs	r3, #64	; 0x40
 800a218:	2000      	movs	r0, #0
 800a21a:	6023      	str	r3, [r4, #0]
 800a21c:	b016      	add	sp, #88	; 0x58
 800a21e:	bd70      	pop	{r4, r5, r6, pc}

0800a220 <__smakebuf_r>:
 800a220:	898b      	ldrh	r3, [r1, #12]
 800a222:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a224:	079d      	lsls	r5, r3, #30
 800a226:	4606      	mov	r6, r0
 800a228:	460c      	mov	r4, r1
 800a22a:	d507      	bpl.n	800a23c <__smakebuf_r+0x1c>
 800a22c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a230:	6023      	str	r3, [r4, #0]
 800a232:	6123      	str	r3, [r4, #16]
 800a234:	2301      	movs	r3, #1
 800a236:	6163      	str	r3, [r4, #20]
 800a238:	b002      	add	sp, #8
 800a23a:	bd70      	pop	{r4, r5, r6, pc}
 800a23c:	ab01      	add	r3, sp, #4
 800a23e:	466a      	mov	r2, sp
 800a240:	f7ff ffc9 	bl	800a1d6 <__swhatbuf_r>
 800a244:	9900      	ldr	r1, [sp, #0]
 800a246:	4605      	mov	r5, r0
 800a248:	4630      	mov	r0, r6
 800a24a:	f000 fd87 	bl	800ad5c <_malloc_r>
 800a24e:	b948      	cbnz	r0, 800a264 <__smakebuf_r+0x44>
 800a250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a254:	059a      	lsls	r2, r3, #22
 800a256:	d4ef      	bmi.n	800a238 <__smakebuf_r+0x18>
 800a258:	f023 0303 	bic.w	r3, r3, #3
 800a25c:	f043 0302 	orr.w	r3, r3, #2
 800a260:	81a3      	strh	r3, [r4, #12]
 800a262:	e7e3      	b.n	800a22c <__smakebuf_r+0xc>
 800a264:	4b0d      	ldr	r3, [pc, #52]	; (800a29c <__smakebuf_r+0x7c>)
 800a266:	62b3      	str	r3, [r6, #40]	; 0x28
 800a268:	89a3      	ldrh	r3, [r4, #12]
 800a26a:	6020      	str	r0, [r4, #0]
 800a26c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a270:	81a3      	strh	r3, [r4, #12]
 800a272:	9b00      	ldr	r3, [sp, #0]
 800a274:	6163      	str	r3, [r4, #20]
 800a276:	9b01      	ldr	r3, [sp, #4]
 800a278:	6120      	str	r0, [r4, #16]
 800a27a:	b15b      	cbz	r3, 800a294 <__smakebuf_r+0x74>
 800a27c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a280:	4630      	mov	r0, r6
 800a282:	f001 f975 	bl	800b570 <_isatty_r>
 800a286:	b128      	cbz	r0, 800a294 <__smakebuf_r+0x74>
 800a288:	89a3      	ldrh	r3, [r4, #12]
 800a28a:	f023 0303 	bic.w	r3, r3, #3
 800a28e:	f043 0301 	orr.w	r3, r3, #1
 800a292:	81a3      	strh	r3, [r4, #12]
 800a294:	89a0      	ldrh	r0, [r4, #12]
 800a296:	4305      	orrs	r5, r0
 800a298:	81a5      	strh	r5, [r4, #12]
 800a29a:	e7cd      	b.n	800a238 <__smakebuf_r+0x18>
 800a29c:	08009949 	.word	0x08009949

0800a2a0 <malloc>:
 800a2a0:	4b02      	ldr	r3, [pc, #8]	; (800a2ac <malloc+0xc>)
 800a2a2:	4601      	mov	r1, r0
 800a2a4:	6818      	ldr	r0, [r3, #0]
 800a2a6:	f000 bd59 	b.w	800ad5c <_malloc_r>
 800a2aa:	bf00      	nop
 800a2ac:	20000078 	.word	0x20000078

0800a2b0 <__ascii_mbtowc>:
 800a2b0:	b082      	sub	sp, #8
 800a2b2:	b901      	cbnz	r1, 800a2b6 <__ascii_mbtowc+0x6>
 800a2b4:	a901      	add	r1, sp, #4
 800a2b6:	b142      	cbz	r2, 800a2ca <__ascii_mbtowc+0x1a>
 800a2b8:	b14b      	cbz	r3, 800a2ce <__ascii_mbtowc+0x1e>
 800a2ba:	7813      	ldrb	r3, [r2, #0]
 800a2bc:	600b      	str	r3, [r1, #0]
 800a2be:	7812      	ldrb	r2, [r2, #0]
 800a2c0:	1e10      	subs	r0, r2, #0
 800a2c2:	bf18      	it	ne
 800a2c4:	2001      	movne	r0, #1
 800a2c6:	b002      	add	sp, #8
 800a2c8:	4770      	bx	lr
 800a2ca:	4610      	mov	r0, r2
 800a2cc:	e7fb      	b.n	800a2c6 <__ascii_mbtowc+0x16>
 800a2ce:	f06f 0001 	mvn.w	r0, #1
 800a2d2:	e7f8      	b.n	800a2c6 <__ascii_mbtowc+0x16>

0800a2d4 <_Balloc>:
 800a2d4:	b570      	push	{r4, r5, r6, lr}
 800a2d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2d8:	4604      	mov	r4, r0
 800a2da:	460d      	mov	r5, r1
 800a2dc:	b976      	cbnz	r6, 800a2fc <_Balloc+0x28>
 800a2de:	2010      	movs	r0, #16
 800a2e0:	f7ff ffde 	bl	800a2a0 <malloc>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	6260      	str	r0, [r4, #36]	; 0x24
 800a2e8:	b920      	cbnz	r0, 800a2f4 <_Balloc+0x20>
 800a2ea:	4b18      	ldr	r3, [pc, #96]	; (800a34c <_Balloc+0x78>)
 800a2ec:	4818      	ldr	r0, [pc, #96]	; (800a350 <_Balloc+0x7c>)
 800a2ee:	2166      	movs	r1, #102	; 0x66
 800a2f0:	f001 f8ec 	bl	800b4cc <__assert_func>
 800a2f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2f8:	6006      	str	r6, [r0, #0]
 800a2fa:	60c6      	str	r6, [r0, #12]
 800a2fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2fe:	68f3      	ldr	r3, [r6, #12]
 800a300:	b183      	cbz	r3, 800a324 <_Balloc+0x50>
 800a302:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a304:	68db      	ldr	r3, [r3, #12]
 800a306:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a30a:	b9b8      	cbnz	r0, 800a33c <_Balloc+0x68>
 800a30c:	2101      	movs	r1, #1
 800a30e:	fa01 f605 	lsl.w	r6, r1, r5
 800a312:	1d72      	adds	r2, r6, #5
 800a314:	0092      	lsls	r2, r2, #2
 800a316:	4620      	mov	r0, r4
 800a318:	f000 fc9d 	bl	800ac56 <_calloc_r>
 800a31c:	b160      	cbz	r0, 800a338 <_Balloc+0x64>
 800a31e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a322:	e00e      	b.n	800a342 <_Balloc+0x6e>
 800a324:	2221      	movs	r2, #33	; 0x21
 800a326:	2104      	movs	r1, #4
 800a328:	4620      	mov	r0, r4
 800a32a:	f000 fc94 	bl	800ac56 <_calloc_r>
 800a32e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a330:	60f0      	str	r0, [r6, #12]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1e4      	bne.n	800a302 <_Balloc+0x2e>
 800a338:	2000      	movs	r0, #0
 800a33a:	bd70      	pop	{r4, r5, r6, pc}
 800a33c:	6802      	ldr	r2, [r0, #0]
 800a33e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a342:	2300      	movs	r3, #0
 800a344:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a348:	e7f7      	b.n	800a33a <_Balloc+0x66>
 800a34a:	bf00      	nop
 800a34c:	0800b9ee 	.word	0x0800b9ee
 800a350:	0800bb50 	.word	0x0800bb50

0800a354 <_Bfree>:
 800a354:	b570      	push	{r4, r5, r6, lr}
 800a356:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a358:	4605      	mov	r5, r0
 800a35a:	460c      	mov	r4, r1
 800a35c:	b976      	cbnz	r6, 800a37c <_Bfree+0x28>
 800a35e:	2010      	movs	r0, #16
 800a360:	f7ff ff9e 	bl	800a2a0 <malloc>
 800a364:	4602      	mov	r2, r0
 800a366:	6268      	str	r0, [r5, #36]	; 0x24
 800a368:	b920      	cbnz	r0, 800a374 <_Bfree+0x20>
 800a36a:	4b09      	ldr	r3, [pc, #36]	; (800a390 <_Bfree+0x3c>)
 800a36c:	4809      	ldr	r0, [pc, #36]	; (800a394 <_Bfree+0x40>)
 800a36e:	218a      	movs	r1, #138	; 0x8a
 800a370:	f001 f8ac 	bl	800b4cc <__assert_func>
 800a374:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a378:	6006      	str	r6, [r0, #0]
 800a37a:	60c6      	str	r6, [r0, #12]
 800a37c:	b13c      	cbz	r4, 800a38e <_Bfree+0x3a>
 800a37e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a380:	6862      	ldr	r2, [r4, #4]
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a388:	6021      	str	r1, [r4, #0]
 800a38a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a38e:	bd70      	pop	{r4, r5, r6, pc}
 800a390:	0800b9ee 	.word	0x0800b9ee
 800a394:	0800bb50 	.word	0x0800bb50

0800a398 <__multadd>:
 800a398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a39c:	690d      	ldr	r5, [r1, #16]
 800a39e:	4607      	mov	r7, r0
 800a3a0:	460c      	mov	r4, r1
 800a3a2:	461e      	mov	r6, r3
 800a3a4:	f101 0c14 	add.w	ip, r1, #20
 800a3a8:	2000      	movs	r0, #0
 800a3aa:	f8dc 3000 	ldr.w	r3, [ip]
 800a3ae:	b299      	uxth	r1, r3
 800a3b0:	fb02 6101 	mla	r1, r2, r1, r6
 800a3b4:	0c1e      	lsrs	r6, r3, #16
 800a3b6:	0c0b      	lsrs	r3, r1, #16
 800a3b8:	fb02 3306 	mla	r3, r2, r6, r3
 800a3bc:	b289      	uxth	r1, r1
 800a3be:	3001      	adds	r0, #1
 800a3c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a3c4:	4285      	cmp	r5, r0
 800a3c6:	f84c 1b04 	str.w	r1, [ip], #4
 800a3ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a3ce:	dcec      	bgt.n	800a3aa <__multadd+0x12>
 800a3d0:	b30e      	cbz	r6, 800a416 <__multadd+0x7e>
 800a3d2:	68a3      	ldr	r3, [r4, #8]
 800a3d4:	42ab      	cmp	r3, r5
 800a3d6:	dc19      	bgt.n	800a40c <__multadd+0x74>
 800a3d8:	6861      	ldr	r1, [r4, #4]
 800a3da:	4638      	mov	r0, r7
 800a3dc:	3101      	adds	r1, #1
 800a3de:	f7ff ff79 	bl	800a2d4 <_Balloc>
 800a3e2:	4680      	mov	r8, r0
 800a3e4:	b928      	cbnz	r0, 800a3f2 <__multadd+0x5a>
 800a3e6:	4602      	mov	r2, r0
 800a3e8:	4b0c      	ldr	r3, [pc, #48]	; (800a41c <__multadd+0x84>)
 800a3ea:	480d      	ldr	r0, [pc, #52]	; (800a420 <__multadd+0x88>)
 800a3ec:	21b5      	movs	r1, #181	; 0xb5
 800a3ee:	f001 f86d 	bl	800b4cc <__assert_func>
 800a3f2:	6922      	ldr	r2, [r4, #16]
 800a3f4:	3202      	adds	r2, #2
 800a3f6:	f104 010c 	add.w	r1, r4, #12
 800a3fa:	0092      	lsls	r2, r2, #2
 800a3fc:	300c      	adds	r0, #12
 800a3fe:	f7fc fc93 	bl	8006d28 <memcpy>
 800a402:	4621      	mov	r1, r4
 800a404:	4638      	mov	r0, r7
 800a406:	f7ff ffa5 	bl	800a354 <_Bfree>
 800a40a:	4644      	mov	r4, r8
 800a40c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a410:	3501      	adds	r5, #1
 800a412:	615e      	str	r6, [r3, #20]
 800a414:	6125      	str	r5, [r4, #16]
 800a416:	4620      	mov	r0, r4
 800a418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a41c:	0800ba60 	.word	0x0800ba60
 800a420:	0800bb50 	.word	0x0800bb50

0800a424 <__s2b>:
 800a424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a428:	460c      	mov	r4, r1
 800a42a:	4615      	mov	r5, r2
 800a42c:	461f      	mov	r7, r3
 800a42e:	2209      	movs	r2, #9
 800a430:	3308      	adds	r3, #8
 800a432:	4606      	mov	r6, r0
 800a434:	fb93 f3f2 	sdiv	r3, r3, r2
 800a438:	2100      	movs	r1, #0
 800a43a:	2201      	movs	r2, #1
 800a43c:	429a      	cmp	r2, r3
 800a43e:	db09      	blt.n	800a454 <__s2b+0x30>
 800a440:	4630      	mov	r0, r6
 800a442:	f7ff ff47 	bl	800a2d4 <_Balloc>
 800a446:	b940      	cbnz	r0, 800a45a <__s2b+0x36>
 800a448:	4602      	mov	r2, r0
 800a44a:	4b19      	ldr	r3, [pc, #100]	; (800a4b0 <__s2b+0x8c>)
 800a44c:	4819      	ldr	r0, [pc, #100]	; (800a4b4 <__s2b+0x90>)
 800a44e:	21ce      	movs	r1, #206	; 0xce
 800a450:	f001 f83c 	bl	800b4cc <__assert_func>
 800a454:	0052      	lsls	r2, r2, #1
 800a456:	3101      	adds	r1, #1
 800a458:	e7f0      	b.n	800a43c <__s2b+0x18>
 800a45a:	9b08      	ldr	r3, [sp, #32]
 800a45c:	6143      	str	r3, [r0, #20]
 800a45e:	2d09      	cmp	r5, #9
 800a460:	f04f 0301 	mov.w	r3, #1
 800a464:	6103      	str	r3, [r0, #16]
 800a466:	dd16      	ble.n	800a496 <__s2b+0x72>
 800a468:	f104 0909 	add.w	r9, r4, #9
 800a46c:	46c8      	mov	r8, r9
 800a46e:	442c      	add	r4, r5
 800a470:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a474:	4601      	mov	r1, r0
 800a476:	3b30      	subs	r3, #48	; 0x30
 800a478:	220a      	movs	r2, #10
 800a47a:	4630      	mov	r0, r6
 800a47c:	f7ff ff8c 	bl	800a398 <__multadd>
 800a480:	45a0      	cmp	r8, r4
 800a482:	d1f5      	bne.n	800a470 <__s2b+0x4c>
 800a484:	f1a5 0408 	sub.w	r4, r5, #8
 800a488:	444c      	add	r4, r9
 800a48a:	1b2d      	subs	r5, r5, r4
 800a48c:	1963      	adds	r3, r4, r5
 800a48e:	42bb      	cmp	r3, r7
 800a490:	db04      	blt.n	800a49c <__s2b+0x78>
 800a492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a496:	340a      	adds	r4, #10
 800a498:	2509      	movs	r5, #9
 800a49a:	e7f6      	b.n	800a48a <__s2b+0x66>
 800a49c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a4a0:	4601      	mov	r1, r0
 800a4a2:	3b30      	subs	r3, #48	; 0x30
 800a4a4:	220a      	movs	r2, #10
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f7ff ff76 	bl	800a398 <__multadd>
 800a4ac:	e7ee      	b.n	800a48c <__s2b+0x68>
 800a4ae:	bf00      	nop
 800a4b0:	0800ba60 	.word	0x0800ba60
 800a4b4:	0800bb50 	.word	0x0800bb50

0800a4b8 <__hi0bits>:
 800a4b8:	0c03      	lsrs	r3, r0, #16
 800a4ba:	041b      	lsls	r3, r3, #16
 800a4bc:	b9d3      	cbnz	r3, 800a4f4 <__hi0bits+0x3c>
 800a4be:	0400      	lsls	r0, r0, #16
 800a4c0:	2310      	movs	r3, #16
 800a4c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a4c6:	bf04      	itt	eq
 800a4c8:	0200      	lsleq	r0, r0, #8
 800a4ca:	3308      	addeq	r3, #8
 800a4cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a4d0:	bf04      	itt	eq
 800a4d2:	0100      	lsleq	r0, r0, #4
 800a4d4:	3304      	addeq	r3, #4
 800a4d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a4da:	bf04      	itt	eq
 800a4dc:	0080      	lsleq	r0, r0, #2
 800a4de:	3302      	addeq	r3, #2
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	db05      	blt.n	800a4f0 <__hi0bits+0x38>
 800a4e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a4e8:	f103 0301 	add.w	r3, r3, #1
 800a4ec:	bf08      	it	eq
 800a4ee:	2320      	moveq	r3, #32
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	4770      	bx	lr
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	e7e4      	b.n	800a4c2 <__hi0bits+0xa>

0800a4f8 <__lo0bits>:
 800a4f8:	6803      	ldr	r3, [r0, #0]
 800a4fa:	f013 0207 	ands.w	r2, r3, #7
 800a4fe:	4601      	mov	r1, r0
 800a500:	d00b      	beq.n	800a51a <__lo0bits+0x22>
 800a502:	07da      	lsls	r2, r3, #31
 800a504:	d423      	bmi.n	800a54e <__lo0bits+0x56>
 800a506:	0798      	lsls	r0, r3, #30
 800a508:	bf49      	itett	mi
 800a50a:	085b      	lsrmi	r3, r3, #1
 800a50c:	089b      	lsrpl	r3, r3, #2
 800a50e:	2001      	movmi	r0, #1
 800a510:	600b      	strmi	r3, [r1, #0]
 800a512:	bf5c      	itt	pl
 800a514:	600b      	strpl	r3, [r1, #0]
 800a516:	2002      	movpl	r0, #2
 800a518:	4770      	bx	lr
 800a51a:	b298      	uxth	r0, r3
 800a51c:	b9a8      	cbnz	r0, 800a54a <__lo0bits+0x52>
 800a51e:	0c1b      	lsrs	r3, r3, #16
 800a520:	2010      	movs	r0, #16
 800a522:	b2da      	uxtb	r2, r3
 800a524:	b90a      	cbnz	r2, 800a52a <__lo0bits+0x32>
 800a526:	3008      	adds	r0, #8
 800a528:	0a1b      	lsrs	r3, r3, #8
 800a52a:	071a      	lsls	r2, r3, #28
 800a52c:	bf04      	itt	eq
 800a52e:	091b      	lsreq	r3, r3, #4
 800a530:	3004      	addeq	r0, #4
 800a532:	079a      	lsls	r2, r3, #30
 800a534:	bf04      	itt	eq
 800a536:	089b      	lsreq	r3, r3, #2
 800a538:	3002      	addeq	r0, #2
 800a53a:	07da      	lsls	r2, r3, #31
 800a53c:	d403      	bmi.n	800a546 <__lo0bits+0x4e>
 800a53e:	085b      	lsrs	r3, r3, #1
 800a540:	f100 0001 	add.w	r0, r0, #1
 800a544:	d005      	beq.n	800a552 <__lo0bits+0x5a>
 800a546:	600b      	str	r3, [r1, #0]
 800a548:	4770      	bx	lr
 800a54a:	4610      	mov	r0, r2
 800a54c:	e7e9      	b.n	800a522 <__lo0bits+0x2a>
 800a54e:	2000      	movs	r0, #0
 800a550:	4770      	bx	lr
 800a552:	2020      	movs	r0, #32
 800a554:	4770      	bx	lr
	...

0800a558 <__i2b>:
 800a558:	b510      	push	{r4, lr}
 800a55a:	460c      	mov	r4, r1
 800a55c:	2101      	movs	r1, #1
 800a55e:	f7ff feb9 	bl	800a2d4 <_Balloc>
 800a562:	4602      	mov	r2, r0
 800a564:	b928      	cbnz	r0, 800a572 <__i2b+0x1a>
 800a566:	4b05      	ldr	r3, [pc, #20]	; (800a57c <__i2b+0x24>)
 800a568:	4805      	ldr	r0, [pc, #20]	; (800a580 <__i2b+0x28>)
 800a56a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a56e:	f000 ffad 	bl	800b4cc <__assert_func>
 800a572:	2301      	movs	r3, #1
 800a574:	6144      	str	r4, [r0, #20]
 800a576:	6103      	str	r3, [r0, #16]
 800a578:	bd10      	pop	{r4, pc}
 800a57a:	bf00      	nop
 800a57c:	0800ba60 	.word	0x0800ba60
 800a580:	0800bb50 	.word	0x0800bb50

0800a584 <__multiply>:
 800a584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a588:	4691      	mov	r9, r2
 800a58a:	690a      	ldr	r2, [r1, #16]
 800a58c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a590:	429a      	cmp	r2, r3
 800a592:	bfb8      	it	lt
 800a594:	460b      	movlt	r3, r1
 800a596:	460c      	mov	r4, r1
 800a598:	bfbc      	itt	lt
 800a59a:	464c      	movlt	r4, r9
 800a59c:	4699      	movlt	r9, r3
 800a59e:	6927      	ldr	r7, [r4, #16]
 800a5a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a5a4:	68a3      	ldr	r3, [r4, #8]
 800a5a6:	6861      	ldr	r1, [r4, #4]
 800a5a8:	eb07 060a 	add.w	r6, r7, sl
 800a5ac:	42b3      	cmp	r3, r6
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	bfb8      	it	lt
 800a5b2:	3101      	addlt	r1, #1
 800a5b4:	f7ff fe8e 	bl	800a2d4 <_Balloc>
 800a5b8:	b930      	cbnz	r0, 800a5c8 <__multiply+0x44>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	4b44      	ldr	r3, [pc, #272]	; (800a6d0 <__multiply+0x14c>)
 800a5be:	4845      	ldr	r0, [pc, #276]	; (800a6d4 <__multiply+0x150>)
 800a5c0:	f240 115d 	movw	r1, #349	; 0x15d
 800a5c4:	f000 ff82 	bl	800b4cc <__assert_func>
 800a5c8:	f100 0514 	add.w	r5, r0, #20
 800a5cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a5d0:	462b      	mov	r3, r5
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	4543      	cmp	r3, r8
 800a5d6:	d321      	bcc.n	800a61c <__multiply+0x98>
 800a5d8:	f104 0314 	add.w	r3, r4, #20
 800a5dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a5e0:	f109 0314 	add.w	r3, r9, #20
 800a5e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a5e8:	9202      	str	r2, [sp, #8]
 800a5ea:	1b3a      	subs	r2, r7, r4
 800a5ec:	3a15      	subs	r2, #21
 800a5ee:	f022 0203 	bic.w	r2, r2, #3
 800a5f2:	3204      	adds	r2, #4
 800a5f4:	f104 0115 	add.w	r1, r4, #21
 800a5f8:	428f      	cmp	r7, r1
 800a5fa:	bf38      	it	cc
 800a5fc:	2204      	movcc	r2, #4
 800a5fe:	9201      	str	r2, [sp, #4]
 800a600:	9a02      	ldr	r2, [sp, #8]
 800a602:	9303      	str	r3, [sp, #12]
 800a604:	429a      	cmp	r2, r3
 800a606:	d80c      	bhi.n	800a622 <__multiply+0x9e>
 800a608:	2e00      	cmp	r6, #0
 800a60a:	dd03      	ble.n	800a614 <__multiply+0x90>
 800a60c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a610:	2b00      	cmp	r3, #0
 800a612:	d05a      	beq.n	800a6ca <__multiply+0x146>
 800a614:	6106      	str	r6, [r0, #16]
 800a616:	b005      	add	sp, #20
 800a618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a61c:	f843 2b04 	str.w	r2, [r3], #4
 800a620:	e7d8      	b.n	800a5d4 <__multiply+0x50>
 800a622:	f8b3 a000 	ldrh.w	sl, [r3]
 800a626:	f1ba 0f00 	cmp.w	sl, #0
 800a62a:	d024      	beq.n	800a676 <__multiply+0xf2>
 800a62c:	f104 0e14 	add.w	lr, r4, #20
 800a630:	46a9      	mov	r9, r5
 800a632:	f04f 0c00 	mov.w	ip, #0
 800a636:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a63a:	f8d9 1000 	ldr.w	r1, [r9]
 800a63e:	fa1f fb82 	uxth.w	fp, r2
 800a642:	b289      	uxth	r1, r1
 800a644:	fb0a 110b 	mla	r1, sl, fp, r1
 800a648:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a64c:	f8d9 2000 	ldr.w	r2, [r9]
 800a650:	4461      	add	r1, ip
 800a652:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a656:	fb0a c20b 	mla	r2, sl, fp, ip
 800a65a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a65e:	b289      	uxth	r1, r1
 800a660:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a664:	4577      	cmp	r7, lr
 800a666:	f849 1b04 	str.w	r1, [r9], #4
 800a66a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a66e:	d8e2      	bhi.n	800a636 <__multiply+0xb2>
 800a670:	9a01      	ldr	r2, [sp, #4]
 800a672:	f845 c002 	str.w	ip, [r5, r2]
 800a676:	9a03      	ldr	r2, [sp, #12]
 800a678:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a67c:	3304      	adds	r3, #4
 800a67e:	f1b9 0f00 	cmp.w	r9, #0
 800a682:	d020      	beq.n	800a6c6 <__multiply+0x142>
 800a684:	6829      	ldr	r1, [r5, #0]
 800a686:	f104 0c14 	add.w	ip, r4, #20
 800a68a:	46ae      	mov	lr, r5
 800a68c:	f04f 0a00 	mov.w	sl, #0
 800a690:	f8bc b000 	ldrh.w	fp, [ip]
 800a694:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a698:	fb09 220b 	mla	r2, r9, fp, r2
 800a69c:	4492      	add	sl, r2
 800a69e:	b289      	uxth	r1, r1
 800a6a0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a6a4:	f84e 1b04 	str.w	r1, [lr], #4
 800a6a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a6ac:	f8be 1000 	ldrh.w	r1, [lr]
 800a6b0:	0c12      	lsrs	r2, r2, #16
 800a6b2:	fb09 1102 	mla	r1, r9, r2, r1
 800a6b6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a6ba:	4567      	cmp	r7, ip
 800a6bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a6c0:	d8e6      	bhi.n	800a690 <__multiply+0x10c>
 800a6c2:	9a01      	ldr	r2, [sp, #4]
 800a6c4:	50a9      	str	r1, [r5, r2]
 800a6c6:	3504      	adds	r5, #4
 800a6c8:	e79a      	b.n	800a600 <__multiply+0x7c>
 800a6ca:	3e01      	subs	r6, #1
 800a6cc:	e79c      	b.n	800a608 <__multiply+0x84>
 800a6ce:	bf00      	nop
 800a6d0:	0800ba60 	.word	0x0800ba60
 800a6d4:	0800bb50 	.word	0x0800bb50

0800a6d8 <__pow5mult>:
 800a6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6dc:	4615      	mov	r5, r2
 800a6de:	f012 0203 	ands.w	r2, r2, #3
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	460f      	mov	r7, r1
 800a6e6:	d007      	beq.n	800a6f8 <__pow5mult+0x20>
 800a6e8:	4c25      	ldr	r4, [pc, #148]	; (800a780 <__pow5mult+0xa8>)
 800a6ea:	3a01      	subs	r2, #1
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6f2:	f7ff fe51 	bl	800a398 <__multadd>
 800a6f6:	4607      	mov	r7, r0
 800a6f8:	10ad      	asrs	r5, r5, #2
 800a6fa:	d03d      	beq.n	800a778 <__pow5mult+0xa0>
 800a6fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6fe:	b97c      	cbnz	r4, 800a720 <__pow5mult+0x48>
 800a700:	2010      	movs	r0, #16
 800a702:	f7ff fdcd 	bl	800a2a0 <malloc>
 800a706:	4602      	mov	r2, r0
 800a708:	6270      	str	r0, [r6, #36]	; 0x24
 800a70a:	b928      	cbnz	r0, 800a718 <__pow5mult+0x40>
 800a70c:	4b1d      	ldr	r3, [pc, #116]	; (800a784 <__pow5mult+0xac>)
 800a70e:	481e      	ldr	r0, [pc, #120]	; (800a788 <__pow5mult+0xb0>)
 800a710:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a714:	f000 feda 	bl	800b4cc <__assert_func>
 800a718:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a71c:	6004      	str	r4, [r0, #0]
 800a71e:	60c4      	str	r4, [r0, #12]
 800a720:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a724:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a728:	b94c      	cbnz	r4, 800a73e <__pow5mult+0x66>
 800a72a:	f240 2171 	movw	r1, #625	; 0x271
 800a72e:	4630      	mov	r0, r6
 800a730:	f7ff ff12 	bl	800a558 <__i2b>
 800a734:	2300      	movs	r3, #0
 800a736:	f8c8 0008 	str.w	r0, [r8, #8]
 800a73a:	4604      	mov	r4, r0
 800a73c:	6003      	str	r3, [r0, #0]
 800a73e:	f04f 0900 	mov.w	r9, #0
 800a742:	07eb      	lsls	r3, r5, #31
 800a744:	d50a      	bpl.n	800a75c <__pow5mult+0x84>
 800a746:	4639      	mov	r1, r7
 800a748:	4622      	mov	r2, r4
 800a74a:	4630      	mov	r0, r6
 800a74c:	f7ff ff1a 	bl	800a584 <__multiply>
 800a750:	4639      	mov	r1, r7
 800a752:	4680      	mov	r8, r0
 800a754:	4630      	mov	r0, r6
 800a756:	f7ff fdfd 	bl	800a354 <_Bfree>
 800a75a:	4647      	mov	r7, r8
 800a75c:	106d      	asrs	r5, r5, #1
 800a75e:	d00b      	beq.n	800a778 <__pow5mult+0xa0>
 800a760:	6820      	ldr	r0, [r4, #0]
 800a762:	b938      	cbnz	r0, 800a774 <__pow5mult+0x9c>
 800a764:	4622      	mov	r2, r4
 800a766:	4621      	mov	r1, r4
 800a768:	4630      	mov	r0, r6
 800a76a:	f7ff ff0b 	bl	800a584 <__multiply>
 800a76e:	6020      	str	r0, [r4, #0]
 800a770:	f8c0 9000 	str.w	r9, [r0]
 800a774:	4604      	mov	r4, r0
 800a776:	e7e4      	b.n	800a742 <__pow5mult+0x6a>
 800a778:	4638      	mov	r0, r7
 800a77a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a77e:	bf00      	nop
 800a780:	0800bca0 	.word	0x0800bca0
 800a784:	0800b9ee 	.word	0x0800b9ee
 800a788:	0800bb50 	.word	0x0800bb50

0800a78c <__lshift>:
 800a78c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a790:	460c      	mov	r4, r1
 800a792:	6849      	ldr	r1, [r1, #4]
 800a794:	6923      	ldr	r3, [r4, #16]
 800a796:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a79a:	68a3      	ldr	r3, [r4, #8]
 800a79c:	4607      	mov	r7, r0
 800a79e:	4691      	mov	r9, r2
 800a7a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7a4:	f108 0601 	add.w	r6, r8, #1
 800a7a8:	42b3      	cmp	r3, r6
 800a7aa:	db0b      	blt.n	800a7c4 <__lshift+0x38>
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	f7ff fd91 	bl	800a2d4 <_Balloc>
 800a7b2:	4605      	mov	r5, r0
 800a7b4:	b948      	cbnz	r0, 800a7ca <__lshift+0x3e>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	4b2a      	ldr	r3, [pc, #168]	; (800a864 <__lshift+0xd8>)
 800a7ba:	482b      	ldr	r0, [pc, #172]	; (800a868 <__lshift+0xdc>)
 800a7bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a7c0:	f000 fe84 	bl	800b4cc <__assert_func>
 800a7c4:	3101      	adds	r1, #1
 800a7c6:	005b      	lsls	r3, r3, #1
 800a7c8:	e7ee      	b.n	800a7a8 <__lshift+0x1c>
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	f100 0114 	add.w	r1, r0, #20
 800a7d0:	f100 0210 	add.w	r2, r0, #16
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	4553      	cmp	r3, sl
 800a7d8:	db37      	blt.n	800a84a <__lshift+0xbe>
 800a7da:	6920      	ldr	r0, [r4, #16]
 800a7dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7e0:	f104 0314 	add.w	r3, r4, #20
 800a7e4:	f019 091f 	ands.w	r9, r9, #31
 800a7e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a7f0:	d02f      	beq.n	800a852 <__lshift+0xc6>
 800a7f2:	f1c9 0e20 	rsb	lr, r9, #32
 800a7f6:	468a      	mov	sl, r1
 800a7f8:	f04f 0c00 	mov.w	ip, #0
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	fa02 f209 	lsl.w	r2, r2, r9
 800a802:	ea42 020c 	orr.w	r2, r2, ip
 800a806:	f84a 2b04 	str.w	r2, [sl], #4
 800a80a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80e:	4298      	cmp	r0, r3
 800a810:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a814:	d8f2      	bhi.n	800a7fc <__lshift+0x70>
 800a816:	1b03      	subs	r3, r0, r4
 800a818:	3b15      	subs	r3, #21
 800a81a:	f023 0303 	bic.w	r3, r3, #3
 800a81e:	3304      	adds	r3, #4
 800a820:	f104 0215 	add.w	r2, r4, #21
 800a824:	4290      	cmp	r0, r2
 800a826:	bf38      	it	cc
 800a828:	2304      	movcc	r3, #4
 800a82a:	f841 c003 	str.w	ip, [r1, r3]
 800a82e:	f1bc 0f00 	cmp.w	ip, #0
 800a832:	d001      	beq.n	800a838 <__lshift+0xac>
 800a834:	f108 0602 	add.w	r6, r8, #2
 800a838:	3e01      	subs	r6, #1
 800a83a:	4638      	mov	r0, r7
 800a83c:	612e      	str	r6, [r5, #16]
 800a83e:	4621      	mov	r1, r4
 800a840:	f7ff fd88 	bl	800a354 <_Bfree>
 800a844:	4628      	mov	r0, r5
 800a846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a84a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a84e:	3301      	adds	r3, #1
 800a850:	e7c1      	b.n	800a7d6 <__lshift+0x4a>
 800a852:	3904      	subs	r1, #4
 800a854:	f853 2b04 	ldr.w	r2, [r3], #4
 800a858:	f841 2f04 	str.w	r2, [r1, #4]!
 800a85c:	4298      	cmp	r0, r3
 800a85e:	d8f9      	bhi.n	800a854 <__lshift+0xc8>
 800a860:	e7ea      	b.n	800a838 <__lshift+0xac>
 800a862:	bf00      	nop
 800a864:	0800ba60 	.word	0x0800ba60
 800a868:	0800bb50 	.word	0x0800bb50

0800a86c <__mcmp>:
 800a86c:	b530      	push	{r4, r5, lr}
 800a86e:	6902      	ldr	r2, [r0, #16]
 800a870:	690c      	ldr	r4, [r1, #16]
 800a872:	1b12      	subs	r2, r2, r4
 800a874:	d10e      	bne.n	800a894 <__mcmp+0x28>
 800a876:	f100 0314 	add.w	r3, r0, #20
 800a87a:	3114      	adds	r1, #20
 800a87c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a880:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a884:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a888:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a88c:	42a5      	cmp	r5, r4
 800a88e:	d003      	beq.n	800a898 <__mcmp+0x2c>
 800a890:	d305      	bcc.n	800a89e <__mcmp+0x32>
 800a892:	2201      	movs	r2, #1
 800a894:	4610      	mov	r0, r2
 800a896:	bd30      	pop	{r4, r5, pc}
 800a898:	4283      	cmp	r3, r0
 800a89a:	d3f3      	bcc.n	800a884 <__mcmp+0x18>
 800a89c:	e7fa      	b.n	800a894 <__mcmp+0x28>
 800a89e:	f04f 32ff 	mov.w	r2, #4294967295
 800a8a2:	e7f7      	b.n	800a894 <__mcmp+0x28>

0800a8a4 <__mdiff>:
 800a8a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	4611      	mov	r1, r2
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	4690      	mov	r8, r2
 800a8b2:	f7ff ffdb 	bl	800a86c <__mcmp>
 800a8b6:	1e05      	subs	r5, r0, #0
 800a8b8:	d110      	bne.n	800a8dc <__mdiff+0x38>
 800a8ba:	4629      	mov	r1, r5
 800a8bc:	4630      	mov	r0, r6
 800a8be:	f7ff fd09 	bl	800a2d4 <_Balloc>
 800a8c2:	b930      	cbnz	r0, 800a8d2 <__mdiff+0x2e>
 800a8c4:	4b3a      	ldr	r3, [pc, #232]	; (800a9b0 <__mdiff+0x10c>)
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	f240 2132 	movw	r1, #562	; 0x232
 800a8cc:	4839      	ldr	r0, [pc, #228]	; (800a9b4 <__mdiff+0x110>)
 800a8ce:	f000 fdfd 	bl	800b4cc <__assert_func>
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a8d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8dc:	bfa4      	itt	ge
 800a8de:	4643      	movge	r3, r8
 800a8e0:	46a0      	movge	r8, r4
 800a8e2:	4630      	mov	r0, r6
 800a8e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a8e8:	bfa6      	itte	ge
 800a8ea:	461c      	movge	r4, r3
 800a8ec:	2500      	movge	r5, #0
 800a8ee:	2501      	movlt	r5, #1
 800a8f0:	f7ff fcf0 	bl	800a2d4 <_Balloc>
 800a8f4:	b920      	cbnz	r0, 800a900 <__mdiff+0x5c>
 800a8f6:	4b2e      	ldr	r3, [pc, #184]	; (800a9b0 <__mdiff+0x10c>)
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8fe:	e7e5      	b.n	800a8cc <__mdiff+0x28>
 800a900:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a904:	6926      	ldr	r6, [r4, #16]
 800a906:	60c5      	str	r5, [r0, #12]
 800a908:	f104 0914 	add.w	r9, r4, #20
 800a90c:	f108 0514 	add.w	r5, r8, #20
 800a910:	f100 0e14 	add.w	lr, r0, #20
 800a914:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a918:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a91c:	f108 0210 	add.w	r2, r8, #16
 800a920:	46f2      	mov	sl, lr
 800a922:	2100      	movs	r1, #0
 800a924:	f859 3b04 	ldr.w	r3, [r9], #4
 800a928:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a92c:	fa1f f883 	uxth.w	r8, r3
 800a930:	fa11 f18b 	uxtah	r1, r1, fp
 800a934:	0c1b      	lsrs	r3, r3, #16
 800a936:	eba1 0808 	sub.w	r8, r1, r8
 800a93a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a93e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a942:	fa1f f888 	uxth.w	r8, r8
 800a946:	1419      	asrs	r1, r3, #16
 800a948:	454e      	cmp	r6, r9
 800a94a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a94e:	f84a 3b04 	str.w	r3, [sl], #4
 800a952:	d8e7      	bhi.n	800a924 <__mdiff+0x80>
 800a954:	1b33      	subs	r3, r6, r4
 800a956:	3b15      	subs	r3, #21
 800a958:	f023 0303 	bic.w	r3, r3, #3
 800a95c:	3304      	adds	r3, #4
 800a95e:	3415      	adds	r4, #21
 800a960:	42a6      	cmp	r6, r4
 800a962:	bf38      	it	cc
 800a964:	2304      	movcc	r3, #4
 800a966:	441d      	add	r5, r3
 800a968:	4473      	add	r3, lr
 800a96a:	469e      	mov	lr, r3
 800a96c:	462e      	mov	r6, r5
 800a96e:	4566      	cmp	r6, ip
 800a970:	d30e      	bcc.n	800a990 <__mdiff+0xec>
 800a972:	f10c 0203 	add.w	r2, ip, #3
 800a976:	1b52      	subs	r2, r2, r5
 800a978:	f022 0203 	bic.w	r2, r2, #3
 800a97c:	3d03      	subs	r5, #3
 800a97e:	45ac      	cmp	ip, r5
 800a980:	bf38      	it	cc
 800a982:	2200      	movcc	r2, #0
 800a984:	441a      	add	r2, r3
 800a986:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a98a:	b17b      	cbz	r3, 800a9ac <__mdiff+0x108>
 800a98c:	6107      	str	r7, [r0, #16]
 800a98e:	e7a3      	b.n	800a8d8 <__mdiff+0x34>
 800a990:	f856 8b04 	ldr.w	r8, [r6], #4
 800a994:	fa11 f288 	uxtah	r2, r1, r8
 800a998:	1414      	asrs	r4, r2, #16
 800a99a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a99e:	b292      	uxth	r2, r2
 800a9a0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a9a4:	f84e 2b04 	str.w	r2, [lr], #4
 800a9a8:	1421      	asrs	r1, r4, #16
 800a9aa:	e7e0      	b.n	800a96e <__mdiff+0xca>
 800a9ac:	3f01      	subs	r7, #1
 800a9ae:	e7ea      	b.n	800a986 <__mdiff+0xe2>
 800a9b0:	0800ba60 	.word	0x0800ba60
 800a9b4:	0800bb50 	.word	0x0800bb50

0800a9b8 <__ulp>:
 800a9b8:	b082      	sub	sp, #8
 800a9ba:	ed8d 0b00 	vstr	d0, [sp]
 800a9be:	9b01      	ldr	r3, [sp, #4]
 800a9c0:	4912      	ldr	r1, [pc, #72]	; (800aa0c <__ulp+0x54>)
 800a9c2:	4019      	ands	r1, r3
 800a9c4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a9c8:	2900      	cmp	r1, #0
 800a9ca:	dd05      	ble.n	800a9d8 <__ulp+0x20>
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	460b      	mov	r3, r1
 800a9d0:	ec43 2b10 	vmov	d0, r2, r3
 800a9d4:	b002      	add	sp, #8
 800a9d6:	4770      	bx	lr
 800a9d8:	4249      	negs	r1, r1
 800a9da:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a9de:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a9e2:	f04f 0200 	mov.w	r2, #0
 800a9e6:	f04f 0300 	mov.w	r3, #0
 800a9ea:	da04      	bge.n	800a9f6 <__ulp+0x3e>
 800a9ec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a9f0:	fa41 f300 	asr.w	r3, r1, r0
 800a9f4:	e7ec      	b.n	800a9d0 <__ulp+0x18>
 800a9f6:	f1a0 0114 	sub.w	r1, r0, #20
 800a9fa:	291e      	cmp	r1, #30
 800a9fc:	bfda      	itte	le
 800a9fe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800aa02:	fa20 f101 	lsrle.w	r1, r0, r1
 800aa06:	2101      	movgt	r1, #1
 800aa08:	460a      	mov	r2, r1
 800aa0a:	e7e1      	b.n	800a9d0 <__ulp+0x18>
 800aa0c:	7ff00000 	.word	0x7ff00000

0800aa10 <__b2d>:
 800aa10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa12:	6905      	ldr	r5, [r0, #16]
 800aa14:	f100 0714 	add.w	r7, r0, #20
 800aa18:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aa1c:	1f2e      	subs	r6, r5, #4
 800aa1e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aa22:	4620      	mov	r0, r4
 800aa24:	f7ff fd48 	bl	800a4b8 <__hi0bits>
 800aa28:	f1c0 0320 	rsb	r3, r0, #32
 800aa2c:	280a      	cmp	r0, #10
 800aa2e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aaac <__b2d+0x9c>
 800aa32:	600b      	str	r3, [r1, #0]
 800aa34:	dc14      	bgt.n	800aa60 <__b2d+0x50>
 800aa36:	f1c0 0e0b 	rsb	lr, r0, #11
 800aa3a:	fa24 f10e 	lsr.w	r1, r4, lr
 800aa3e:	42b7      	cmp	r7, r6
 800aa40:	ea41 030c 	orr.w	r3, r1, ip
 800aa44:	bf34      	ite	cc
 800aa46:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa4a:	2100      	movcs	r1, #0
 800aa4c:	3015      	adds	r0, #21
 800aa4e:	fa04 f000 	lsl.w	r0, r4, r0
 800aa52:	fa21 f10e 	lsr.w	r1, r1, lr
 800aa56:	ea40 0201 	orr.w	r2, r0, r1
 800aa5a:	ec43 2b10 	vmov	d0, r2, r3
 800aa5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa60:	42b7      	cmp	r7, r6
 800aa62:	bf3a      	itte	cc
 800aa64:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa68:	f1a5 0608 	subcc.w	r6, r5, #8
 800aa6c:	2100      	movcs	r1, #0
 800aa6e:	380b      	subs	r0, #11
 800aa70:	d017      	beq.n	800aaa2 <__b2d+0x92>
 800aa72:	f1c0 0c20 	rsb	ip, r0, #32
 800aa76:	fa04 f500 	lsl.w	r5, r4, r0
 800aa7a:	42be      	cmp	r6, r7
 800aa7c:	fa21 f40c 	lsr.w	r4, r1, ip
 800aa80:	ea45 0504 	orr.w	r5, r5, r4
 800aa84:	bf8c      	ite	hi
 800aa86:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aa8a:	2400      	movls	r4, #0
 800aa8c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800aa90:	fa01 f000 	lsl.w	r0, r1, r0
 800aa94:	fa24 f40c 	lsr.w	r4, r4, ip
 800aa98:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa9c:	ea40 0204 	orr.w	r2, r0, r4
 800aaa0:	e7db      	b.n	800aa5a <__b2d+0x4a>
 800aaa2:	ea44 030c 	orr.w	r3, r4, ip
 800aaa6:	460a      	mov	r2, r1
 800aaa8:	e7d7      	b.n	800aa5a <__b2d+0x4a>
 800aaaa:	bf00      	nop
 800aaac:	3ff00000 	.word	0x3ff00000

0800aab0 <__d2b>:
 800aab0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aab4:	4689      	mov	r9, r1
 800aab6:	2101      	movs	r1, #1
 800aab8:	ec57 6b10 	vmov	r6, r7, d0
 800aabc:	4690      	mov	r8, r2
 800aabe:	f7ff fc09 	bl	800a2d4 <_Balloc>
 800aac2:	4604      	mov	r4, r0
 800aac4:	b930      	cbnz	r0, 800aad4 <__d2b+0x24>
 800aac6:	4602      	mov	r2, r0
 800aac8:	4b25      	ldr	r3, [pc, #148]	; (800ab60 <__d2b+0xb0>)
 800aaca:	4826      	ldr	r0, [pc, #152]	; (800ab64 <__d2b+0xb4>)
 800aacc:	f240 310a 	movw	r1, #778	; 0x30a
 800aad0:	f000 fcfc 	bl	800b4cc <__assert_func>
 800aad4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aad8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aadc:	bb35      	cbnz	r5, 800ab2c <__d2b+0x7c>
 800aade:	2e00      	cmp	r6, #0
 800aae0:	9301      	str	r3, [sp, #4]
 800aae2:	d028      	beq.n	800ab36 <__d2b+0x86>
 800aae4:	4668      	mov	r0, sp
 800aae6:	9600      	str	r6, [sp, #0]
 800aae8:	f7ff fd06 	bl	800a4f8 <__lo0bits>
 800aaec:	9900      	ldr	r1, [sp, #0]
 800aaee:	b300      	cbz	r0, 800ab32 <__d2b+0x82>
 800aaf0:	9a01      	ldr	r2, [sp, #4]
 800aaf2:	f1c0 0320 	rsb	r3, r0, #32
 800aaf6:	fa02 f303 	lsl.w	r3, r2, r3
 800aafa:	430b      	orrs	r3, r1
 800aafc:	40c2      	lsrs	r2, r0
 800aafe:	6163      	str	r3, [r4, #20]
 800ab00:	9201      	str	r2, [sp, #4]
 800ab02:	9b01      	ldr	r3, [sp, #4]
 800ab04:	61a3      	str	r3, [r4, #24]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	bf14      	ite	ne
 800ab0a:	2202      	movne	r2, #2
 800ab0c:	2201      	moveq	r2, #1
 800ab0e:	6122      	str	r2, [r4, #16]
 800ab10:	b1d5      	cbz	r5, 800ab48 <__d2b+0x98>
 800ab12:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ab16:	4405      	add	r5, r0
 800ab18:	f8c9 5000 	str.w	r5, [r9]
 800ab1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab20:	f8c8 0000 	str.w	r0, [r8]
 800ab24:	4620      	mov	r0, r4
 800ab26:	b003      	add	sp, #12
 800ab28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab30:	e7d5      	b.n	800aade <__d2b+0x2e>
 800ab32:	6161      	str	r1, [r4, #20]
 800ab34:	e7e5      	b.n	800ab02 <__d2b+0x52>
 800ab36:	a801      	add	r0, sp, #4
 800ab38:	f7ff fcde 	bl	800a4f8 <__lo0bits>
 800ab3c:	9b01      	ldr	r3, [sp, #4]
 800ab3e:	6163      	str	r3, [r4, #20]
 800ab40:	2201      	movs	r2, #1
 800ab42:	6122      	str	r2, [r4, #16]
 800ab44:	3020      	adds	r0, #32
 800ab46:	e7e3      	b.n	800ab10 <__d2b+0x60>
 800ab48:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab50:	f8c9 0000 	str.w	r0, [r9]
 800ab54:	6918      	ldr	r0, [r3, #16]
 800ab56:	f7ff fcaf 	bl	800a4b8 <__hi0bits>
 800ab5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab5e:	e7df      	b.n	800ab20 <__d2b+0x70>
 800ab60:	0800ba60 	.word	0x0800ba60
 800ab64:	0800bb50 	.word	0x0800bb50

0800ab68 <__ratio>:
 800ab68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab6c:	4688      	mov	r8, r1
 800ab6e:	4669      	mov	r1, sp
 800ab70:	4681      	mov	r9, r0
 800ab72:	f7ff ff4d 	bl	800aa10 <__b2d>
 800ab76:	a901      	add	r1, sp, #4
 800ab78:	4640      	mov	r0, r8
 800ab7a:	ec55 4b10 	vmov	r4, r5, d0
 800ab7e:	f7ff ff47 	bl	800aa10 <__b2d>
 800ab82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab86:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab8a:	eba3 0c02 	sub.w	ip, r3, r2
 800ab8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab92:	1a9b      	subs	r3, r3, r2
 800ab94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ab98:	ec51 0b10 	vmov	r0, r1, d0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	bfd6      	itet	le
 800aba0:	460a      	movle	r2, r1
 800aba2:	462a      	movgt	r2, r5
 800aba4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aba8:	468b      	mov	fp, r1
 800abaa:	462f      	mov	r7, r5
 800abac:	bfd4      	ite	le
 800abae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800abb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800abb6:	4620      	mov	r0, r4
 800abb8:	ee10 2a10 	vmov	r2, s0
 800abbc:	465b      	mov	r3, fp
 800abbe:	4639      	mov	r1, r7
 800abc0:	f7f5 fe54 	bl	800086c <__aeabi_ddiv>
 800abc4:	ec41 0b10 	vmov	d0, r0, r1
 800abc8:	b003      	add	sp, #12
 800abca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800abce <__copybits>:
 800abce:	3901      	subs	r1, #1
 800abd0:	b570      	push	{r4, r5, r6, lr}
 800abd2:	1149      	asrs	r1, r1, #5
 800abd4:	6914      	ldr	r4, [r2, #16]
 800abd6:	3101      	adds	r1, #1
 800abd8:	f102 0314 	add.w	r3, r2, #20
 800abdc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800abe0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800abe4:	1f05      	subs	r5, r0, #4
 800abe6:	42a3      	cmp	r3, r4
 800abe8:	d30c      	bcc.n	800ac04 <__copybits+0x36>
 800abea:	1aa3      	subs	r3, r4, r2
 800abec:	3b11      	subs	r3, #17
 800abee:	f023 0303 	bic.w	r3, r3, #3
 800abf2:	3211      	adds	r2, #17
 800abf4:	42a2      	cmp	r2, r4
 800abf6:	bf88      	it	hi
 800abf8:	2300      	movhi	r3, #0
 800abfa:	4418      	add	r0, r3
 800abfc:	2300      	movs	r3, #0
 800abfe:	4288      	cmp	r0, r1
 800ac00:	d305      	bcc.n	800ac0e <__copybits+0x40>
 800ac02:	bd70      	pop	{r4, r5, r6, pc}
 800ac04:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac08:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac0c:	e7eb      	b.n	800abe6 <__copybits+0x18>
 800ac0e:	f840 3b04 	str.w	r3, [r0], #4
 800ac12:	e7f4      	b.n	800abfe <__copybits+0x30>

0800ac14 <__any_on>:
 800ac14:	f100 0214 	add.w	r2, r0, #20
 800ac18:	6900      	ldr	r0, [r0, #16]
 800ac1a:	114b      	asrs	r3, r1, #5
 800ac1c:	4298      	cmp	r0, r3
 800ac1e:	b510      	push	{r4, lr}
 800ac20:	db11      	blt.n	800ac46 <__any_on+0x32>
 800ac22:	dd0a      	ble.n	800ac3a <__any_on+0x26>
 800ac24:	f011 011f 	ands.w	r1, r1, #31
 800ac28:	d007      	beq.n	800ac3a <__any_on+0x26>
 800ac2a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac2e:	fa24 f001 	lsr.w	r0, r4, r1
 800ac32:	fa00 f101 	lsl.w	r1, r0, r1
 800ac36:	428c      	cmp	r4, r1
 800ac38:	d10b      	bne.n	800ac52 <__any_on+0x3e>
 800ac3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d803      	bhi.n	800ac4a <__any_on+0x36>
 800ac42:	2000      	movs	r0, #0
 800ac44:	bd10      	pop	{r4, pc}
 800ac46:	4603      	mov	r3, r0
 800ac48:	e7f7      	b.n	800ac3a <__any_on+0x26>
 800ac4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac4e:	2900      	cmp	r1, #0
 800ac50:	d0f5      	beq.n	800ac3e <__any_on+0x2a>
 800ac52:	2001      	movs	r0, #1
 800ac54:	e7f6      	b.n	800ac44 <__any_on+0x30>

0800ac56 <_calloc_r>:
 800ac56:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac58:	fba1 2402 	umull	r2, r4, r1, r2
 800ac5c:	b94c      	cbnz	r4, 800ac72 <_calloc_r+0x1c>
 800ac5e:	4611      	mov	r1, r2
 800ac60:	9201      	str	r2, [sp, #4]
 800ac62:	f000 f87b 	bl	800ad5c <_malloc_r>
 800ac66:	9a01      	ldr	r2, [sp, #4]
 800ac68:	4605      	mov	r5, r0
 800ac6a:	b930      	cbnz	r0, 800ac7a <_calloc_r+0x24>
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	b003      	add	sp, #12
 800ac70:	bd30      	pop	{r4, r5, pc}
 800ac72:	220c      	movs	r2, #12
 800ac74:	6002      	str	r2, [r0, #0]
 800ac76:	2500      	movs	r5, #0
 800ac78:	e7f8      	b.n	800ac6c <_calloc_r+0x16>
 800ac7a:	4621      	mov	r1, r4
 800ac7c:	f7fc f862 	bl	8006d44 <memset>
 800ac80:	e7f4      	b.n	800ac6c <_calloc_r+0x16>
	...

0800ac84 <_free_r>:
 800ac84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac86:	2900      	cmp	r1, #0
 800ac88:	d044      	beq.n	800ad14 <_free_r+0x90>
 800ac8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac8e:	9001      	str	r0, [sp, #4]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f1a1 0404 	sub.w	r4, r1, #4
 800ac96:	bfb8      	it	lt
 800ac98:	18e4      	addlt	r4, r4, r3
 800ac9a:	f000 fca5 	bl	800b5e8 <__malloc_lock>
 800ac9e:	4a1e      	ldr	r2, [pc, #120]	; (800ad18 <_free_r+0x94>)
 800aca0:	9801      	ldr	r0, [sp, #4]
 800aca2:	6813      	ldr	r3, [r2, #0]
 800aca4:	b933      	cbnz	r3, 800acb4 <_free_r+0x30>
 800aca6:	6063      	str	r3, [r4, #4]
 800aca8:	6014      	str	r4, [r2, #0]
 800acaa:	b003      	add	sp, #12
 800acac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800acb0:	f000 bca0 	b.w	800b5f4 <__malloc_unlock>
 800acb4:	42a3      	cmp	r3, r4
 800acb6:	d908      	bls.n	800acca <_free_r+0x46>
 800acb8:	6825      	ldr	r5, [r4, #0]
 800acba:	1961      	adds	r1, r4, r5
 800acbc:	428b      	cmp	r3, r1
 800acbe:	bf01      	itttt	eq
 800acc0:	6819      	ldreq	r1, [r3, #0]
 800acc2:	685b      	ldreq	r3, [r3, #4]
 800acc4:	1949      	addeq	r1, r1, r5
 800acc6:	6021      	streq	r1, [r4, #0]
 800acc8:	e7ed      	b.n	800aca6 <_free_r+0x22>
 800acca:	461a      	mov	r2, r3
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	b10b      	cbz	r3, 800acd4 <_free_r+0x50>
 800acd0:	42a3      	cmp	r3, r4
 800acd2:	d9fa      	bls.n	800acca <_free_r+0x46>
 800acd4:	6811      	ldr	r1, [r2, #0]
 800acd6:	1855      	adds	r5, r2, r1
 800acd8:	42a5      	cmp	r5, r4
 800acda:	d10b      	bne.n	800acf4 <_free_r+0x70>
 800acdc:	6824      	ldr	r4, [r4, #0]
 800acde:	4421      	add	r1, r4
 800ace0:	1854      	adds	r4, r2, r1
 800ace2:	42a3      	cmp	r3, r4
 800ace4:	6011      	str	r1, [r2, #0]
 800ace6:	d1e0      	bne.n	800acaa <_free_r+0x26>
 800ace8:	681c      	ldr	r4, [r3, #0]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	6053      	str	r3, [r2, #4]
 800acee:	4421      	add	r1, r4
 800acf0:	6011      	str	r1, [r2, #0]
 800acf2:	e7da      	b.n	800acaa <_free_r+0x26>
 800acf4:	d902      	bls.n	800acfc <_free_r+0x78>
 800acf6:	230c      	movs	r3, #12
 800acf8:	6003      	str	r3, [r0, #0]
 800acfa:	e7d6      	b.n	800acaa <_free_r+0x26>
 800acfc:	6825      	ldr	r5, [r4, #0]
 800acfe:	1961      	adds	r1, r4, r5
 800ad00:	428b      	cmp	r3, r1
 800ad02:	bf04      	itt	eq
 800ad04:	6819      	ldreq	r1, [r3, #0]
 800ad06:	685b      	ldreq	r3, [r3, #4]
 800ad08:	6063      	str	r3, [r4, #4]
 800ad0a:	bf04      	itt	eq
 800ad0c:	1949      	addeq	r1, r1, r5
 800ad0e:	6021      	streq	r1, [r4, #0]
 800ad10:	6054      	str	r4, [r2, #4]
 800ad12:	e7ca      	b.n	800acaa <_free_r+0x26>
 800ad14:	b003      	add	sp, #12
 800ad16:	bd30      	pop	{r4, r5, pc}
 800ad18:	200004dc 	.word	0x200004dc

0800ad1c <sbrk_aligned>:
 800ad1c:	b570      	push	{r4, r5, r6, lr}
 800ad1e:	4e0e      	ldr	r6, [pc, #56]	; (800ad58 <sbrk_aligned+0x3c>)
 800ad20:	460c      	mov	r4, r1
 800ad22:	6831      	ldr	r1, [r6, #0]
 800ad24:	4605      	mov	r5, r0
 800ad26:	b911      	cbnz	r1, 800ad2e <sbrk_aligned+0x12>
 800ad28:	f000 fb4a 	bl	800b3c0 <_sbrk_r>
 800ad2c:	6030      	str	r0, [r6, #0]
 800ad2e:	4621      	mov	r1, r4
 800ad30:	4628      	mov	r0, r5
 800ad32:	f000 fb45 	bl	800b3c0 <_sbrk_r>
 800ad36:	1c43      	adds	r3, r0, #1
 800ad38:	d00a      	beq.n	800ad50 <sbrk_aligned+0x34>
 800ad3a:	1cc4      	adds	r4, r0, #3
 800ad3c:	f024 0403 	bic.w	r4, r4, #3
 800ad40:	42a0      	cmp	r0, r4
 800ad42:	d007      	beq.n	800ad54 <sbrk_aligned+0x38>
 800ad44:	1a21      	subs	r1, r4, r0
 800ad46:	4628      	mov	r0, r5
 800ad48:	f000 fb3a 	bl	800b3c0 <_sbrk_r>
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d101      	bne.n	800ad54 <sbrk_aligned+0x38>
 800ad50:	f04f 34ff 	mov.w	r4, #4294967295
 800ad54:	4620      	mov	r0, r4
 800ad56:	bd70      	pop	{r4, r5, r6, pc}
 800ad58:	200004e0 	.word	0x200004e0

0800ad5c <_malloc_r>:
 800ad5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad60:	1ccd      	adds	r5, r1, #3
 800ad62:	f025 0503 	bic.w	r5, r5, #3
 800ad66:	3508      	adds	r5, #8
 800ad68:	2d0c      	cmp	r5, #12
 800ad6a:	bf38      	it	cc
 800ad6c:	250c      	movcc	r5, #12
 800ad6e:	2d00      	cmp	r5, #0
 800ad70:	4607      	mov	r7, r0
 800ad72:	db01      	blt.n	800ad78 <_malloc_r+0x1c>
 800ad74:	42a9      	cmp	r1, r5
 800ad76:	d905      	bls.n	800ad84 <_malloc_r+0x28>
 800ad78:	230c      	movs	r3, #12
 800ad7a:	603b      	str	r3, [r7, #0]
 800ad7c:	2600      	movs	r6, #0
 800ad7e:	4630      	mov	r0, r6
 800ad80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad84:	4e2e      	ldr	r6, [pc, #184]	; (800ae40 <_malloc_r+0xe4>)
 800ad86:	f000 fc2f 	bl	800b5e8 <__malloc_lock>
 800ad8a:	6833      	ldr	r3, [r6, #0]
 800ad8c:	461c      	mov	r4, r3
 800ad8e:	bb34      	cbnz	r4, 800adde <_malloc_r+0x82>
 800ad90:	4629      	mov	r1, r5
 800ad92:	4638      	mov	r0, r7
 800ad94:	f7ff ffc2 	bl	800ad1c <sbrk_aligned>
 800ad98:	1c43      	adds	r3, r0, #1
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	d14d      	bne.n	800ae3a <_malloc_r+0xde>
 800ad9e:	6834      	ldr	r4, [r6, #0]
 800ada0:	4626      	mov	r6, r4
 800ada2:	2e00      	cmp	r6, #0
 800ada4:	d140      	bne.n	800ae28 <_malloc_r+0xcc>
 800ada6:	6823      	ldr	r3, [r4, #0]
 800ada8:	4631      	mov	r1, r6
 800adaa:	4638      	mov	r0, r7
 800adac:	eb04 0803 	add.w	r8, r4, r3
 800adb0:	f000 fb06 	bl	800b3c0 <_sbrk_r>
 800adb4:	4580      	cmp	r8, r0
 800adb6:	d13a      	bne.n	800ae2e <_malloc_r+0xd2>
 800adb8:	6821      	ldr	r1, [r4, #0]
 800adba:	3503      	adds	r5, #3
 800adbc:	1a6d      	subs	r5, r5, r1
 800adbe:	f025 0503 	bic.w	r5, r5, #3
 800adc2:	3508      	adds	r5, #8
 800adc4:	2d0c      	cmp	r5, #12
 800adc6:	bf38      	it	cc
 800adc8:	250c      	movcc	r5, #12
 800adca:	4629      	mov	r1, r5
 800adcc:	4638      	mov	r0, r7
 800adce:	f7ff ffa5 	bl	800ad1c <sbrk_aligned>
 800add2:	3001      	adds	r0, #1
 800add4:	d02b      	beq.n	800ae2e <_malloc_r+0xd2>
 800add6:	6823      	ldr	r3, [r4, #0]
 800add8:	442b      	add	r3, r5
 800adda:	6023      	str	r3, [r4, #0]
 800addc:	e00e      	b.n	800adfc <_malloc_r+0xa0>
 800adde:	6822      	ldr	r2, [r4, #0]
 800ade0:	1b52      	subs	r2, r2, r5
 800ade2:	d41e      	bmi.n	800ae22 <_malloc_r+0xc6>
 800ade4:	2a0b      	cmp	r2, #11
 800ade6:	d916      	bls.n	800ae16 <_malloc_r+0xba>
 800ade8:	1961      	adds	r1, r4, r5
 800adea:	42a3      	cmp	r3, r4
 800adec:	6025      	str	r5, [r4, #0]
 800adee:	bf18      	it	ne
 800adf0:	6059      	strne	r1, [r3, #4]
 800adf2:	6863      	ldr	r3, [r4, #4]
 800adf4:	bf08      	it	eq
 800adf6:	6031      	streq	r1, [r6, #0]
 800adf8:	5162      	str	r2, [r4, r5]
 800adfa:	604b      	str	r3, [r1, #4]
 800adfc:	4638      	mov	r0, r7
 800adfe:	f104 060b 	add.w	r6, r4, #11
 800ae02:	f000 fbf7 	bl	800b5f4 <__malloc_unlock>
 800ae06:	f026 0607 	bic.w	r6, r6, #7
 800ae0a:	1d23      	adds	r3, r4, #4
 800ae0c:	1af2      	subs	r2, r6, r3
 800ae0e:	d0b6      	beq.n	800ad7e <_malloc_r+0x22>
 800ae10:	1b9b      	subs	r3, r3, r6
 800ae12:	50a3      	str	r3, [r4, r2]
 800ae14:	e7b3      	b.n	800ad7e <_malloc_r+0x22>
 800ae16:	6862      	ldr	r2, [r4, #4]
 800ae18:	42a3      	cmp	r3, r4
 800ae1a:	bf0c      	ite	eq
 800ae1c:	6032      	streq	r2, [r6, #0]
 800ae1e:	605a      	strne	r2, [r3, #4]
 800ae20:	e7ec      	b.n	800adfc <_malloc_r+0xa0>
 800ae22:	4623      	mov	r3, r4
 800ae24:	6864      	ldr	r4, [r4, #4]
 800ae26:	e7b2      	b.n	800ad8e <_malloc_r+0x32>
 800ae28:	4634      	mov	r4, r6
 800ae2a:	6876      	ldr	r6, [r6, #4]
 800ae2c:	e7b9      	b.n	800ada2 <_malloc_r+0x46>
 800ae2e:	230c      	movs	r3, #12
 800ae30:	603b      	str	r3, [r7, #0]
 800ae32:	4638      	mov	r0, r7
 800ae34:	f000 fbde 	bl	800b5f4 <__malloc_unlock>
 800ae38:	e7a1      	b.n	800ad7e <_malloc_r+0x22>
 800ae3a:	6025      	str	r5, [r4, #0]
 800ae3c:	e7de      	b.n	800adfc <_malloc_r+0xa0>
 800ae3e:	bf00      	nop
 800ae40:	200004dc 	.word	0x200004dc

0800ae44 <__ssputs_r>:
 800ae44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae48:	688e      	ldr	r6, [r1, #8]
 800ae4a:	429e      	cmp	r6, r3
 800ae4c:	4682      	mov	sl, r0
 800ae4e:	460c      	mov	r4, r1
 800ae50:	4690      	mov	r8, r2
 800ae52:	461f      	mov	r7, r3
 800ae54:	d838      	bhi.n	800aec8 <__ssputs_r+0x84>
 800ae56:	898a      	ldrh	r2, [r1, #12]
 800ae58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae5c:	d032      	beq.n	800aec4 <__ssputs_r+0x80>
 800ae5e:	6825      	ldr	r5, [r4, #0]
 800ae60:	6909      	ldr	r1, [r1, #16]
 800ae62:	eba5 0901 	sub.w	r9, r5, r1
 800ae66:	6965      	ldr	r5, [r4, #20]
 800ae68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae70:	3301      	adds	r3, #1
 800ae72:	444b      	add	r3, r9
 800ae74:	106d      	asrs	r5, r5, #1
 800ae76:	429d      	cmp	r5, r3
 800ae78:	bf38      	it	cc
 800ae7a:	461d      	movcc	r5, r3
 800ae7c:	0553      	lsls	r3, r2, #21
 800ae7e:	d531      	bpl.n	800aee4 <__ssputs_r+0xa0>
 800ae80:	4629      	mov	r1, r5
 800ae82:	f7ff ff6b 	bl	800ad5c <_malloc_r>
 800ae86:	4606      	mov	r6, r0
 800ae88:	b950      	cbnz	r0, 800aea0 <__ssputs_r+0x5c>
 800ae8a:	230c      	movs	r3, #12
 800ae8c:	f8ca 3000 	str.w	r3, [sl]
 800ae90:	89a3      	ldrh	r3, [r4, #12]
 800ae92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae96:	81a3      	strh	r3, [r4, #12]
 800ae98:	f04f 30ff 	mov.w	r0, #4294967295
 800ae9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aea0:	6921      	ldr	r1, [r4, #16]
 800aea2:	464a      	mov	r2, r9
 800aea4:	f7fb ff40 	bl	8006d28 <memcpy>
 800aea8:	89a3      	ldrh	r3, [r4, #12]
 800aeaa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aeae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeb2:	81a3      	strh	r3, [r4, #12]
 800aeb4:	6126      	str	r6, [r4, #16]
 800aeb6:	6165      	str	r5, [r4, #20]
 800aeb8:	444e      	add	r6, r9
 800aeba:	eba5 0509 	sub.w	r5, r5, r9
 800aebe:	6026      	str	r6, [r4, #0]
 800aec0:	60a5      	str	r5, [r4, #8]
 800aec2:	463e      	mov	r6, r7
 800aec4:	42be      	cmp	r6, r7
 800aec6:	d900      	bls.n	800aeca <__ssputs_r+0x86>
 800aec8:	463e      	mov	r6, r7
 800aeca:	6820      	ldr	r0, [r4, #0]
 800aecc:	4632      	mov	r2, r6
 800aece:	4641      	mov	r1, r8
 800aed0:	f000 fb70 	bl	800b5b4 <memmove>
 800aed4:	68a3      	ldr	r3, [r4, #8]
 800aed6:	1b9b      	subs	r3, r3, r6
 800aed8:	60a3      	str	r3, [r4, #8]
 800aeda:	6823      	ldr	r3, [r4, #0]
 800aedc:	4433      	add	r3, r6
 800aede:	6023      	str	r3, [r4, #0]
 800aee0:	2000      	movs	r0, #0
 800aee2:	e7db      	b.n	800ae9c <__ssputs_r+0x58>
 800aee4:	462a      	mov	r2, r5
 800aee6:	f000 fb8b 	bl	800b600 <_realloc_r>
 800aeea:	4606      	mov	r6, r0
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d1e1      	bne.n	800aeb4 <__ssputs_r+0x70>
 800aef0:	6921      	ldr	r1, [r4, #16]
 800aef2:	4650      	mov	r0, sl
 800aef4:	f7ff fec6 	bl	800ac84 <_free_r>
 800aef8:	e7c7      	b.n	800ae8a <__ssputs_r+0x46>
	...

0800aefc <_svfiprintf_r>:
 800aefc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af00:	4698      	mov	r8, r3
 800af02:	898b      	ldrh	r3, [r1, #12]
 800af04:	061b      	lsls	r3, r3, #24
 800af06:	b09d      	sub	sp, #116	; 0x74
 800af08:	4607      	mov	r7, r0
 800af0a:	460d      	mov	r5, r1
 800af0c:	4614      	mov	r4, r2
 800af0e:	d50e      	bpl.n	800af2e <_svfiprintf_r+0x32>
 800af10:	690b      	ldr	r3, [r1, #16]
 800af12:	b963      	cbnz	r3, 800af2e <_svfiprintf_r+0x32>
 800af14:	2140      	movs	r1, #64	; 0x40
 800af16:	f7ff ff21 	bl	800ad5c <_malloc_r>
 800af1a:	6028      	str	r0, [r5, #0]
 800af1c:	6128      	str	r0, [r5, #16]
 800af1e:	b920      	cbnz	r0, 800af2a <_svfiprintf_r+0x2e>
 800af20:	230c      	movs	r3, #12
 800af22:	603b      	str	r3, [r7, #0]
 800af24:	f04f 30ff 	mov.w	r0, #4294967295
 800af28:	e0d1      	b.n	800b0ce <_svfiprintf_r+0x1d2>
 800af2a:	2340      	movs	r3, #64	; 0x40
 800af2c:	616b      	str	r3, [r5, #20]
 800af2e:	2300      	movs	r3, #0
 800af30:	9309      	str	r3, [sp, #36]	; 0x24
 800af32:	2320      	movs	r3, #32
 800af34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af38:	f8cd 800c 	str.w	r8, [sp, #12]
 800af3c:	2330      	movs	r3, #48	; 0x30
 800af3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b0e8 <_svfiprintf_r+0x1ec>
 800af42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af46:	f04f 0901 	mov.w	r9, #1
 800af4a:	4623      	mov	r3, r4
 800af4c:	469a      	mov	sl, r3
 800af4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af52:	b10a      	cbz	r2, 800af58 <_svfiprintf_r+0x5c>
 800af54:	2a25      	cmp	r2, #37	; 0x25
 800af56:	d1f9      	bne.n	800af4c <_svfiprintf_r+0x50>
 800af58:	ebba 0b04 	subs.w	fp, sl, r4
 800af5c:	d00b      	beq.n	800af76 <_svfiprintf_r+0x7a>
 800af5e:	465b      	mov	r3, fp
 800af60:	4622      	mov	r2, r4
 800af62:	4629      	mov	r1, r5
 800af64:	4638      	mov	r0, r7
 800af66:	f7ff ff6d 	bl	800ae44 <__ssputs_r>
 800af6a:	3001      	adds	r0, #1
 800af6c:	f000 80aa 	beq.w	800b0c4 <_svfiprintf_r+0x1c8>
 800af70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af72:	445a      	add	r2, fp
 800af74:	9209      	str	r2, [sp, #36]	; 0x24
 800af76:	f89a 3000 	ldrb.w	r3, [sl]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f000 80a2 	beq.w	800b0c4 <_svfiprintf_r+0x1c8>
 800af80:	2300      	movs	r3, #0
 800af82:	f04f 32ff 	mov.w	r2, #4294967295
 800af86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af8a:	f10a 0a01 	add.w	sl, sl, #1
 800af8e:	9304      	str	r3, [sp, #16]
 800af90:	9307      	str	r3, [sp, #28]
 800af92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af96:	931a      	str	r3, [sp, #104]	; 0x68
 800af98:	4654      	mov	r4, sl
 800af9a:	2205      	movs	r2, #5
 800af9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afa0:	4851      	ldr	r0, [pc, #324]	; (800b0e8 <_svfiprintf_r+0x1ec>)
 800afa2:	f7f5 f92d 	bl	8000200 <memchr>
 800afa6:	9a04      	ldr	r2, [sp, #16]
 800afa8:	b9d8      	cbnz	r0, 800afe2 <_svfiprintf_r+0xe6>
 800afaa:	06d0      	lsls	r0, r2, #27
 800afac:	bf44      	itt	mi
 800afae:	2320      	movmi	r3, #32
 800afb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afb4:	0711      	lsls	r1, r2, #28
 800afb6:	bf44      	itt	mi
 800afb8:	232b      	movmi	r3, #43	; 0x2b
 800afba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afbe:	f89a 3000 	ldrb.w	r3, [sl]
 800afc2:	2b2a      	cmp	r3, #42	; 0x2a
 800afc4:	d015      	beq.n	800aff2 <_svfiprintf_r+0xf6>
 800afc6:	9a07      	ldr	r2, [sp, #28]
 800afc8:	4654      	mov	r4, sl
 800afca:	2000      	movs	r0, #0
 800afcc:	f04f 0c0a 	mov.w	ip, #10
 800afd0:	4621      	mov	r1, r4
 800afd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afd6:	3b30      	subs	r3, #48	; 0x30
 800afd8:	2b09      	cmp	r3, #9
 800afda:	d94e      	bls.n	800b07a <_svfiprintf_r+0x17e>
 800afdc:	b1b0      	cbz	r0, 800b00c <_svfiprintf_r+0x110>
 800afde:	9207      	str	r2, [sp, #28]
 800afe0:	e014      	b.n	800b00c <_svfiprintf_r+0x110>
 800afe2:	eba0 0308 	sub.w	r3, r0, r8
 800afe6:	fa09 f303 	lsl.w	r3, r9, r3
 800afea:	4313      	orrs	r3, r2
 800afec:	9304      	str	r3, [sp, #16]
 800afee:	46a2      	mov	sl, r4
 800aff0:	e7d2      	b.n	800af98 <_svfiprintf_r+0x9c>
 800aff2:	9b03      	ldr	r3, [sp, #12]
 800aff4:	1d19      	adds	r1, r3, #4
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	9103      	str	r1, [sp, #12]
 800affa:	2b00      	cmp	r3, #0
 800affc:	bfbb      	ittet	lt
 800affe:	425b      	neglt	r3, r3
 800b000:	f042 0202 	orrlt.w	r2, r2, #2
 800b004:	9307      	strge	r3, [sp, #28]
 800b006:	9307      	strlt	r3, [sp, #28]
 800b008:	bfb8      	it	lt
 800b00a:	9204      	strlt	r2, [sp, #16]
 800b00c:	7823      	ldrb	r3, [r4, #0]
 800b00e:	2b2e      	cmp	r3, #46	; 0x2e
 800b010:	d10c      	bne.n	800b02c <_svfiprintf_r+0x130>
 800b012:	7863      	ldrb	r3, [r4, #1]
 800b014:	2b2a      	cmp	r3, #42	; 0x2a
 800b016:	d135      	bne.n	800b084 <_svfiprintf_r+0x188>
 800b018:	9b03      	ldr	r3, [sp, #12]
 800b01a:	1d1a      	adds	r2, r3, #4
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	9203      	str	r2, [sp, #12]
 800b020:	2b00      	cmp	r3, #0
 800b022:	bfb8      	it	lt
 800b024:	f04f 33ff 	movlt.w	r3, #4294967295
 800b028:	3402      	adds	r4, #2
 800b02a:	9305      	str	r3, [sp, #20]
 800b02c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b0f8 <_svfiprintf_r+0x1fc>
 800b030:	7821      	ldrb	r1, [r4, #0]
 800b032:	2203      	movs	r2, #3
 800b034:	4650      	mov	r0, sl
 800b036:	f7f5 f8e3 	bl	8000200 <memchr>
 800b03a:	b140      	cbz	r0, 800b04e <_svfiprintf_r+0x152>
 800b03c:	2340      	movs	r3, #64	; 0x40
 800b03e:	eba0 000a 	sub.w	r0, r0, sl
 800b042:	fa03 f000 	lsl.w	r0, r3, r0
 800b046:	9b04      	ldr	r3, [sp, #16]
 800b048:	4303      	orrs	r3, r0
 800b04a:	3401      	adds	r4, #1
 800b04c:	9304      	str	r3, [sp, #16]
 800b04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b052:	4826      	ldr	r0, [pc, #152]	; (800b0ec <_svfiprintf_r+0x1f0>)
 800b054:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b058:	2206      	movs	r2, #6
 800b05a:	f7f5 f8d1 	bl	8000200 <memchr>
 800b05e:	2800      	cmp	r0, #0
 800b060:	d038      	beq.n	800b0d4 <_svfiprintf_r+0x1d8>
 800b062:	4b23      	ldr	r3, [pc, #140]	; (800b0f0 <_svfiprintf_r+0x1f4>)
 800b064:	bb1b      	cbnz	r3, 800b0ae <_svfiprintf_r+0x1b2>
 800b066:	9b03      	ldr	r3, [sp, #12]
 800b068:	3307      	adds	r3, #7
 800b06a:	f023 0307 	bic.w	r3, r3, #7
 800b06e:	3308      	adds	r3, #8
 800b070:	9303      	str	r3, [sp, #12]
 800b072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b074:	4433      	add	r3, r6
 800b076:	9309      	str	r3, [sp, #36]	; 0x24
 800b078:	e767      	b.n	800af4a <_svfiprintf_r+0x4e>
 800b07a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b07e:	460c      	mov	r4, r1
 800b080:	2001      	movs	r0, #1
 800b082:	e7a5      	b.n	800afd0 <_svfiprintf_r+0xd4>
 800b084:	2300      	movs	r3, #0
 800b086:	3401      	adds	r4, #1
 800b088:	9305      	str	r3, [sp, #20]
 800b08a:	4619      	mov	r1, r3
 800b08c:	f04f 0c0a 	mov.w	ip, #10
 800b090:	4620      	mov	r0, r4
 800b092:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b096:	3a30      	subs	r2, #48	; 0x30
 800b098:	2a09      	cmp	r2, #9
 800b09a:	d903      	bls.n	800b0a4 <_svfiprintf_r+0x1a8>
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d0c5      	beq.n	800b02c <_svfiprintf_r+0x130>
 800b0a0:	9105      	str	r1, [sp, #20]
 800b0a2:	e7c3      	b.n	800b02c <_svfiprintf_r+0x130>
 800b0a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0a8:	4604      	mov	r4, r0
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	e7f0      	b.n	800b090 <_svfiprintf_r+0x194>
 800b0ae:	ab03      	add	r3, sp, #12
 800b0b0:	9300      	str	r3, [sp, #0]
 800b0b2:	462a      	mov	r2, r5
 800b0b4:	4b0f      	ldr	r3, [pc, #60]	; (800b0f4 <_svfiprintf_r+0x1f8>)
 800b0b6:	a904      	add	r1, sp, #16
 800b0b8:	4638      	mov	r0, r7
 800b0ba:	f7fb feeb 	bl	8006e94 <_printf_float>
 800b0be:	1c42      	adds	r2, r0, #1
 800b0c0:	4606      	mov	r6, r0
 800b0c2:	d1d6      	bne.n	800b072 <_svfiprintf_r+0x176>
 800b0c4:	89ab      	ldrh	r3, [r5, #12]
 800b0c6:	065b      	lsls	r3, r3, #25
 800b0c8:	f53f af2c 	bmi.w	800af24 <_svfiprintf_r+0x28>
 800b0cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b0ce:	b01d      	add	sp, #116	; 0x74
 800b0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0d4:	ab03      	add	r3, sp, #12
 800b0d6:	9300      	str	r3, [sp, #0]
 800b0d8:	462a      	mov	r2, r5
 800b0da:	4b06      	ldr	r3, [pc, #24]	; (800b0f4 <_svfiprintf_r+0x1f8>)
 800b0dc:	a904      	add	r1, sp, #16
 800b0de:	4638      	mov	r0, r7
 800b0e0:	f7fc f97c 	bl	80073dc <_printf_i>
 800b0e4:	e7eb      	b.n	800b0be <_svfiprintf_r+0x1c2>
 800b0e6:	bf00      	nop
 800b0e8:	0800bcac 	.word	0x0800bcac
 800b0ec:	0800bcb6 	.word	0x0800bcb6
 800b0f0:	08006e95 	.word	0x08006e95
 800b0f4:	0800ae45 	.word	0x0800ae45
 800b0f8:	0800bcb2 	.word	0x0800bcb2

0800b0fc <__sfputc_r>:
 800b0fc:	6893      	ldr	r3, [r2, #8]
 800b0fe:	3b01      	subs	r3, #1
 800b100:	2b00      	cmp	r3, #0
 800b102:	b410      	push	{r4}
 800b104:	6093      	str	r3, [r2, #8]
 800b106:	da08      	bge.n	800b11a <__sfputc_r+0x1e>
 800b108:	6994      	ldr	r4, [r2, #24]
 800b10a:	42a3      	cmp	r3, r4
 800b10c:	db01      	blt.n	800b112 <__sfputc_r+0x16>
 800b10e:	290a      	cmp	r1, #10
 800b110:	d103      	bne.n	800b11a <__sfputc_r+0x1e>
 800b112:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b116:	f7fd bbf7 	b.w	8008908 <__swbuf_r>
 800b11a:	6813      	ldr	r3, [r2, #0]
 800b11c:	1c58      	adds	r0, r3, #1
 800b11e:	6010      	str	r0, [r2, #0]
 800b120:	7019      	strb	r1, [r3, #0]
 800b122:	4608      	mov	r0, r1
 800b124:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b128:	4770      	bx	lr

0800b12a <__sfputs_r>:
 800b12a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b12c:	4606      	mov	r6, r0
 800b12e:	460f      	mov	r7, r1
 800b130:	4614      	mov	r4, r2
 800b132:	18d5      	adds	r5, r2, r3
 800b134:	42ac      	cmp	r4, r5
 800b136:	d101      	bne.n	800b13c <__sfputs_r+0x12>
 800b138:	2000      	movs	r0, #0
 800b13a:	e007      	b.n	800b14c <__sfputs_r+0x22>
 800b13c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b140:	463a      	mov	r2, r7
 800b142:	4630      	mov	r0, r6
 800b144:	f7ff ffda 	bl	800b0fc <__sfputc_r>
 800b148:	1c43      	adds	r3, r0, #1
 800b14a:	d1f3      	bne.n	800b134 <__sfputs_r+0xa>
 800b14c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b150 <_vfiprintf_r>:
 800b150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b154:	460d      	mov	r5, r1
 800b156:	b09d      	sub	sp, #116	; 0x74
 800b158:	4614      	mov	r4, r2
 800b15a:	4698      	mov	r8, r3
 800b15c:	4606      	mov	r6, r0
 800b15e:	b118      	cbz	r0, 800b168 <_vfiprintf_r+0x18>
 800b160:	6983      	ldr	r3, [r0, #24]
 800b162:	b90b      	cbnz	r3, 800b168 <_vfiprintf_r+0x18>
 800b164:	f7fe fc24 	bl	80099b0 <__sinit>
 800b168:	4b89      	ldr	r3, [pc, #548]	; (800b390 <_vfiprintf_r+0x240>)
 800b16a:	429d      	cmp	r5, r3
 800b16c:	d11b      	bne.n	800b1a6 <_vfiprintf_r+0x56>
 800b16e:	6875      	ldr	r5, [r6, #4]
 800b170:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b172:	07d9      	lsls	r1, r3, #31
 800b174:	d405      	bmi.n	800b182 <_vfiprintf_r+0x32>
 800b176:	89ab      	ldrh	r3, [r5, #12]
 800b178:	059a      	lsls	r2, r3, #22
 800b17a:	d402      	bmi.n	800b182 <_vfiprintf_r+0x32>
 800b17c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b17e:	f7ff f828 	bl	800a1d2 <__retarget_lock_acquire_recursive>
 800b182:	89ab      	ldrh	r3, [r5, #12]
 800b184:	071b      	lsls	r3, r3, #28
 800b186:	d501      	bpl.n	800b18c <_vfiprintf_r+0x3c>
 800b188:	692b      	ldr	r3, [r5, #16]
 800b18a:	b9eb      	cbnz	r3, 800b1c8 <_vfiprintf_r+0x78>
 800b18c:	4629      	mov	r1, r5
 800b18e:	4630      	mov	r0, r6
 800b190:	f7fd fc0c 	bl	80089ac <__swsetup_r>
 800b194:	b1c0      	cbz	r0, 800b1c8 <_vfiprintf_r+0x78>
 800b196:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b198:	07dc      	lsls	r4, r3, #31
 800b19a:	d50e      	bpl.n	800b1ba <_vfiprintf_r+0x6a>
 800b19c:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a0:	b01d      	add	sp, #116	; 0x74
 800b1a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a6:	4b7b      	ldr	r3, [pc, #492]	; (800b394 <_vfiprintf_r+0x244>)
 800b1a8:	429d      	cmp	r5, r3
 800b1aa:	d101      	bne.n	800b1b0 <_vfiprintf_r+0x60>
 800b1ac:	68b5      	ldr	r5, [r6, #8]
 800b1ae:	e7df      	b.n	800b170 <_vfiprintf_r+0x20>
 800b1b0:	4b79      	ldr	r3, [pc, #484]	; (800b398 <_vfiprintf_r+0x248>)
 800b1b2:	429d      	cmp	r5, r3
 800b1b4:	bf08      	it	eq
 800b1b6:	68f5      	ldreq	r5, [r6, #12]
 800b1b8:	e7da      	b.n	800b170 <_vfiprintf_r+0x20>
 800b1ba:	89ab      	ldrh	r3, [r5, #12]
 800b1bc:	0598      	lsls	r0, r3, #22
 800b1be:	d4ed      	bmi.n	800b19c <_vfiprintf_r+0x4c>
 800b1c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1c2:	f7ff f807 	bl	800a1d4 <__retarget_lock_release_recursive>
 800b1c6:	e7e9      	b.n	800b19c <_vfiprintf_r+0x4c>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	9309      	str	r3, [sp, #36]	; 0x24
 800b1cc:	2320      	movs	r3, #32
 800b1ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1d6:	2330      	movs	r3, #48	; 0x30
 800b1d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b39c <_vfiprintf_r+0x24c>
 800b1dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1e0:	f04f 0901 	mov.w	r9, #1
 800b1e4:	4623      	mov	r3, r4
 800b1e6:	469a      	mov	sl, r3
 800b1e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1ec:	b10a      	cbz	r2, 800b1f2 <_vfiprintf_r+0xa2>
 800b1ee:	2a25      	cmp	r2, #37	; 0x25
 800b1f0:	d1f9      	bne.n	800b1e6 <_vfiprintf_r+0x96>
 800b1f2:	ebba 0b04 	subs.w	fp, sl, r4
 800b1f6:	d00b      	beq.n	800b210 <_vfiprintf_r+0xc0>
 800b1f8:	465b      	mov	r3, fp
 800b1fa:	4622      	mov	r2, r4
 800b1fc:	4629      	mov	r1, r5
 800b1fe:	4630      	mov	r0, r6
 800b200:	f7ff ff93 	bl	800b12a <__sfputs_r>
 800b204:	3001      	adds	r0, #1
 800b206:	f000 80aa 	beq.w	800b35e <_vfiprintf_r+0x20e>
 800b20a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b20c:	445a      	add	r2, fp
 800b20e:	9209      	str	r2, [sp, #36]	; 0x24
 800b210:	f89a 3000 	ldrb.w	r3, [sl]
 800b214:	2b00      	cmp	r3, #0
 800b216:	f000 80a2 	beq.w	800b35e <_vfiprintf_r+0x20e>
 800b21a:	2300      	movs	r3, #0
 800b21c:	f04f 32ff 	mov.w	r2, #4294967295
 800b220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b224:	f10a 0a01 	add.w	sl, sl, #1
 800b228:	9304      	str	r3, [sp, #16]
 800b22a:	9307      	str	r3, [sp, #28]
 800b22c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b230:	931a      	str	r3, [sp, #104]	; 0x68
 800b232:	4654      	mov	r4, sl
 800b234:	2205      	movs	r2, #5
 800b236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b23a:	4858      	ldr	r0, [pc, #352]	; (800b39c <_vfiprintf_r+0x24c>)
 800b23c:	f7f4 ffe0 	bl	8000200 <memchr>
 800b240:	9a04      	ldr	r2, [sp, #16]
 800b242:	b9d8      	cbnz	r0, 800b27c <_vfiprintf_r+0x12c>
 800b244:	06d1      	lsls	r1, r2, #27
 800b246:	bf44      	itt	mi
 800b248:	2320      	movmi	r3, #32
 800b24a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b24e:	0713      	lsls	r3, r2, #28
 800b250:	bf44      	itt	mi
 800b252:	232b      	movmi	r3, #43	; 0x2b
 800b254:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b258:	f89a 3000 	ldrb.w	r3, [sl]
 800b25c:	2b2a      	cmp	r3, #42	; 0x2a
 800b25e:	d015      	beq.n	800b28c <_vfiprintf_r+0x13c>
 800b260:	9a07      	ldr	r2, [sp, #28]
 800b262:	4654      	mov	r4, sl
 800b264:	2000      	movs	r0, #0
 800b266:	f04f 0c0a 	mov.w	ip, #10
 800b26a:	4621      	mov	r1, r4
 800b26c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b270:	3b30      	subs	r3, #48	; 0x30
 800b272:	2b09      	cmp	r3, #9
 800b274:	d94e      	bls.n	800b314 <_vfiprintf_r+0x1c4>
 800b276:	b1b0      	cbz	r0, 800b2a6 <_vfiprintf_r+0x156>
 800b278:	9207      	str	r2, [sp, #28]
 800b27a:	e014      	b.n	800b2a6 <_vfiprintf_r+0x156>
 800b27c:	eba0 0308 	sub.w	r3, r0, r8
 800b280:	fa09 f303 	lsl.w	r3, r9, r3
 800b284:	4313      	orrs	r3, r2
 800b286:	9304      	str	r3, [sp, #16]
 800b288:	46a2      	mov	sl, r4
 800b28a:	e7d2      	b.n	800b232 <_vfiprintf_r+0xe2>
 800b28c:	9b03      	ldr	r3, [sp, #12]
 800b28e:	1d19      	adds	r1, r3, #4
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	9103      	str	r1, [sp, #12]
 800b294:	2b00      	cmp	r3, #0
 800b296:	bfbb      	ittet	lt
 800b298:	425b      	neglt	r3, r3
 800b29a:	f042 0202 	orrlt.w	r2, r2, #2
 800b29e:	9307      	strge	r3, [sp, #28]
 800b2a0:	9307      	strlt	r3, [sp, #28]
 800b2a2:	bfb8      	it	lt
 800b2a4:	9204      	strlt	r2, [sp, #16]
 800b2a6:	7823      	ldrb	r3, [r4, #0]
 800b2a8:	2b2e      	cmp	r3, #46	; 0x2e
 800b2aa:	d10c      	bne.n	800b2c6 <_vfiprintf_r+0x176>
 800b2ac:	7863      	ldrb	r3, [r4, #1]
 800b2ae:	2b2a      	cmp	r3, #42	; 0x2a
 800b2b0:	d135      	bne.n	800b31e <_vfiprintf_r+0x1ce>
 800b2b2:	9b03      	ldr	r3, [sp, #12]
 800b2b4:	1d1a      	adds	r2, r3, #4
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	9203      	str	r2, [sp, #12]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	bfb8      	it	lt
 800b2be:	f04f 33ff 	movlt.w	r3, #4294967295
 800b2c2:	3402      	adds	r4, #2
 800b2c4:	9305      	str	r3, [sp, #20]
 800b2c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b3ac <_vfiprintf_r+0x25c>
 800b2ca:	7821      	ldrb	r1, [r4, #0]
 800b2cc:	2203      	movs	r2, #3
 800b2ce:	4650      	mov	r0, sl
 800b2d0:	f7f4 ff96 	bl	8000200 <memchr>
 800b2d4:	b140      	cbz	r0, 800b2e8 <_vfiprintf_r+0x198>
 800b2d6:	2340      	movs	r3, #64	; 0x40
 800b2d8:	eba0 000a 	sub.w	r0, r0, sl
 800b2dc:	fa03 f000 	lsl.w	r0, r3, r0
 800b2e0:	9b04      	ldr	r3, [sp, #16]
 800b2e2:	4303      	orrs	r3, r0
 800b2e4:	3401      	adds	r4, #1
 800b2e6:	9304      	str	r3, [sp, #16]
 800b2e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ec:	482c      	ldr	r0, [pc, #176]	; (800b3a0 <_vfiprintf_r+0x250>)
 800b2ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2f2:	2206      	movs	r2, #6
 800b2f4:	f7f4 ff84 	bl	8000200 <memchr>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	d03f      	beq.n	800b37c <_vfiprintf_r+0x22c>
 800b2fc:	4b29      	ldr	r3, [pc, #164]	; (800b3a4 <_vfiprintf_r+0x254>)
 800b2fe:	bb1b      	cbnz	r3, 800b348 <_vfiprintf_r+0x1f8>
 800b300:	9b03      	ldr	r3, [sp, #12]
 800b302:	3307      	adds	r3, #7
 800b304:	f023 0307 	bic.w	r3, r3, #7
 800b308:	3308      	adds	r3, #8
 800b30a:	9303      	str	r3, [sp, #12]
 800b30c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b30e:	443b      	add	r3, r7
 800b310:	9309      	str	r3, [sp, #36]	; 0x24
 800b312:	e767      	b.n	800b1e4 <_vfiprintf_r+0x94>
 800b314:	fb0c 3202 	mla	r2, ip, r2, r3
 800b318:	460c      	mov	r4, r1
 800b31a:	2001      	movs	r0, #1
 800b31c:	e7a5      	b.n	800b26a <_vfiprintf_r+0x11a>
 800b31e:	2300      	movs	r3, #0
 800b320:	3401      	adds	r4, #1
 800b322:	9305      	str	r3, [sp, #20]
 800b324:	4619      	mov	r1, r3
 800b326:	f04f 0c0a 	mov.w	ip, #10
 800b32a:	4620      	mov	r0, r4
 800b32c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b330:	3a30      	subs	r2, #48	; 0x30
 800b332:	2a09      	cmp	r2, #9
 800b334:	d903      	bls.n	800b33e <_vfiprintf_r+0x1ee>
 800b336:	2b00      	cmp	r3, #0
 800b338:	d0c5      	beq.n	800b2c6 <_vfiprintf_r+0x176>
 800b33a:	9105      	str	r1, [sp, #20]
 800b33c:	e7c3      	b.n	800b2c6 <_vfiprintf_r+0x176>
 800b33e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b342:	4604      	mov	r4, r0
 800b344:	2301      	movs	r3, #1
 800b346:	e7f0      	b.n	800b32a <_vfiprintf_r+0x1da>
 800b348:	ab03      	add	r3, sp, #12
 800b34a:	9300      	str	r3, [sp, #0]
 800b34c:	462a      	mov	r2, r5
 800b34e:	4b16      	ldr	r3, [pc, #88]	; (800b3a8 <_vfiprintf_r+0x258>)
 800b350:	a904      	add	r1, sp, #16
 800b352:	4630      	mov	r0, r6
 800b354:	f7fb fd9e 	bl	8006e94 <_printf_float>
 800b358:	4607      	mov	r7, r0
 800b35a:	1c78      	adds	r0, r7, #1
 800b35c:	d1d6      	bne.n	800b30c <_vfiprintf_r+0x1bc>
 800b35e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b360:	07d9      	lsls	r1, r3, #31
 800b362:	d405      	bmi.n	800b370 <_vfiprintf_r+0x220>
 800b364:	89ab      	ldrh	r3, [r5, #12]
 800b366:	059a      	lsls	r2, r3, #22
 800b368:	d402      	bmi.n	800b370 <_vfiprintf_r+0x220>
 800b36a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b36c:	f7fe ff32 	bl	800a1d4 <__retarget_lock_release_recursive>
 800b370:	89ab      	ldrh	r3, [r5, #12]
 800b372:	065b      	lsls	r3, r3, #25
 800b374:	f53f af12 	bmi.w	800b19c <_vfiprintf_r+0x4c>
 800b378:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b37a:	e711      	b.n	800b1a0 <_vfiprintf_r+0x50>
 800b37c:	ab03      	add	r3, sp, #12
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	462a      	mov	r2, r5
 800b382:	4b09      	ldr	r3, [pc, #36]	; (800b3a8 <_vfiprintf_r+0x258>)
 800b384:	a904      	add	r1, sp, #16
 800b386:	4630      	mov	r0, r6
 800b388:	f7fc f828 	bl	80073dc <_printf_i>
 800b38c:	e7e4      	b.n	800b358 <_vfiprintf_r+0x208>
 800b38e:	bf00      	nop
 800b390:	0800ba94 	.word	0x0800ba94
 800b394:	0800bab4 	.word	0x0800bab4
 800b398:	0800ba74 	.word	0x0800ba74
 800b39c:	0800bcac 	.word	0x0800bcac
 800b3a0:	0800bcb6 	.word	0x0800bcb6
 800b3a4:	08006e95 	.word	0x08006e95
 800b3a8:	0800b12b 	.word	0x0800b12b
 800b3ac:	0800bcb2 	.word	0x0800bcb2

0800b3b0 <nan>:
 800b3b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b3b8 <nan+0x8>
 800b3b4:	4770      	bx	lr
 800b3b6:	bf00      	nop
 800b3b8:	00000000 	.word	0x00000000
 800b3bc:	7ff80000 	.word	0x7ff80000

0800b3c0 <_sbrk_r>:
 800b3c0:	b538      	push	{r3, r4, r5, lr}
 800b3c2:	4d06      	ldr	r5, [pc, #24]	; (800b3dc <_sbrk_r+0x1c>)
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	4604      	mov	r4, r0
 800b3c8:	4608      	mov	r0, r1
 800b3ca:	602b      	str	r3, [r5, #0]
 800b3cc:	f7f6 fc4a 	bl	8001c64 <_sbrk>
 800b3d0:	1c43      	adds	r3, r0, #1
 800b3d2:	d102      	bne.n	800b3da <_sbrk_r+0x1a>
 800b3d4:	682b      	ldr	r3, [r5, #0]
 800b3d6:	b103      	cbz	r3, 800b3da <_sbrk_r+0x1a>
 800b3d8:	6023      	str	r3, [r4, #0]
 800b3da:	bd38      	pop	{r3, r4, r5, pc}
 800b3dc:	200004e4 	.word	0x200004e4

0800b3e0 <__sread>:
 800b3e0:	b510      	push	{r4, lr}
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3e8:	f000 f93a 	bl	800b660 <_read_r>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	bfab      	itete	ge
 800b3f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b3f2:	89a3      	ldrhlt	r3, [r4, #12]
 800b3f4:	181b      	addge	r3, r3, r0
 800b3f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b3fa:	bfac      	ite	ge
 800b3fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800b3fe:	81a3      	strhlt	r3, [r4, #12]
 800b400:	bd10      	pop	{r4, pc}

0800b402 <__swrite>:
 800b402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b406:	461f      	mov	r7, r3
 800b408:	898b      	ldrh	r3, [r1, #12]
 800b40a:	05db      	lsls	r3, r3, #23
 800b40c:	4605      	mov	r5, r0
 800b40e:	460c      	mov	r4, r1
 800b410:	4616      	mov	r6, r2
 800b412:	d505      	bpl.n	800b420 <__swrite+0x1e>
 800b414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b418:	2302      	movs	r3, #2
 800b41a:	2200      	movs	r2, #0
 800b41c:	f000 f8b8 	bl	800b590 <_lseek_r>
 800b420:	89a3      	ldrh	r3, [r4, #12]
 800b422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b426:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b42a:	81a3      	strh	r3, [r4, #12]
 800b42c:	4632      	mov	r2, r6
 800b42e:	463b      	mov	r3, r7
 800b430:	4628      	mov	r0, r5
 800b432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b436:	f000 b837 	b.w	800b4a8 <_write_r>

0800b43a <__sseek>:
 800b43a:	b510      	push	{r4, lr}
 800b43c:	460c      	mov	r4, r1
 800b43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b442:	f000 f8a5 	bl	800b590 <_lseek_r>
 800b446:	1c43      	adds	r3, r0, #1
 800b448:	89a3      	ldrh	r3, [r4, #12]
 800b44a:	bf15      	itete	ne
 800b44c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b44e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b452:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b456:	81a3      	strheq	r3, [r4, #12]
 800b458:	bf18      	it	ne
 800b45a:	81a3      	strhne	r3, [r4, #12]
 800b45c:	bd10      	pop	{r4, pc}

0800b45e <__sclose>:
 800b45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b462:	f000 b851 	b.w	800b508 <_close_r>

0800b466 <strncmp>:
 800b466:	b510      	push	{r4, lr}
 800b468:	b17a      	cbz	r2, 800b48a <strncmp+0x24>
 800b46a:	4603      	mov	r3, r0
 800b46c:	3901      	subs	r1, #1
 800b46e:	1884      	adds	r4, r0, r2
 800b470:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b474:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b478:	4290      	cmp	r0, r2
 800b47a:	d101      	bne.n	800b480 <strncmp+0x1a>
 800b47c:	42a3      	cmp	r3, r4
 800b47e:	d101      	bne.n	800b484 <strncmp+0x1e>
 800b480:	1a80      	subs	r0, r0, r2
 800b482:	bd10      	pop	{r4, pc}
 800b484:	2800      	cmp	r0, #0
 800b486:	d1f3      	bne.n	800b470 <strncmp+0xa>
 800b488:	e7fa      	b.n	800b480 <strncmp+0x1a>
 800b48a:	4610      	mov	r0, r2
 800b48c:	e7f9      	b.n	800b482 <strncmp+0x1c>

0800b48e <__ascii_wctomb>:
 800b48e:	b149      	cbz	r1, 800b4a4 <__ascii_wctomb+0x16>
 800b490:	2aff      	cmp	r2, #255	; 0xff
 800b492:	bf85      	ittet	hi
 800b494:	238a      	movhi	r3, #138	; 0x8a
 800b496:	6003      	strhi	r3, [r0, #0]
 800b498:	700a      	strbls	r2, [r1, #0]
 800b49a:	f04f 30ff 	movhi.w	r0, #4294967295
 800b49e:	bf98      	it	ls
 800b4a0:	2001      	movls	r0, #1
 800b4a2:	4770      	bx	lr
 800b4a4:	4608      	mov	r0, r1
 800b4a6:	4770      	bx	lr

0800b4a8 <_write_r>:
 800b4a8:	b538      	push	{r3, r4, r5, lr}
 800b4aa:	4d07      	ldr	r5, [pc, #28]	; (800b4c8 <_write_r+0x20>)
 800b4ac:	4604      	mov	r4, r0
 800b4ae:	4608      	mov	r0, r1
 800b4b0:	4611      	mov	r1, r2
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	602a      	str	r2, [r5, #0]
 800b4b6:	461a      	mov	r2, r3
 800b4b8:	f7f6 fa1a 	bl	80018f0 <_write>
 800b4bc:	1c43      	adds	r3, r0, #1
 800b4be:	d102      	bne.n	800b4c6 <_write_r+0x1e>
 800b4c0:	682b      	ldr	r3, [r5, #0]
 800b4c2:	b103      	cbz	r3, 800b4c6 <_write_r+0x1e>
 800b4c4:	6023      	str	r3, [r4, #0]
 800b4c6:	bd38      	pop	{r3, r4, r5, pc}
 800b4c8:	200004e4 	.word	0x200004e4

0800b4cc <__assert_func>:
 800b4cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4ce:	4614      	mov	r4, r2
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	4b09      	ldr	r3, [pc, #36]	; (800b4f8 <__assert_func+0x2c>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	4605      	mov	r5, r0
 800b4d8:	68d8      	ldr	r0, [r3, #12]
 800b4da:	b14c      	cbz	r4, 800b4f0 <__assert_func+0x24>
 800b4dc:	4b07      	ldr	r3, [pc, #28]	; (800b4fc <__assert_func+0x30>)
 800b4de:	9100      	str	r1, [sp, #0]
 800b4e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b4e4:	4906      	ldr	r1, [pc, #24]	; (800b500 <__assert_func+0x34>)
 800b4e6:	462b      	mov	r3, r5
 800b4e8:	f000 f81e 	bl	800b528 <fiprintf>
 800b4ec:	f000 f8ca 	bl	800b684 <abort>
 800b4f0:	4b04      	ldr	r3, [pc, #16]	; (800b504 <__assert_func+0x38>)
 800b4f2:	461c      	mov	r4, r3
 800b4f4:	e7f3      	b.n	800b4de <__assert_func+0x12>
 800b4f6:	bf00      	nop
 800b4f8:	20000078 	.word	0x20000078
 800b4fc:	0800bcbd 	.word	0x0800bcbd
 800b500:	0800bcca 	.word	0x0800bcca
 800b504:	0800bcf8 	.word	0x0800bcf8

0800b508 <_close_r>:
 800b508:	b538      	push	{r3, r4, r5, lr}
 800b50a:	4d06      	ldr	r5, [pc, #24]	; (800b524 <_close_r+0x1c>)
 800b50c:	2300      	movs	r3, #0
 800b50e:	4604      	mov	r4, r0
 800b510:	4608      	mov	r0, r1
 800b512:	602b      	str	r3, [r5, #0]
 800b514:	f7f6 fb71 	bl	8001bfa <_close>
 800b518:	1c43      	adds	r3, r0, #1
 800b51a:	d102      	bne.n	800b522 <_close_r+0x1a>
 800b51c:	682b      	ldr	r3, [r5, #0]
 800b51e:	b103      	cbz	r3, 800b522 <_close_r+0x1a>
 800b520:	6023      	str	r3, [r4, #0]
 800b522:	bd38      	pop	{r3, r4, r5, pc}
 800b524:	200004e4 	.word	0x200004e4

0800b528 <fiprintf>:
 800b528:	b40e      	push	{r1, r2, r3}
 800b52a:	b503      	push	{r0, r1, lr}
 800b52c:	4601      	mov	r1, r0
 800b52e:	ab03      	add	r3, sp, #12
 800b530:	4805      	ldr	r0, [pc, #20]	; (800b548 <fiprintf+0x20>)
 800b532:	f853 2b04 	ldr.w	r2, [r3], #4
 800b536:	6800      	ldr	r0, [r0, #0]
 800b538:	9301      	str	r3, [sp, #4]
 800b53a:	f7ff fe09 	bl	800b150 <_vfiprintf_r>
 800b53e:	b002      	add	sp, #8
 800b540:	f85d eb04 	ldr.w	lr, [sp], #4
 800b544:	b003      	add	sp, #12
 800b546:	4770      	bx	lr
 800b548:	20000078 	.word	0x20000078

0800b54c <_fstat_r>:
 800b54c:	b538      	push	{r3, r4, r5, lr}
 800b54e:	4d07      	ldr	r5, [pc, #28]	; (800b56c <_fstat_r+0x20>)
 800b550:	2300      	movs	r3, #0
 800b552:	4604      	mov	r4, r0
 800b554:	4608      	mov	r0, r1
 800b556:	4611      	mov	r1, r2
 800b558:	602b      	str	r3, [r5, #0]
 800b55a:	f7f6 fb5a 	bl	8001c12 <_fstat>
 800b55e:	1c43      	adds	r3, r0, #1
 800b560:	d102      	bne.n	800b568 <_fstat_r+0x1c>
 800b562:	682b      	ldr	r3, [r5, #0]
 800b564:	b103      	cbz	r3, 800b568 <_fstat_r+0x1c>
 800b566:	6023      	str	r3, [r4, #0]
 800b568:	bd38      	pop	{r3, r4, r5, pc}
 800b56a:	bf00      	nop
 800b56c:	200004e4 	.word	0x200004e4

0800b570 <_isatty_r>:
 800b570:	b538      	push	{r3, r4, r5, lr}
 800b572:	4d06      	ldr	r5, [pc, #24]	; (800b58c <_isatty_r+0x1c>)
 800b574:	2300      	movs	r3, #0
 800b576:	4604      	mov	r4, r0
 800b578:	4608      	mov	r0, r1
 800b57a:	602b      	str	r3, [r5, #0]
 800b57c:	f7f6 fb59 	bl	8001c32 <_isatty>
 800b580:	1c43      	adds	r3, r0, #1
 800b582:	d102      	bne.n	800b58a <_isatty_r+0x1a>
 800b584:	682b      	ldr	r3, [r5, #0]
 800b586:	b103      	cbz	r3, 800b58a <_isatty_r+0x1a>
 800b588:	6023      	str	r3, [r4, #0]
 800b58a:	bd38      	pop	{r3, r4, r5, pc}
 800b58c:	200004e4 	.word	0x200004e4

0800b590 <_lseek_r>:
 800b590:	b538      	push	{r3, r4, r5, lr}
 800b592:	4d07      	ldr	r5, [pc, #28]	; (800b5b0 <_lseek_r+0x20>)
 800b594:	4604      	mov	r4, r0
 800b596:	4608      	mov	r0, r1
 800b598:	4611      	mov	r1, r2
 800b59a:	2200      	movs	r2, #0
 800b59c:	602a      	str	r2, [r5, #0]
 800b59e:	461a      	mov	r2, r3
 800b5a0:	f7f6 fb52 	bl	8001c48 <_lseek>
 800b5a4:	1c43      	adds	r3, r0, #1
 800b5a6:	d102      	bne.n	800b5ae <_lseek_r+0x1e>
 800b5a8:	682b      	ldr	r3, [r5, #0]
 800b5aa:	b103      	cbz	r3, 800b5ae <_lseek_r+0x1e>
 800b5ac:	6023      	str	r3, [r4, #0]
 800b5ae:	bd38      	pop	{r3, r4, r5, pc}
 800b5b0:	200004e4 	.word	0x200004e4

0800b5b4 <memmove>:
 800b5b4:	4288      	cmp	r0, r1
 800b5b6:	b510      	push	{r4, lr}
 800b5b8:	eb01 0402 	add.w	r4, r1, r2
 800b5bc:	d902      	bls.n	800b5c4 <memmove+0x10>
 800b5be:	4284      	cmp	r4, r0
 800b5c0:	4623      	mov	r3, r4
 800b5c2:	d807      	bhi.n	800b5d4 <memmove+0x20>
 800b5c4:	1e43      	subs	r3, r0, #1
 800b5c6:	42a1      	cmp	r1, r4
 800b5c8:	d008      	beq.n	800b5dc <memmove+0x28>
 800b5ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5d2:	e7f8      	b.n	800b5c6 <memmove+0x12>
 800b5d4:	4402      	add	r2, r0
 800b5d6:	4601      	mov	r1, r0
 800b5d8:	428a      	cmp	r2, r1
 800b5da:	d100      	bne.n	800b5de <memmove+0x2a>
 800b5dc:	bd10      	pop	{r4, pc}
 800b5de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5e6:	e7f7      	b.n	800b5d8 <memmove+0x24>

0800b5e8 <__malloc_lock>:
 800b5e8:	4801      	ldr	r0, [pc, #4]	; (800b5f0 <__malloc_lock+0x8>)
 800b5ea:	f7fe bdf2 	b.w	800a1d2 <__retarget_lock_acquire_recursive>
 800b5ee:	bf00      	nop
 800b5f0:	200004d8 	.word	0x200004d8

0800b5f4 <__malloc_unlock>:
 800b5f4:	4801      	ldr	r0, [pc, #4]	; (800b5fc <__malloc_unlock+0x8>)
 800b5f6:	f7fe bded 	b.w	800a1d4 <__retarget_lock_release_recursive>
 800b5fa:	bf00      	nop
 800b5fc:	200004d8 	.word	0x200004d8

0800b600 <_realloc_r>:
 800b600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b604:	4680      	mov	r8, r0
 800b606:	4614      	mov	r4, r2
 800b608:	460e      	mov	r6, r1
 800b60a:	b921      	cbnz	r1, 800b616 <_realloc_r+0x16>
 800b60c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b610:	4611      	mov	r1, r2
 800b612:	f7ff bba3 	b.w	800ad5c <_malloc_r>
 800b616:	b92a      	cbnz	r2, 800b624 <_realloc_r+0x24>
 800b618:	f7ff fb34 	bl	800ac84 <_free_r>
 800b61c:	4625      	mov	r5, r4
 800b61e:	4628      	mov	r0, r5
 800b620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b624:	f000 f835 	bl	800b692 <_malloc_usable_size_r>
 800b628:	4284      	cmp	r4, r0
 800b62a:	4607      	mov	r7, r0
 800b62c:	d802      	bhi.n	800b634 <_realloc_r+0x34>
 800b62e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b632:	d812      	bhi.n	800b65a <_realloc_r+0x5a>
 800b634:	4621      	mov	r1, r4
 800b636:	4640      	mov	r0, r8
 800b638:	f7ff fb90 	bl	800ad5c <_malloc_r>
 800b63c:	4605      	mov	r5, r0
 800b63e:	2800      	cmp	r0, #0
 800b640:	d0ed      	beq.n	800b61e <_realloc_r+0x1e>
 800b642:	42bc      	cmp	r4, r7
 800b644:	4622      	mov	r2, r4
 800b646:	4631      	mov	r1, r6
 800b648:	bf28      	it	cs
 800b64a:	463a      	movcs	r2, r7
 800b64c:	f7fb fb6c 	bl	8006d28 <memcpy>
 800b650:	4631      	mov	r1, r6
 800b652:	4640      	mov	r0, r8
 800b654:	f7ff fb16 	bl	800ac84 <_free_r>
 800b658:	e7e1      	b.n	800b61e <_realloc_r+0x1e>
 800b65a:	4635      	mov	r5, r6
 800b65c:	e7df      	b.n	800b61e <_realloc_r+0x1e>
	...

0800b660 <_read_r>:
 800b660:	b538      	push	{r3, r4, r5, lr}
 800b662:	4d07      	ldr	r5, [pc, #28]	; (800b680 <_read_r+0x20>)
 800b664:	4604      	mov	r4, r0
 800b666:	4608      	mov	r0, r1
 800b668:	4611      	mov	r1, r2
 800b66a:	2200      	movs	r2, #0
 800b66c:	602a      	str	r2, [r5, #0]
 800b66e:	461a      	mov	r2, r3
 800b670:	f7f6 faa6 	bl	8001bc0 <_read>
 800b674:	1c43      	adds	r3, r0, #1
 800b676:	d102      	bne.n	800b67e <_read_r+0x1e>
 800b678:	682b      	ldr	r3, [r5, #0]
 800b67a:	b103      	cbz	r3, 800b67e <_read_r+0x1e>
 800b67c:	6023      	str	r3, [r4, #0]
 800b67e:	bd38      	pop	{r3, r4, r5, pc}
 800b680:	200004e4 	.word	0x200004e4

0800b684 <abort>:
 800b684:	b508      	push	{r3, lr}
 800b686:	2006      	movs	r0, #6
 800b688:	f000 f834 	bl	800b6f4 <raise>
 800b68c:	2001      	movs	r0, #1
 800b68e:	f7f6 fa8d 	bl	8001bac <_exit>

0800b692 <_malloc_usable_size_r>:
 800b692:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b696:	1f18      	subs	r0, r3, #4
 800b698:	2b00      	cmp	r3, #0
 800b69a:	bfbc      	itt	lt
 800b69c:	580b      	ldrlt	r3, [r1, r0]
 800b69e:	18c0      	addlt	r0, r0, r3
 800b6a0:	4770      	bx	lr

0800b6a2 <_raise_r>:
 800b6a2:	291f      	cmp	r1, #31
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	4604      	mov	r4, r0
 800b6a8:	460d      	mov	r5, r1
 800b6aa:	d904      	bls.n	800b6b6 <_raise_r+0x14>
 800b6ac:	2316      	movs	r3, #22
 800b6ae:	6003      	str	r3, [r0, #0]
 800b6b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6b4:	bd38      	pop	{r3, r4, r5, pc}
 800b6b6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b6b8:	b112      	cbz	r2, 800b6c0 <_raise_r+0x1e>
 800b6ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6be:	b94b      	cbnz	r3, 800b6d4 <_raise_r+0x32>
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f000 f831 	bl	800b728 <_getpid_r>
 800b6c6:	462a      	mov	r2, r5
 800b6c8:	4601      	mov	r1, r0
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6d0:	f000 b818 	b.w	800b704 <_kill_r>
 800b6d4:	2b01      	cmp	r3, #1
 800b6d6:	d00a      	beq.n	800b6ee <_raise_r+0x4c>
 800b6d8:	1c59      	adds	r1, r3, #1
 800b6da:	d103      	bne.n	800b6e4 <_raise_r+0x42>
 800b6dc:	2316      	movs	r3, #22
 800b6de:	6003      	str	r3, [r0, #0]
 800b6e0:	2001      	movs	r0, #1
 800b6e2:	e7e7      	b.n	800b6b4 <_raise_r+0x12>
 800b6e4:	2400      	movs	r4, #0
 800b6e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b6ea:	4628      	mov	r0, r5
 800b6ec:	4798      	blx	r3
 800b6ee:	2000      	movs	r0, #0
 800b6f0:	e7e0      	b.n	800b6b4 <_raise_r+0x12>
	...

0800b6f4 <raise>:
 800b6f4:	4b02      	ldr	r3, [pc, #8]	; (800b700 <raise+0xc>)
 800b6f6:	4601      	mov	r1, r0
 800b6f8:	6818      	ldr	r0, [r3, #0]
 800b6fa:	f7ff bfd2 	b.w	800b6a2 <_raise_r>
 800b6fe:	bf00      	nop
 800b700:	20000078 	.word	0x20000078

0800b704 <_kill_r>:
 800b704:	b538      	push	{r3, r4, r5, lr}
 800b706:	4d07      	ldr	r5, [pc, #28]	; (800b724 <_kill_r+0x20>)
 800b708:	2300      	movs	r3, #0
 800b70a:	4604      	mov	r4, r0
 800b70c:	4608      	mov	r0, r1
 800b70e:	4611      	mov	r1, r2
 800b710:	602b      	str	r3, [r5, #0]
 800b712:	f7f6 fa3b 	bl	8001b8c <_kill>
 800b716:	1c43      	adds	r3, r0, #1
 800b718:	d102      	bne.n	800b720 <_kill_r+0x1c>
 800b71a:	682b      	ldr	r3, [r5, #0]
 800b71c:	b103      	cbz	r3, 800b720 <_kill_r+0x1c>
 800b71e:	6023      	str	r3, [r4, #0]
 800b720:	bd38      	pop	{r3, r4, r5, pc}
 800b722:	bf00      	nop
 800b724:	200004e4 	.word	0x200004e4

0800b728 <_getpid_r>:
 800b728:	f7f6 ba28 	b.w	8001b7c <_getpid>

0800b72c <_init>:
 800b72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b72e:	bf00      	nop
 800b730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b732:	bc08      	pop	{r3}
 800b734:	469e      	mov	lr, r3
 800b736:	4770      	bx	lr

0800b738 <_fini>:
 800b738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b73a:	bf00      	nop
 800b73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b73e:	bc08      	pop	{r3}
 800b740:	469e      	mov	lr, r3
 800b742:	4770      	bx	lr
