# compile vhdl design source files
vhdl xil_defaultlib  "../../../Logica_networks_project.srcs/sources_1/new/encoder.vhd"
vhdl xil_defaultlib  "../../../Logica_networks_project.srcs/sim_1/new/tb_reset_during_each_state.vhd"

# Do not sort compile order
nosort
