[options]

[gold]
read_verilog simple01.v
hierarchy -top top
proc
clean

[gate]
read_verilog simple01.v
synth -top top

[collect top]
bind X
bind Y
solo *

[strategy simple]
use satseq
depth 10
